

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  200 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          2,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    2 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_kepler_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   35 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      82 # L1 Hit Latency
-gpgpu_smem_latency                     3 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:96,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:32,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      14 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   35 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    0 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 6,4,0,2,1,6,4,0,2,1,12 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     6 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    8 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:16,L:B:m:L:P,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    3 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 837.0:837.0:837.0:1502.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 837000000.000000:837000000.000000:837000000.000000:1502000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000119474313023:0.00000000119474313023:0.00000000119474313023:0.00000000066577896138
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 14
GPGPU-Sim uArch:    0   1   2   3   4   5
GPGPU-Sim uArch:    6   7   8   9  10  11
GPGPU-Sim uArch:   12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29
GPGPU-Sim uArch:   30  31  32  33  34  35
GPGPU-Sim uArch:   36  37
4b5884e56544a83a8ca719cf67a524e8  /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting PTX file and ptxas options    1: a.1.sm_52.ptx -arch=sm_52
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
11.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Running md5sum using "md5sum /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out "
self exe links to: /home/vishnu/COA_Lab/Lab4_28-08-2023/gpu-rodinia/cuda/bfs/a.out
Extracting specific PTX file named a.1.sm_52.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x55d2c0869f9e, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing a.1.sm_52.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file a.1.sm_52.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from a.1.sm_52.ptx
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=356
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=18, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x55d2c0869dc3, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (a.1.sm_52.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (a.1.sm_52.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (a.1.sm_52.ptx:60) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x158 (a.1.sm_52.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (a.1.sm_52.ptx:93) add.s64 %rd31, %rd31, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d0 (a.1.sm_52.ptx:97) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (a.1.sm_52.ptx:100) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6862
gpu_sim_insn = 1245360
gpu_ipc =     181.4865
gpu_tot_sim_cycle = 6862
gpu_tot_sim_insn = 1245360
gpu_tot_ipc =     181.4865
gpu_tot_issued_cta = 128
gpu_occupancy = 77.0701% 
gpu_tot_occupancy = 77.0701% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3154
partiton_level_parallism_total  =       0.3154
partiton_level_parallism_util =       2.6716
partiton_level_parallism_util_total  =       2.6716
L2_BW  =       9.0048 GB/Sec
L2_BW_total  =       9.0048 GB/Sec
gpu_total_sim_rate=622680

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22624
	L1I_total_cache_misses = 2017
	L1I_total_cache_miss_rate = 0.0892
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 63621
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0625
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 13440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 20607
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2017
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 63621
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22624

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 63621
ctas_completed 128, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
227, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 22, 22, 23, 23, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 68, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 69, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 46, 
gpgpu_n_tot_thrd_icount = 1316704
gpgpu_n_tot_w_icount = 41147
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:45968	W0_Idle:41793	W0_Scoreboard:21862	W1:187	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:7329	WS1:7190	WS2:7182	WS3:7178	
dual_issue_nums: WS0:1549	WS1:1525	WS2:1529	WS3:1531	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 344 {8:43,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 6880 {40:172,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 139 
avg_icnt2mem_latency = 8 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 7 
mrq_lat_table:7 	0 	0 	12 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2106 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1357 	762 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1997 	134 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1609      1311         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      1899         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 20/6 = 3.333333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 20
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none        4662    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0         0       140       141       146       145         0         0         0         0         0       136         0         0
dram[1]:          0         0         0         0       142       143       145       145         0         0       136         0         0         0         0         0
dram[2]:          0         0         0         0       141       142       146       147         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       143       144       146       144         0         0       136         0       136         0         0         0
dram[4]:          0         0         0         0       140       141       144       146         0         0         0         0         0         0         0       136
dram[5]:        136         0         0       136       143       143       147       147       136       136         0         0         0         0         0         0
dram[6]:          0         0         0       136       144       145       145       147         0         0         0         0         0         0       136         0
dram[7]:          0         0         0         0       144       145       146       145         0         0         0         0         0         0         0         0
dram[8]:        136         0         0         0       258       144       148       147         0       136         0       136       136         0         0         0
dram[9]:          0         0         0         0       145       145       147       140       136         0       136       136         0         0         0         0
dram[10]:          0         0         0         0       141       141       146       147         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0       142       143       146       145       136         0       136         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12298 n_act=3 n_pre=1 n_ref_event=94363668859552 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001787
n_activity=186 dram_eff=0.1183
bk0: 7a 12253i bk1: 4a 12287i bk2: 0a 12311i bk3: 0a 12312i bk4: 0a 12312i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12314i bk14: 0a 12314i bk15: 0a 12314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001787 
total_CMD = 12313 
util_bw = 22 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 12213 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12298 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 94363668859552 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000325 
CoL_Bus_Util = 0.000893 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.010883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0108828
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12303 n_act=2 n_pre=0 n_ref_event=94363669719184 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001299
n_activity=104 dram_eff=0.1538
bk0: 4a 12288i bk1: 4a 12287i bk2: 0a 12311i bk3: 0a 12312i bk4: 0a 12312i bk5: 0a 12312i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12314i bk13: 0a 12314i bk14: 0a 12314i bk15: 0a 12314i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001299 
total_CMD = 12313 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 12253 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12303 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94363669719184 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000162 
CoL_Bus_Util = 0.000650 
Either_Row_CoL_Bus_Util = 0.000812 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00836514
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=4568229571824690154 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12311 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001624
n_activity=52 dram_eff=0.03846
bk0: 0a 12313i bk1: 0a 12314i bk2: 0a 12314i bk3: 0a 12314i bk4: 1a 12297i bk5: 0a 12312i bk6: 0a 12312i bk7: 0a 12312i bk8: 0a 12312i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000162 
total_CMD = 12313 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 12295 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12311 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000081 
CoL_Bus_Util = 0.000081 
Either_Row_CoL_Bus_Util = 0.000162 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=12313 n_nop=12313 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12313i bk1: 0a 12313i bk2: 0a 12313i bk3: 0a 12313i bk4: 0a 12313i bk5: 0a 12313i bk6: 0a 12313i bk7: 0a 12313i bk8: 0a 12313i bk9: 0a 12313i bk10: 0a 12313i bk11: 0a 12313i bk12: 0a 12313i bk13: 0a 12313i bk14: 0a 12313i bk15: 0a 12313i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12313 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12313 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12313 
n_nop = 12313 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 186, Miss = 7, Miss_rate = 0.038, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 142, Miss = 4, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 89, Miss = 4, Miss_rate = 0.045, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 140, Miss = 4, Miss_rate = 0.029, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 87, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 85, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 86, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 84, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 106, Miss = 1, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 90, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 91, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 88, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2307
L2_total_cache_misses = 20
L2_total_cache_miss_rate = 0.0087
L2_total_cache_pending_hits = 182
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2088
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 156
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 12
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2307
icnt_total_pkts_simt_to_mem=2164
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.59092
	minimum = 5
	maximum = 18
Network latency average = 5.59092
	minimum = 5
	maximum = 18
Slowest packet = 13
Flit latency average = 5.59092
	minimum = 5
	maximum = 18
Slowest flit = 13
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0171463
	minimum = 0.0122413 (at node 18)
	maximum = 0.0303119 (at node 0)
Accepted packet rate average = 0.0171463
	minimum = 0.0122413 (at node 18)
	maximum = 0.0322064 (at node 0)
Injected flit rate average = 0.0171463
	minimum = 0.0122413 (at node 18)
	maximum = 0.0303119 (at node 0)
Accepted flit rate average= 0.0171463
	minimum = 0.0122413 (at node 18)
	maximum = 0.0322064 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.59092 (1 samples)
	minimum = 5 (1 samples)
	maximum = 18 (1 samples)
Network latency average = 5.59092 (1 samples)
	minimum = 5 (1 samples)
	maximum = 18 (1 samples)
Flit latency average = 5.59092 (1 samples)
	minimum = 5 (1 samples)
	maximum = 18 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0171463 (1 samples)
	minimum = 0.0122413 (1 samples)
	maximum = 0.0303119 (1 samples)
Accepted packet rate average = 0.0171463 (1 samples)
	minimum = 0.0122413 (1 samples)
	maximum = 0.0322064 (1 samples)
Injected flit rate average = 0.0171463 (1 samples)
	minimum = 0.0122413 (1 samples)
	maximum = 0.0303119 (1 samples)
Accepted flit rate average = 0.0171463 (1 samples)
	minimum = 0.0122413 (1 samples)
	maximum = 0.0322064 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 622680 (inst/sec)
gpgpu_simulation_rate = 3431 (cycle/sec)
gpgpu_silicon_slowdown = 243952x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x230 (a.1.sm_52.ptx:128) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x260 (a.1.sm_52.ptx:135) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c0 (a.1.sm_52.ptx:150) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 1660
gpu_sim_insn = 1114192
gpu_ipc =     671.2000
gpu_tot_sim_cycle = 8522
gpu_tot_sim_insn = 2359552
gpu_tot_ipc =     276.8777
gpu_tot_issued_cta = 256
gpu_occupancy = 85.0299% 
gpu_tot_occupancy = 80.0395% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.2699
partiton_level_parallism_total  =       0.5013
partiton_level_parallism_util =       3.1046
partiton_level_parallism_util_total  =       2.8690
L2_BW  =      35.3678 GB/Sec
L2_BW_total  =      14.1400 GB/Sec
gpu_total_sim_rate=786517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43144
	L1I_total_cache_misses = 3361
	L1I_total_cache_miss_rate = 0.0779
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 23680
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 39783
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3361
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43144

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
290, 86, 85, 85, 86, 86, 85, 85, 86, 85, 86, 86, 85, 85, 86, 85, 110, 110, 111, 111, 110, 111, 111, 111, 110, 110, 110, 111, 109, 109, 110, 110, 110, 110, 110, 111, 110, 109, 111, 111, 110, 110, 111, 111, 110, 111, 111, 110, 87, 87, 88, 88, 88, 87, 87, 87, 88, 88, 88, 87, 88, 88, 87, 88, 
gpgpu_n_tot_thrd_icount = 2499168
gpgpu_n_tot_w_icount = 78099
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:69183	W0_Idle:57221	W0_Scoreboard:37949	W1:275	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
single_issue_nums: WS0:13774	WS1:13649	WS2:13589	WS3:13623	
dual_issue_nums: WS0:2951	WS1:2920	WS2:2939	WS3:2922	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 568 {8:71,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 11360 {40:284,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 7 
mrq_lat_table:9 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4186 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3088 	1134 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4077 	134 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1609      1311         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       245       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      1899         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 28/8 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 28
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none        4662    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0         0       140       141       146       145       138       140       136       137         0       136         0         0
dram[1]:          0         0         0         0       142       143       145       145       139       141       137       136         0         0         0         0
dram[2]:          0         0         0         0       141       142       146       147       138       137       136       137         0         0         0         0
dram[3]:          0         0         0         0       143       144       146       144       137       138       138       138       136         0         0         0
dram[4]:          0         0         0         0       140       141       144       146       141       140       137       137         0         0         0       136
dram[5]:        136         0         0       136       143       143       147       147       138       138       137       137         0         0         0         0
dram[6]:          0         0         0       136       144       145       145       147       139       138       137       138         0         0       136         0
dram[7]:          0         0         0         0       144       145       146       145       137       139       137       137         0         0         0         0
dram[8]:        136         0         0         0       258       144       148       147       138       138       137       138       136         0         0         0
dram[9]:          0         0         0         0       145       145       147       140       138       138       138       138         0         0         0         0
dram[10]:          0         0         0         0       141       141       146       147       139       141       137       137         0         0         0         0
dram[11]:          0         0         0         0       142       143       146       145       138       137       137       137         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15276 n_act=3 n_pre=1 n_ref_event=94363668859552 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001439
n_activity=186 dram_eff=0.1183
bk0: 7a 15231i bk1: 4a 15265i bk2: 0a 15289i bk3: 0a 15290i bk4: 0a 15290i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15292i bk14: 0a 15292i bk15: 0a 15292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.727273
Row_Buffer_Locality_read = 0.727273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001439 
total_CMD = 15291 
util_bw = 22 
Wasted_Col = 62 
Wasted_Row = 16 
Idle = 15191 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15276 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 94363668859552 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 11 
Row_Bus_Util =  0.000262 
CoL_Bus_Util = 0.000719 
Either_Row_CoL_Bus_Util = 0.000981 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.008763 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00876332
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15281 n_act=2 n_pre=0 n_ref_event=94363669719184 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001046
n_activity=104 dram_eff=0.1538
bk0: 4a 15266i bk1: 4a 15265i bk2: 0a 15289i bk3: 0a 15290i bk4: 0a 15290i bk5: 0a 15290i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15292i bk13: 0a 15292i bk14: 0a 15292i bk15: 0a 15292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001046 
total_CMD = 15291 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 15231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15281 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94363669719184 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000523 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00673599
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15281 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001046
n_activity=104 dram_eff=0.1538
bk0: 4a 15267i bk1: 4a 15266i bk2: 0a 15290i bk3: 0a 15290i bk4: 0a 15290i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001046 
total_CMD = 15291 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 15231 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15281 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000131 
CoL_Bus_Util = 0.000523 
Either_Row_CoL_Bus_Util = 0.000654 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00699758
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=4568229571824690154 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15289 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001308
n_activity=52 dram_eff=0.03846
bk0: 0a 15291i bk1: 0a 15292i bk2: 0a 15292i bk3: 0a 15292i bk4: 1a 15275i bk5: 0a 15290i bk6: 0a 15290i bk7: 0a 15290i bk8: 0a 15290i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000131 
total_CMD = 15291 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 15273 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15289 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000065 
CoL_Bus_Util = 0.000065 
Either_Row_CoL_Bus_Util = 0.000131 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=15291 n_nop=15291 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 15291i bk1: 0a 15291i bk2: 0a 15291i bk3: 0a 15291i bk4: 0a 15291i bk5: 0a 15291i bk6: 0a 15291i bk7: 0a 15291i bk8: 0a 15291i bk9: 0a 15291i bk10: 0a 15291i bk11: 0a 15291i bk12: 0a 15291i bk13: 0a 15291i bk14: 0a 15291i bk15: 0a 15291i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15291 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15291 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15291 
n_nop = 15291 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 282, Miss = 7, Miss_rate = 0.025, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 232, Miss = 4, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 179, Miss = 4, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 229, Miss = 4, Miss_rate = 0.017, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 228, Miss = 4, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 169, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 170, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 171, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 168, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 190, Miss = 1, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 176, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 174, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 178, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4499
L2_total_cache_misses = 28
L2_total_cache_miss_rate = 0.0062
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4136
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 49
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 284
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4499
icnt_total_pkts_simt_to_mem=4272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.13558
	minimum = 5
	maximum = 18
Network latency average = 5.13558
	minimum = 5
	maximum = 18
Slowest packet = 4475
Flit latency average = 5.13558
	minimum = 5
	maximum = 18
Slowest flit = 4475
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0681674
	minimum = 0.0506024 (at node 22)
	maximum = 0.1 (at node 6)
Accepted packet rate average = 0.0681674
	minimum = 0.0506024 (at node 22)
	maximum = 0.103614 (at node 6)
Injected flit rate average = 0.0681674
	minimum = 0.0506024 (at node 22)
	maximum = 0.1 (at node 6)
Accepted flit rate average= 0.0681674
	minimum = 0.0506024 (at node 22)
	maximum = 0.103614 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.36325 (2 samples)
	minimum = 5 (2 samples)
	maximum = 18 (2 samples)
Network latency average = 5.36325 (2 samples)
	minimum = 5 (2 samples)
	maximum = 18 (2 samples)
Flit latency average = 5.36325 (2 samples)
	minimum = 5 (2 samples)
	maximum = 18 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0426569 (2 samples)
	minimum = 0.0314219 (2 samples)
	maximum = 0.0651559 (2 samples)
Accepted packet rate average = 0.0426569 (2 samples)
	minimum = 0.0314219 (2 samples)
	maximum = 0.0679104 (2 samples)
Injected flit rate average = 0.0426569 (2 samples)
	minimum = 0.0314219 (2 samples)
	maximum = 0.0651559 (2 samples)
Accepted flit rate average = 0.0426569 (2 samples)
	minimum = 0.0314219 (2 samples)
	maximum = 0.0679104 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 786517 (inst/sec)
gpgpu_simulation_rate = 2840 (cycle/sec)
gpgpu_silicon_slowdown = 294718x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 7682
gpu_sim_insn = 1246360
gpu_ipc =     162.2442
gpu_tot_sim_cycle = 16204
gpu_tot_sim_insn = 3605912
gpu_tot_ipc =     222.5322
gpu_tot_issued_cta = 384
gpu_occupancy = 32.8605% 
gpu_tot_occupancy = 59.1752% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3162
partiton_level_parallism_total  =       0.4135
partiton_level_parallism_util =       1.8757
partiton_level_parallism_util_total  =       2.4070
L2_BW  =       8.5212 GB/Sec
L2_BW_total  =      11.4763 GB/Sec
gpu_total_sim_rate=721182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66320
	L1I_total_cache_misses = 3367
	L1I_total_cache_miss_rate = 0.0508
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0230
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 38016
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 62953
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3367
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66320

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 384, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
359, 155, 154, 154, 155, 155, 154, 154, 155, 154, 155, 155, 154, 154, 155, 154, 133, 133, 134, 134, 133, 134, 134, 134, 133, 133, 133, 134, 301, 132, 133, 133, 156, 156, 156, 157, 156, 155, 157, 157, 156, 156, 157, 157, 156, 157, 157, 156, 133, 133, 134, 134, 134, 133, 133, 133, 134, 134, 134, 133, 134, 134, 133, 134, 
gpgpu_n_tot_thrd_icount = 3849824
gpgpu_n_tot_w_icount = 120307
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:100837	W0_Idle:131110	W0_Scoreboard:79359	W1:1523	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
single_issue_nums: WS0:21421	WS1:21155	WS2:20828	WS3:20917	
dual_issue_nums: WS0:4534	WS1:4500	WS2:4486	WS3:4473	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:20 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6600 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5271 	1380 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6496 	139 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1609      1311         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       245       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1117         0         0         0         0         0         0         0         0         0         0         0      1150 
dram[4]:         0         0      1568         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      1899         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1673         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 39/12 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         2 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 39
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none       20643    none      none      none      none      none      none      none      none  
dram[1]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none        1074    none      none      none      none      none      none      none      none      none      none      none         593
dram[4]:     none      none        2298    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        7537    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none       19684    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none        4749    none      none      none      none  
dram[8]:     none      none        2025    none        7936    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none        8647    none      none      none      none      none        4750    none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0       136       140       141       146       258       138       140       136       137       136       136         0         0
dram[1]:        136       136       136         0       142       143       145       145       139       141       137       136         0         0         0         0
dram[2]:          0         0         0         0       141       142       146       147       138       137       136       137       136       136       136       136
dram[3]:        136         0         0       258       143       144       146       144       137       138       138       138       136       136         0       258
dram[4]:          0       136       258       136       140       141       144       146       141       140       137       137         0         0         0       136
dram[5]:        136       136         0       136       143       257       147       147       138       138       137       137       136       136         0         0
dram[6]:          0         0         0       136       144       145       145       258       139       138       137       138       136       136       136         0
dram[7]:          0         0         0         0       144       145       146       145       137       139       137       259       136       136         0       136
dram[8]:        136         0       257         0       258       144       148       147       138       138       137       138       136       136       136         0
dram[9]:          0       136         0         0       258       145       147       140       138       138       258       138         0         0         0         0
dram[10]:          0       136         0         0       141       141       146       147       139       141       137       137       136         0         0         0
dram[11]:        136       136         0       136       142       143       146       145       138       137       137       137       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29058 n_act=4 n_pre=1 n_ref_event=94363668859552 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008255
n_activity=238 dram_eff=0.1008
bk0: 7a 29015i bk1: 4a 29049i bk2: 0a 29073i bk3: 0a 29074i bk4: 0a 29074i bk5: 0a 29075i bk6: 0a 29075i bk7: 1a 29059i bk8: 0a 29074i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29076i bk14: 0a 29076i bk15: 0a 29076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000825 
total_CMD = 29075 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 16 
Idle = 28957 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29058 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 94363668859552 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000172 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000585 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004609 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00460877
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29065 n_act=2 n_pre=0 n_ref_event=94363669719184 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005503
n_activity=104 dram_eff=0.1538
bk0: 4a 29050i bk1: 4a 29049i bk2: 0a 29073i bk3: 0a 29074i bk4: 0a 29074i bk5: 0a 29074i bk6: 0a 29075i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29076i bk13: 0a 29076i bk14: 0a 29076i bk15: 0a 29076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000550 
total_CMD = 29075 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 29015 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29065 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94363669719184 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00354256
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29065 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005503
n_activity=104 dram_eff=0.1538
bk0: 4a 29051i bk1: 4a 29050i bk2: 0a 29074i bk3: 0a 29074i bk4: 0a 29074i bk5: 0a 29075i bk6: 0a 29075i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29075i bk14: 0a 29075i bk15: 0a 29076i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000550 
total_CMD = 29075 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 29015 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29065 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000275 
Either_Row_CoL_Bus_Util = 0.000344 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00368014
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29070 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002064
n_activity=118 dram_eff=0.05085
bk0: 0a 29074i bk1: 0a 29075i bk2: 0a 29075i bk3: 1a 29058i bk4: 0a 29073i bk5: 0a 29074i bk6: 0a 29074i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29076i bk12: 0a 29076i bk13: 0a 29076i bk14: 0a 29076i bk15: 2a 29059i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000206 
total_CMD = 29075 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 29037 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29070 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000103 
Either_Row_CoL_Bus_Util = 0.000172 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29073 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.879e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 29075i bk1: 0a 29076i bk2: 1a 29059i bk3: 0a 29074i bk4: 0a 29074i bk5: 0a 29075i bk6: 0a 29075i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29075i bk14: 0a 29075i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000069 
total_CMD = 29075 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29057 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29073 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29073 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.879e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 29075i bk1: 0a 29076i bk2: 0a 29076i bk3: 0a 29076i bk4: 0a 29076i bk5: 1a 29059i bk6: 0a 29074i bk7: 0a 29074i bk8: 0a 29074i bk9: 0a 29074i bk10: 0a 29074i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29075i bk14: 0a 29075i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000069 
total_CMD = 29075 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29057 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29073 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29073 n_act=1 n_pre=0 n_ref_event=4568229571824690154 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.879e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 29075i bk1: 0a 29076i bk2: 0a 29076i bk3: 0a 29076i bk4: 0a 29076i bk5: 0a 29076i bk6: 0a 29076i bk7: 1a 29059i bk8: 0a 29074i bk9: 0a 29074i bk10: 0a 29074i bk11: 0a 29074i bk12: 0a 29074i bk13: 0a 29074i bk14: 0a 29074i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000069 
total_CMD = 29075 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29057 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29073 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29073 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.879e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 29074i bk1: 0a 29075i bk2: 0a 29075i bk3: 0a 29075i bk4: 0a 29075i bk5: 0a 29075i bk6: 0a 29075i bk7: 0a 29076i bk8: 0a 29076i bk9: 0a 29076i bk10: 0a 29076i bk11: 1a 29059i bk12: 0a 29074i bk13: 0a 29074i bk14: 0a 29074i bk15: 0a 29074i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000069 
total_CMD = 29075 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 29057 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29073 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000034 
Either_Row_CoL_Bus_Util = 0.000069 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29071 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001376
n_activity=104 dram_eff=0.03846
bk0: 0a 29076i bk1: 0a 29077i bk2: 1a 29060i bk3: 0a 29075i bk4: 1a 29058i bk5: 0a 29073i bk6: 0a 29074i bk7: 0a 29074i bk8: 0a 29074i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29075i bk14: 0a 29075i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 29075 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 29039 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29071 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29071 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001376
n_activity=104 dram_eff=0.03846
bk0: 0a 29075i bk1: 0a 29076i bk2: 0a 29076i bk3: 0a 29076i bk4: 1a 29059i bk5: 0a 29075i bk6: 0a 29075i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 1a 29058i bk11: 0a 29073i bk12: 0a 29074i bk13: 0a 29074i bk14: 0a 29075i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000138 
total_CMD = 29075 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 29039 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29071 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.000069 
Either_Row_CoL_Bus_Util = 0.000138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29075 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29075i bk1: 0a 29075i bk2: 0a 29075i bk3: 0a 29075i bk4: 0a 29075i bk5: 0a 29075i bk6: 0a 29075i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29075i bk14: 0a 29075i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29075 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29075 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29075 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=29075 n_nop=29075 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 29075i bk1: 0a 29075i bk2: 0a 29075i bk3: 0a 29075i bk4: 0a 29075i bk5: 0a 29075i bk6: 0a 29075i bk7: 0a 29075i bk8: 0a 29075i bk9: 0a 29075i bk10: 0a 29075i bk11: 0a 29075i bk12: 0a 29075i bk13: 0a 29075i bk14: 0a 29075i bk15: 0a 29075i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 29075 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 29075 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 29075 
n_nop = 29075 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 373, Miss = 7, Miss_rate = 0.019, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 348, Miss = 5, Miss_rate = 0.014, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 291, Miss = 4, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 327, Miss = 4, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 319, Miss = 4, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 321, Miss = 4, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 274, Miss = 3, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 289, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 272, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 266, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 281, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 277, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 273, Miss = 1, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 317, Miss = 2, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 268, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 290, Miss = 2, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 278, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 279, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 268, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6943
L2_total_cache_misses = 39
L2_total_cache_miss_rate = 0.0056
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 153
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.017
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6943
icnt_total_pkts_simt_to_mem=6701
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06115
	minimum = 5
	maximum = 9
Network latency average = 5.06115
	minimum = 5
	maximum = 9
Slowest packet = 9386
Flit latency average = 5.06115
	minimum = 5
	maximum = 9
Slowest flit = 9386
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0166932
	minimum = 0.0117157 (at node 35)
	maximum = 0.030591 (at node 6)
Accepted packet rate average = 0.0166932
	minimum = 0.0117157 (at node 35)
	maximum = 0.0309815 (at node 6)
Injected flit rate average = 0.0166932
	minimum = 0.0117157 (at node 35)
	maximum = 0.030591 (at node 6)
Accepted flit rate average= 0.0166932
	minimum = 0.0117157 (at node 35)
	maximum = 0.0309815 (at node 6)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.26255 (3 samples)
	minimum = 5 (3 samples)
	maximum = 15 (3 samples)
Network latency average = 5.26255 (3 samples)
	minimum = 5 (3 samples)
	maximum = 15 (3 samples)
Flit latency average = 5.26255 (3 samples)
	minimum = 5 (3 samples)
	maximum = 15 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0340023 (3 samples)
	minimum = 0.0248531 (3 samples)
	maximum = 0.0536343 (3 samples)
Accepted packet rate average = 0.0340023 (3 samples)
	minimum = 0.0248531 (3 samples)
	maximum = 0.0556008 (3 samples)
Injected flit rate average = 0.0340023 (3 samples)
	minimum = 0.0248531 (3 samples)
	maximum = 0.0536343 (3 samples)
Accepted flit rate average = 0.0340023 (3 samples)
	minimum = 0.0248531 (3 samples)
	maximum = 0.0556008 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 721182 (inst/sec)
gpgpu_simulation_rate = 3240 (cycle/sec)
gpgpu_silicon_slowdown = 258333x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1329
gpu_sim_insn = 1114592
gpu_ipc =     838.6697
gpu_tot_sim_cycle = 17533
gpu_tot_sim_insn = 4720504
gpu_tot_ipc =     269.2354
gpu_tot_issued_cta = 512
gpu_occupancy = 68.5307% 
gpu_tot_occupancy = 60.4799% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.6795
partiton_level_parallism_total  =       0.5095
partiton_level_parallism_util =       2.4994
partiton_level_parallism_util_total  =       2.4294
L2_BW  =      44.9826 GB/Sec
L2_BW_total  =      14.0160 GB/Sec
gpu_total_sim_rate=786750

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87030
	L1I_total_cache_misses = 3367
	L1I_total_cache_miss_rate = 0.0387
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 48256
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 83663
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3367
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87030

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
401, 197, 196, 196, 197, 197, 196, 196, 197, 196, 197, 209, 196, 196, 197, 208, 196, 196, 197, 197, 196, 197, 197, 197, 196, 196, 196, 197, 364, 195, 196, 196, 198, 198, 198, 199, 198, 197, 199, 211, 198, 198, 199, 211, 198, 211, 199, 198, 175, 175, 176, 176, 176, 175, 187, 175, 176, 176, 176, 175, 176, 176, 175, 176, 
gpgpu_n_tot_thrd_icount = 5045664
gpgpu_n_tot_w_icount = 157677
gpgpu_n_stall_shd_mem = 3052
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:120811	W0_Idle:137429	W0_Scoreboard:88950	W1:2007	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
single_issue_nums: WS0:27664	WS1:27425	WS2:27044	WS3:27178	
dual_issue_nums: WS0:6081	WS1:6050	WS2:6030	WS3:6022	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 608 {8:76,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 12160 {40:304,}
maxmflatency = 274 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 7 
mrq_lat_table:20 	0 	0 	18 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8832 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7235 	1648 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	8728 	139 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	33 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       304       855         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1609      1311         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       245       739         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1117         0         0         0         0         0         0         0         0         0         0         0      1150 
dram[4]:         0         0      1568         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0      1899         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1673         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.500000  4.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  2.000000 
dram[4]:      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan       inf      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 39/12 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         2 
dram[4]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 39
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1433         0    none      none      none      none      none       20779    none      none      none      none      none      none      none      none  
dram[1]:         34        34    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:          0         0    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none        1074    none      none      none      none      none      none      none      none      none      none      none         593
dram[4]:     none      none        2298    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none        7537    none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none       19820    none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none        7469    none      none      none      none  
dram[8]:     none      none        2025    none        7936    none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none        8647    none      none      none      none      none        7744    none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0         0       136       140       141       146       258       141       141       137       137       136       136         0         0
dram[1]:        136       136       136         0       142       143       145       145       139       141       137       137         0         0         0         0
dram[2]:          0         0         0         0       141       142       146       147       140       139       137       137       136       137       136       136
dram[3]:        136         0         0       258       143       144       146       144       138       138       138       138       136       136         0       258
dram[4]:          0       136       258       136       140       141       144       146       141       140       137       137         0         0         0       136
dram[5]:        136       136         0       136       143       257       147       147       138       138       137       137       136       136         0         0
dram[6]:          0         0         0       136       144       145       145       258       139       138       137       138       136       136       136         0
dram[7]:          0         0         0         0       144       145       146       145       137       139       137       259       136       136         0       136
dram[8]:        136         0       257         0       258       144       148       147       138       139       137       138       136       136       136         0
dram[9]:          0       136         0         0       258       145       147       140       139       138       258       138         0         0         0         0
dram[10]:          0       136         0         0       141       141       146       147       139       141       137       137       136         0         0         0
dram[11]:        136       136         0       136       142       143       146       145       138       137       137       137       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31442 n_act=4 n_pre=1 n_ref_event=94363668859552 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007629
n_activity=238 dram_eff=0.1008
bk0: 7a 31399i bk1: 4a 31433i bk2: 0a 31457i bk3: 0a 31458i bk4: 0a 31458i bk5: 0a 31459i bk6: 0a 31459i bk7: 1a 31443i bk8: 0a 31458i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31460i bk14: 0a 31460i bk15: 0a 31460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000763 
total_CMD = 31459 
util_bw = 24 
Wasted_Col = 78 
Wasted_Row = 16 
Idle = 31341 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31442 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 1 
n_ref = 94363668859552 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 12 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000381 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00425951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31449 n_act=2 n_pre=0 n_ref_event=94363669719184 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005086
n_activity=104 dram_eff=0.1538
bk0: 4a 31434i bk1: 4a 31433i bk2: 0a 31457i bk3: 0a 31458i bk4: 0a 31458i bk5: 0a 31458i bk6: 0a 31459i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31460i bk13: 0a 31460i bk14: 0a 31460i bk15: 0a 31460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000509 
total_CMD = 31459 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 31399 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31449 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 94363669719184 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0032741
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31449 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005086
n_activity=104 dram_eff=0.1538
bk0: 4a 31435i bk1: 4a 31434i bk2: 0a 31458i bk3: 0a 31458i bk4: 0a 31458i bk5: 0a 31459i bk6: 0a 31459i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31459i bk14: 0a 31459i bk15: 0a 31460i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000509 
total_CMD = 31459 
util_bw = 16 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 31399 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31449 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00340125
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31454 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001907
n_activity=118 dram_eff=0.05085
bk0: 0a 31458i bk1: 0a 31459i bk2: 0a 31459i bk3: 1a 31442i bk4: 0a 31457i bk5: 0a 31458i bk6: 0a 31458i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31460i bk12: 0a 31460i bk13: 0a 31460i bk14: 0a 31460i bk15: 2a 31443i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000191 
total_CMD = 31459 
util_bw = 6 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 31421 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31454 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000159 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31457 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.357e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31459i bk1: 0a 31460i bk2: 1a 31443i bk3: 0a 31458i bk4: 0a 31458i bk5: 0a 31459i bk6: 0a 31459i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31459i bk14: 0a 31459i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31459 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31441 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31457 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31457 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.357e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31459i bk1: 0a 31460i bk2: 0a 31460i bk3: 0a 31460i bk4: 0a 31460i bk5: 1a 31443i bk6: 0a 31458i bk7: 0a 31458i bk8: 0a 31458i bk9: 0a 31458i bk10: 0a 31458i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31459i bk14: 0a 31459i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31459 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31441 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31457 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31457 n_act=1 n_pre=0 n_ref_event=4568229571824690154 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.357e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31459i bk1: 0a 31460i bk2: 0a 31460i bk3: 0a 31460i bk4: 0a 31460i bk5: 0a 31460i bk6: 0a 31460i bk7: 1a 31443i bk8: 0a 31458i bk9: 0a 31458i bk10: 0a 31458i bk11: 0a 31458i bk12: 0a 31458i bk13: 0a 31458i bk14: 0a 31458i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31459 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31441 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31457 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31457 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.357e-05
n_activity=52 dram_eff=0.03846
bk0: 0a 31458i bk1: 0a 31459i bk2: 0a 31459i bk3: 0a 31459i bk4: 0a 31459i bk5: 0a 31459i bk6: 0a 31459i bk7: 0a 31460i bk8: 0a 31460i bk9: 0a 31460i bk10: 0a 31460i bk11: 1a 31443i bk12: 0a 31458i bk13: 0a 31458i bk14: 0a 31458i bk15: 0a 31458i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000064 
total_CMD = 31459 
util_bw = 2 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 31441 

BW Util Bottlenecks: 
RCDc_limit = 16 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31457 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000032 
Either_Row_CoL_Bus_Util = 0.000064 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31455 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001271
n_activity=104 dram_eff=0.03846
bk0: 0a 31460i bk1: 0a 31461i bk2: 1a 31444i bk3: 0a 31459i bk4: 1a 31442i bk5: 0a 31457i bk6: 0a 31458i bk7: 0a 31458i bk8: 0a 31458i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31459i bk14: 0a 31459i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 31459 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 31423 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31455 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31455 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001271
n_activity=104 dram_eff=0.03846
bk0: 0a 31459i bk1: 0a 31460i bk2: 0a 31460i bk3: 0a 31460i bk4: 1a 31443i bk5: 0a 31459i bk6: 0a 31459i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 1a 31442i bk11: 0a 31457i bk12: 0a 31458i bk13: 0a 31458i bk14: 0a 31459i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 31459 
util_bw = 4 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 31423 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31455 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000064 
CoL_Bus_Util = 0.000064 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31459 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31459i bk1: 0a 31459i bk2: 0a 31459i bk3: 0a 31459i bk4: 0a 31459i bk5: 0a 31459i bk6: 0a 31459i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31459i bk14: 0a 31459i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31459 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31459 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31459 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=31459 n_nop=31459 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 31459i bk1: 0a 31459i bk2: 0a 31459i bk3: 0a 31459i bk4: 0a 31459i bk5: 0a 31459i bk6: 0a 31459i bk7: 0a 31459i bk8: 0a 31459i bk9: 0a 31459i bk10: 0a 31459i bk11: 0a 31459i bk12: 0a 31459i bk13: 0a 31459i bk14: 0a 31459i bk15: 0a 31459i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 31459 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 31459 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 31459 
n_nop = 31459 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 514, Miss = 7, Miss_rate = 0.014, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 441, Miss = 5, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 383, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 421, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 413, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 413, Miss = 4, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 370, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 367, Miss = 3, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 380, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 361, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 354, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 371, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 365, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 362, Miss = 1, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 408, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 378, Miss = 2, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 353, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 350, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 357, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 9175
L2_total_cache_misses = 39
L2_total_cache_miss_rate = 0.0043
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 304
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.021
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=9175
icnt_total_pkts_simt_to_mem=8933
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.07527
	minimum = 5
	maximum = 10
Network latency average = 5.07527
	minimum = 5
	maximum = 10
Slowest packet = 13724
Flit latency average = 5.07527
	minimum = 5
	maximum = 10
Slowest flit = 13724
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0883925
	minimum = 0.0662152 (at node 24)
	maximum = 0.13243 (at node 4)
Accepted packet rate average = 0.0883925
	minimum = 0.0662152 (at node 24)
	maximum = 0.13243 (at node 4)
Injected flit rate average = 0.0883925
	minimum = 0.0662152 (at node 24)
	maximum = 0.13243 (at node 4)
Accepted flit rate average= 0.0883925
	minimum = 0.0662152 (at node 24)
	maximum = 0.13243 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.21573 (4 samples)
	minimum = 5 (4 samples)
	maximum = 13.75 (4 samples)
Network latency average = 5.21573 (4 samples)
	minimum = 5 (4 samples)
	maximum = 13.75 (4 samples)
Flit latency average = 5.21573 (4 samples)
	minimum = 5 (4 samples)
	maximum = 13.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0475999 (4 samples)
	minimum = 0.0351937 (4 samples)
	maximum = 0.0733333 (4 samples)
Accepted packet rate average = 0.0475999 (4 samples)
	minimum = 0.0351937 (4 samples)
	maximum = 0.0748082 (4 samples)
Injected flit rate average = 0.0475999 (4 samples)
	minimum = 0.0351937 (4 samples)
	maximum = 0.0733333 (4 samples)
Accepted flit rate average = 0.0475999 (4 samples)
	minimum = 0.0351937 (4 samples)
	maximum = 0.0748082 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 786750 (inst/sec)
gpgpu_simulation_rate = 2922 (cycle/sec)
gpgpu_silicon_slowdown = 286447x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 10324
gpu_sim_insn = 1252440
gpu_ipc =     121.3134
gpu_tot_sim_cycle = 27857
gpu_tot_sim_insn = 5972944
gpu_tot_ipc =     214.4145
gpu_tot_issued_cta = 640
gpu_occupancy = 16.4652% 
gpu_tot_occupancy = 40.3099% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.4243
partiton_level_parallism_total  =       0.4779
partiton_level_parallism_util =       1.5325
partiton_level_parallism_util_total  =       2.0372
L2_BW  =      11.4255 GB/Sec
L2_BW_total  =      13.0560 GB/Sec
gpu_total_sim_rate=663660

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113464
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0298
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0141
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 62592
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 110084
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113464

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 640, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
424, 220, 219, 219, 220, 220, 219, 219, 477, 219, 220, 232, 219, 219, 220, 231, 288, 288, 289, 289, 288, 289, 289, 289, 288, 288, 288, 289, 456, 287, 288, 288, 244, 244, 369, 245, 244, 243, 245, 257, 244, 244, 245, 257, 244, 257, 245, 244, 244, 244, 245, 245, 245, 244, 256, 244, 245, 245, 245, 244, 438, 245, 244, 245, 
gpgpu_n_tot_thrd_icount = 6597088
gpgpu_n_tot_w_icount = 206159
gpgpu_n_stall_shd_mem = 3097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12236
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:152689	W0_Idle:314880	W0_Scoreboard:244428	W1:9353	W2:198	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
single_issue_nums: WS0:36437	WS1:36453	WS2:35202	WS3:36067	
dual_issue_nums: WS0:7788	WS1:7790	WS2:7674	WS3:7748	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97888 {8:12236,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489440 {40:12236,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 282 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:92 	0 	1 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	13141 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	11325 	1938 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	13094 	145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	54 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         1         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       892       855      3817         0      4304      1224         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1609      1311      1525         0         0      1695      1291         0         0         0         0         0         0         0         0         0 
dram[2]:       245       739         0         0         0         0         0         0       975         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1117      1591         0         0         0         0       970         0         0         0       950         0      1150 
dram[4]:         0      1347      1568         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      1632      1686      1284         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0      1001         0         0         0         0      1020         0         0         0         0 
dram[7]:         0         0      1610         0         0         0         0         0         0         0         0         0      1084      5963         0         0 
dram[8]:         0         0      1520      1534      1899         0       987      4605         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1673         0         0         0         0         0         0         0         0         0      1064         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1537         0      1550         0      1181      6803         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  4.000000  1.333333      -nan  1.000000  3.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  1.000000      -nan       inf  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[3]:      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000 
dram[4]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[5]:      -nan      -nan  2.000000  2.000000  2.000000       inf      -nan       inf      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan  2.000000       inf      -nan      -nan      -nan  1.000000      -nan      -nan       inf       inf 
dram[7]:      -nan       inf  1.000000      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan       inf  1.000000  1.000000      -nan      -nan 
dram[8]:       inf      -nan  2.000000  1.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf       inf       inf       inf  2.000000      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[11]:  1.000000       inf  2.000000      -nan  2.000000  1.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/46 = 2.456522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         4         0         3         3         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         1         0         1         1         1         0         0         0         0         0         1         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         3         0         0         0         0         0         0         1 
dram[3]:         0         0         0         1         2         0         0         0         0         2         0         0         0         2         0         2 
dram[4]:         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         0         2         2         2         1         0         2         0         0         0         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         2         1         0         0         0         1         0         0         1         1 
dram[7]:         0         1         1         0         2         1         0         0         0         0         0         1         2         1         0         0 
dram[8]:         1         0         2         1         2         0         1         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         1         1         1         2         0 
dram[10]:         1         1         0         0         0         1         0         0         1         0         0         0         0         1         0         0 
dram[11]:         1         1         2         0         2         1         0         0         1         0         0         0         0         0         0         0 
total dram reads = 113
min_bank_accesses = 0!
chip skew: 23/3 = 7.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1475         0      2202    none        3859      4535    none       29894    none      none      none      none      none      none      none      none  
dram[1]:        714       272      3118    none       11747     12838     27540    none      none      none      none      none        2842    none      none      none  
dram[2]:         68         0    none      none      none      none      none      none        7122    none      none      none      none      none      none        5154
dram[3]:     none      none      none        1482      6957    none      none      none      none       10135    none      none      none        1137    none        1001
dram[4]:     none        2706      2434    none      none      none      none      none      none      none      none      none      none      none      none        3386
dram[5]:     none      none        3381      2237      5383     10398    none       15925    none      none      none        8283    none      none      none      none  
dram[6]:     none      none      none      none      none      none       15476     28799    none      none      none        9240    none      none        3114      1618
dram[7]:     none        3388      2571    none        7083     11339    none      none      none      none      none        8285      3526      1618    none      none  
dram[8]:       5018    none        2302      2025      7018    none       31218     28076    none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none       12185    none      none      none      none      none       10056     11417      2843      3794      1001    none  
dram[10]:       1485      2978    none      none      none       13361    none      none       21507    none      none      none      none        3522    none      none  
dram[11]:       4066      2027      2846    none        5789     10526    none      none       20547    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0       267       136       267       267       146       258       141       141       137       137       137       136       136       136
dram[1]:        136       136       258       136       257       258       258       145       139       141       137       137       257       136       136       136
dram[2]:        136         0       136       137       141       142       146       147       282       139       137       137       137       137       136       258
dram[3]:        136       136       137       258       259       144       146       144       138       267       138       138       136       257       136       258
dram[4]:        136       258       258       136       140       141       144       146       141       140       137       137       136       136       136       258
dram[5]:        136       136       258       267       258       257       147       258       138       138       137       258       136       136       136       136
dram[6]:        136       136       136       136       144       145       258       258       139       138       137       258       136       136       258       258
dram[7]:        136       258       258       136       258       258       146       145       137       139       137       259       266       258       136       136
dram[8]:        258       136       267       257       258       144       258       258       138       139       137       138       136       136       137       136
dram[9]:        136       137       136       136       258       145       147       140       139       138       258       258       259       258       258       136
dram[10]:        261       258         0       136       141       257       146       147       258       141       137       137       136       258         0       136
dram[11]:        258       258       267       137       258       258       146       145       258       137       137       137       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49939 n_act=14 n_pre=8 n_ref_event=94363668859552 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009203
n_activity=840 dram_eff=0.05476
bk0: 8a 49895i bk1: 4a 49960i bk2: 4a 49869i bk3: 0a 49979i bk4: 3a 49895i bk5: 3a 49931i bk6: 0a 49979i bk7: 1a 49965i bk8: 0a 49982i bk9: 0a 49984i bk10: 0a 49984i bk11: 0a 49984i bk12: 0a 49985i bk13: 0a 49987i bk14: 0a 49987i bk15: 0a 49988i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521739
Row_Buffer_Locality_read = 0.521739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038760
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000920 
total_CMD = 49984 
util_bw = 46 
Wasted_Col = 228 
Wasted_Row = 128 
Idle = 49582 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49939 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 8 
n_ref = 94363668859552 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 23 
Row_Bus_Util =  0.000440 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000900 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002681 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00268086
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49964 n_act=7 n_pre=0 n_ref_event=94363669719184 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005202
n_activity=364 dram_eff=0.07143
bk0: 4a 49959i bk1: 4a 49958i bk2: 1a 49966i bk3: 0a 49982i bk4: 1a 49967i bk5: 1a 49966i bk6: 1a 49966i bk7: 0a 49981i bk8: 0a 49985i bk9: 0a 49985i bk10: 0a 49985i bk11: 0a 49985i bk12: 1a 49969i bk13: 0a 49984i bk14: 0a 49985i bk15: 0a 49985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615385
Row_Buffer_Locality_read = 0.615385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000520 
total_CMD = 49984 
util_bw = 26 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 49834 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49964 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 94363669719184 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000260 
Either_Row_CoL_Bus_Util = 0.000400 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00206066
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49966 n_act=5 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004802
n_activity=275 dram_eff=0.08727
bk0: 4a 49959i bk1: 4a 49958i bk2: 0a 49982i bk3: 0a 49982i bk4: 0a 49982i bk5: 0a 49983i bk6: 0a 49985i bk7: 0a 49985i bk8: 3a 49916i bk9: 0a 49982i bk10: 0a 49984i bk11: 0a 49984i bk12: 0a 49985i bk13: 0a 49985i bk14: 0a 49985i bk15: 1a 49969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000480 
total_CMD = 49984 
util_bw = 24 
Wasted_Col = 92 
Wasted_Row = 35 
Idle = 49833 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49966 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.000240 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002301 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00230074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49968 n_act=6 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003601
n_activity=339 dram_eff=0.0531
bk0: 0a 49982i bk1: 0a 49984i bk2: 0a 49986i bk3: 1a 49969i bk4: 2a 49964i bk5: 0a 49984i bk6: 0a 49984i bk7: 0a 49985i bk8: 0a 49985i bk9: 2a 49935i bk10: 0a 49981i bk11: 0a 49984i bk12: 0a 49984i bk13: 2a 49967i bk14: 0a 49982i bk15: 2a 49967i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 49984 
util_bw = 18 
Wasted_Col = 98 
Wasted_Row = 16 
Idle = 49852 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49968 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 9 
Row_Bus_Util =  0.000140 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000300 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000300096
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49978 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00012
n_activity=156 dram_eff=0.03846
bk0: 0a 49983i bk1: 1a 49968i bk2: 1a 49966i bk3: 0a 49982i bk4: 0a 49983i bk5: 0a 49984i bk6: 0a 49984i bk7: 0a 49984i bk8: 0a 49984i bk9: 0a 49984i bk10: 0a 49984i bk11: 0a 49984i bk12: 0a 49985i bk13: 0a 49985i bk14: 0a 49985i bk15: 1a 49968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000120 
total_CMD = 49984 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 49930 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49978 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000120 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49966 n_act=7 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004001
n_activity=408 dram_eff=0.04902
bk0: 0a 49986i bk1: 0a 49988i bk2: 2a 49971i bk3: 2a 49937i bk4: 2a 49966i bk5: 1a 49966i bk6: 0a 49982i bk7: 2a 49966i bk8: 0a 49981i bk9: 0a 49981i bk10: 0a 49982i bk11: 1a 49967i bk12: 0a 49982i bk13: 0a 49984i bk14: 0a 49985i bk15: 0a 49985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000400 
total_CMD = 49984 
util_bw = 20 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 49836 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49966 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 10 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.000200 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49973 n_act=5 n_pre=0 n_ref_event=4568229571824690154 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002401
n_activity=256 dram_eff=0.04688
bk0: 0a 49982i bk1: 0a 49984i bk2: 0a 49984i bk3: 0a 49985i bk4: 0a 49985i bk5: 0a 49986i bk6: 2a 49969i bk7: 1a 49967i bk8: 0a 49983i bk9: 0a 49984i bk10: 0a 49984i bk11: 1a 49967i bk12: 0a 49982i bk13: 0a 49984i bk14: 1a 49967i bk15: 1a 49966i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000240 
total_CMD = 49984 
util_bw = 12 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 49892 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49973 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000120 
Either_Row_CoL_Bus_Util = 0.000220 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49966 n_act=8 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003601
n_activity=432 dram_eff=0.04167
bk0: 0a 49983i bk1: 1a 49967i bk2: 1a 49965i bk3: 0a 49982i bk4: 2a 49966i bk5: 1a 49965i bk6: 0a 49980i bk7: 0a 49985i bk8: 0a 49987i bk9: 0a 49987i bk10: 0a 49987i bk11: 1a 49970i bk12: 2a 49936i bk13: 1a 49966i bk14: 0a 49983i bk15: 0a 49983i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000360 
total_CMD = 49984 
util_bw = 18 
Wasted_Col = 128 
Wasted_Row = 16 
Idle = 49822 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49966 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 9 
Row_Bus_Util =  0.000180 
CoL_Bus_Util = 0.000180 
Either_Row_CoL_Bus_Util = 0.000360 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49968 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003201
n_activity=352 dram_eff=0.04545
bk0: 1a 49970i bk1: 0a 49986i bk2: 2a 49937i bk3: 1a 49967i bk4: 2a 49967i bk5: 0a 49982i bk6: 1a 49967i bk7: 1a 49965i bk8: 0a 49981i bk9: 0a 49982i bk10: 0a 49983i bk11: 0a 49983i bk12: 0a 49984i bk13: 0a 49984i bk14: 0a 49986i bk15: 0a 49986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375000
Row_Buffer_Locality_read = 0.375000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054264
Bank_Level_Parallism_Col = 1.056075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056075 

BW Util details:
bwutil = 0.000320 
total_CMD = 49984 
util_bw = 16 
Wasted_Col = 104 
Wasted_Row = 16 
Idle = 49848 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49968 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49971 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002801
n_activity=282 dram_eff=0.04965
bk0: 0a 49982i bk1: 0a 49984i bk2: 0a 49985i bk3: 0a 49985i bk4: 1a 49968i bk5: 0a 49984i bk6: 0a 49985i bk7: 0a 49985i bk8: 0a 49985i bk9: 0a 49985i bk10: 1a 49968i bk11: 1a 49967i bk12: 1a 49964i bk13: 1a 49967i bk14: 2a 49965i bk15: 0a 49981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000280 
total_CMD = 49984 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 49884 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49971 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000120 
CoL_Bus_Util = 0.000140 
Either_Row_CoL_Bus_Util = 0.000260 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49974 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002001
n_activity=216 dram_eff=0.0463
bk0: 1a 49961i bk1: 1a 49967i bk2: 0a 49983i bk3: 0a 49985i bk4: 0a 49985i bk5: 1a 49968i bk6: 0a 49983i bk7: 0a 49984i bk8: 1a 49967i bk9: 0a 49982i bk10: 0a 49984i bk11: 0a 49985i bk12: 0a 49985i bk13: 1a 49968i bk14: 0a 49983i bk15: 0a 49984i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197368
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000200 
total_CMD = 49984 
util_bw = 10 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 49904 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49974 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000100 
CoL_Bus_Util = 0.000100 
Either_Row_CoL_Bus_Util = 0.000200 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=49984 n_nop=49968 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003201
n_activity=365 dram_eff=0.04384
bk0: 1a 49970i bk1: 1a 49969i bk2: 2a 49935i bk3: 0a 49982i bk4: 2a 49967i bk5: 1a 49967i bk6: 0a 49983i bk7: 0a 49984i bk8: 1a 49967i bk9: 0a 49982i bk10: 0a 49983i bk11: 0a 49983i bk12: 0a 49984i bk13: 0a 49984i bk14: 0a 49984i bk15: 0a 49985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000320 
total_CMD = 49984 
util_bw = 16 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 49840 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 49984 
n_nop = 49968 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000160 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000320 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 769, Miss = 15, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 8, Miss_rate = 0.013, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 612, Miss = 8, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 583, Miss = 5, Miss_rate = 0.009, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 573, Miss = 7, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 616, Miss = 5, Miss_rate = 0.008, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 577, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 501, Miss = 7, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 529, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 542, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 528, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 568, Miss = 6, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 519, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 519, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 592, Miss = 5, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 530, Miss = 4, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 633, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 515, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 544, Miss = 5, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 563, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 524, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 533, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 577, Miss = 6, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 512, Miss = 2, Miss_rate = 0.004, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 13579
L2_total_cache_misses = 113
L2_total_cache_miss_rate = 0.0083
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 12149
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 979
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12236
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.020
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13579
icnt_total_pkts_simt_to_mem=13313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03996
	minimum = 5
	maximum = 9
Network latency average = 5.03985
	minimum = 5
	maximum = 9
Slowest packet = 18733
Flit latency average = 5.03985
	minimum = 5
	maximum = 9
Slowest flit = 18733
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0223903
	minimum = 0.0129795 (at node 21)
	maximum = 0.0425223 (at node 1)
Accepted packet rate average = 0.0223903
	minimum = 0.0129795 (at node 21)
	maximum = 0.0428129 (at node 1)
Injected flit rate average = 0.0223903
	minimum = 0.0129795 (at node 21)
	maximum = 0.0425223 (at node 1)
Accepted flit rate average= 0.0223903
	minimum = 0.0129795 (at node 21)
	maximum = 0.0428129 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.18058 (5 samples)
	minimum = 5 (5 samples)
	maximum = 12.8 (5 samples)
Network latency average = 5.18055 (5 samples)
	minimum = 5 (5 samples)
	maximum = 12.8 (5 samples)
Flit latency average = 5.18055 (5 samples)
	minimum = 5 (5 samples)
	maximum = 12.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0425579 (5 samples)
	minimum = 0.0307508 (5 samples)
	maximum = 0.0671711 (5 samples)
Accepted packet rate average = 0.0425579 (5 samples)
	minimum = 0.0307508 (5 samples)
	maximum = 0.0684091 (5 samples)
Injected flit rate average = 0.0425579 (5 samples)
	minimum = 0.0307508 (5 samples)
	maximum = 0.0671711 (5 samples)
Accepted flit rate average = 0.0425579 (5 samples)
	minimum = 0.0307508 (5 samples)
	maximum = 0.0684091 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 663660 (inst/sec)
gpgpu_simulation_rate = 3095 (cycle/sec)
gpgpu_silicon_slowdown = 270436x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1398
gpu_sim_insn = 1117092
gpu_ipc =     799.0644
gpu_tot_sim_cycle = 29255
gpu_tot_sim_insn = 7090036
gpu_tot_ipc =     242.3530
gpu_tot_issued_cta = 768
gpu_occupancy = 61.6320% 
gpu_tot_occupancy = 41.9599% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.2318
partiton_level_parallism_total  =       0.5617
partiton_level_parallism_util =       2.9573
partiton_level_parallism_util_total  =       2.1651
L2_BW  =      59.7755 GB/Sec
L2_BW_total  =      15.2885 GB/Sec
gpu_total_sim_rate=709003

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135284
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0250
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 72832
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 131904
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135284

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
487, 283, 294, 294, 295, 283, 294, 294, 540, 294, 283, 307, 282, 282, 283, 294, 330, 330, 331, 331, 330, 331, 331, 331, 330, 330, 330, 331, 498, 329, 330, 342, 286, 298, 423, 287, 286, 285, 299, 299, 286, 298, 287, 299, 298, 299, 287, 297, 298, 286, 299, 287, 311, 298, 298, 298, 287, 287, 287, 286, 480, 287, 286, 287, 
gpgpu_n_tot_thrd_icount = 7871072
gpgpu_n_tot_w_icount = 245971
gpgpu_n_stall_shd_mem = 3097
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14284
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 45
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:173480	W0_Idle:322775	W0_Scoreboard:256781	W1:11982	W2:506	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
single_issue_nums: WS0:43184	WS1:43200	WS2:41985	WS3:42780	
dual_issue_nums: WS0:9391	WS1:9393	WS2:9281	WS3:9346	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114272 {8:14284,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571360 {40:14284,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 282 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:92 	0 	1 	19 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16261 	102 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	14107 	2276 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	16214 	145 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	57 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         1         0         1         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       892       855      3817         0      4304      1224         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1609      1311      1525         0         0      1695      1291         0         0         0         0         0         0         0         0         0 
dram[2]:       245       739         0         0         0         0         0         0       975         0         0         0         0         0         0         0 
dram[3]:         0         0         0      1117      1591         0         0         0         0       970         0         0         0       950         0      1150 
dram[4]:         0      1347      1568         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0      1632      1686      1284         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0      1001         0         0         0         0      1020         0         0         0         0 
dram[7]:         0         0      1610         0         0         0         0         0         0         0         0         0      1084      5963         0         0 
dram[8]:         0         0      1520      1534      1899         0       987      4605         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0      1673         0         0         0         0         0         0         0         0         0      1064         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      1537         0      1550         0      1181      6803         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.666667  4.000000  1.333333      -nan  1.000000  3.000000      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000  1.000000      -nan       inf  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan       inf      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan  3.000000      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[3]:      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan      -nan      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan  2.000000 
dram[4]:      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan       inf 
dram[5]:      -nan      -nan  2.000000  2.000000  2.000000       inf      -nan       inf      -nan      -nan      -nan       inf      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan  2.000000       inf      -nan      -nan      -nan  1.000000      -nan      -nan       inf       inf 
dram[7]:      -nan       inf  1.000000      -nan       inf       inf      -nan      -nan      -nan      -nan      -nan       inf  1.000000  1.000000      -nan      -nan 
dram[8]:       inf      -nan  2.000000  1.000000  2.000000      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan       inf       inf       inf       inf  2.000000      -nan 
dram[10]:       inf       inf      -nan      -nan      -nan       inf      -nan      -nan       inf      -nan      -nan      -nan      -nan       inf      -nan      -nan 
dram[11]:  1.000000       inf  2.000000      -nan  2.000000  1.000000      -nan      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 113/46 = 2.456522
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         4         4         0         3         3         0         1         0         0         0         0         0         0         0         0 
dram[1]:         4         4         1         0         1         1         1         0         0         0         0         0         1         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         3         0         0         0         0         0         0         1 
dram[3]:         0         0         0         1         2         0         0         0         0         2         0         0         0         2         0         2 
dram[4]:         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[5]:         0         0         2         2         2         1         0         2         0         0         0         1         0         0         0         0 
dram[6]:         0         0         0         0         0         0         2         1         0         0         0         1         0         0         1         1 
dram[7]:         0         1         1         0         2         1         0         0         0         0         0         1         2         1         0         0 
dram[8]:         1         0         2         1         2         0         1         1         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         1         0         0         0         0         0         1         1         1         1         2         0 
dram[10]:         1         1         0         0         0         1         0         0         1         0         0         0         0         1         0         0 
dram[11]:         1         1         2         0         2         1         0         0         1         0         0         0         0         0         0         0 
total dram reads = 113
min_bank_accesses = 0!
chip skew: 23/3 = 7.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1475         0      2202    none        3950      4625    none       31254    none      none      none      none      none      none      none      none  
dram[1]:        714       272      3118    none       12019     13247     28766    none      none      none      none      none        3930    none      none      none  
dram[2]:         68         0    none      none      none      none      none      none       10256    none      none      none      none      none      none        5154
dram[3]:     none      none      none        1482      7229    none      none      none      none       14765    none      none      none        1341    none        1001
dram[4]:     none        2706      2434    none      none      none      none      none      none      none      none      none      none      none      none        3386
dram[5]:     none      none        3381      2237      5587     10670    none       16333    none      none      none       12227    none      none      none      none  
dram[6]:     none      none      none      none      none      none       16224     30431    none      none      none       14002    none      none        3114      1618
dram[7]:     none        3388      2571    none        7151     11883    none      none      none      none      none       11688      4002      2026    none      none  
dram[8]:       5018    none        2302      2025      7223    none       32578     29711    none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none       12593    none      none      none      none      none       13729     15092      3931      4610      1001    none  
dram[10]:       1485      2978    none      none      none       14042    none      none       31722    none      none      none      none        4474    none      none  
dram[11]:       4066      2027      2846    none        6061     10526    none      none       30076    none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        274         0       267       136       267       267       146       258       141       141       138       138       137       136       136       136
dram[1]:        136       136       258       136       257       258       258       145       139       141       137       137       257       136       136       136
dram[2]:        136         0       136       137       141       142       146       147       282       142       137       137       137       137       136       258
dram[3]:        136       136       137       258       259       144       146       144       138       267       138       138       136       257       136       258
dram[4]:        136       258       258       136       140       141       144       146       141       140       137       137       136       136       136       258
dram[5]:        136       136       258       267       258       257       147       258       138       138       137       258       136       136       136       136
dram[6]:        136       136       136       136       144       145       258       258       139       138       137       258       136       136       258       258
dram[7]:        136       258       258       136       258       258       146       145       139       139       137       259       266       258       136       136
dram[8]:        258       136       267       257       258       144       258       258       138       139       137       138       136       138       137       136
dram[9]:        136       137       136       136       258       145       147       140       139       138       258       258       259       258       258       136
dram[10]:        261       258         0       136       141       257       146       147       258       141       138       138       137       258         0       136
dram[11]:        258       258       267       137       258       258       146       145       258       137       138       138       136       136         0       136
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52446 n_act=14 n_pre=8 n_ref_event=94363668859552 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008763
n_activity=840 dram_eff=0.05476
bk0: 8a 52402i bk1: 4a 52467i bk2: 4a 52376i bk3: 0a 52486i bk4: 3a 52402i bk5: 3a 52438i bk6: 0a 52486i bk7: 1a 52472i bk8: 0a 52489i bk9: 0a 52491i bk10: 0a 52491i bk11: 0a 52491i bk12: 0a 52492i bk13: 0a 52494i bk14: 0a 52494i bk15: 0a 52495i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.521739
Row_Buffer_Locality_read = 0.521739
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038760
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000876 
total_CMD = 52491 
util_bw = 46 
Wasted_Col = 228 
Wasted_Row = 128 
Idle = 52089 

BW Util Bottlenecks: 
RCDc_limit = 222 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52446 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 14 
n_pre = 8 
n_ref = 94363668859552 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 22 
issued_total_col = 23 
Row_Bus_Util =  0.000419 
CoL_Bus_Util = 0.000438 
Either_Row_CoL_Bus_Util = 0.000857 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00255282
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52471 n_act=7 n_pre=0 n_ref_event=94363669719184 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004953
n_activity=364 dram_eff=0.07143
bk0: 4a 52466i bk1: 4a 52465i bk2: 1a 52473i bk3: 0a 52489i bk4: 1a 52474i bk5: 1a 52473i bk6: 1a 52473i bk7: 0a 52488i bk8: 0a 52492i bk9: 0a 52492i bk10: 0a 52492i bk11: 0a 52492i bk12: 1a 52476i bk13: 0a 52491i bk14: 0a 52492i bk15: 0a 52492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.615385
Row_Buffer_Locality_read = 0.615385
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000495 
total_CMD = 52491 
util_bw = 26 
Wasted_Col = 124 
Wasted_Row = 0 
Idle = 52341 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52471 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 94363669719184 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 13 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000248 
Either_Row_CoL_Bus_Util = 0.000381 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001962 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00196224
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52473 n_act=5 n_pre=1 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004572
n_activity=275 dram_eff=0.08727
bk0: 4a 52466i bk1: 4a 52465i bk2: 0a 52489i bk3: 0a 52489i bk4: 0a 52489i bk5: 0a 52490i bk6: 0a 52492i bk7: 0a 52492i bk8: 3a 52423i bk9: 0a 52489i bk10: 0a 52491i bk11: 0a 52491i bk12: 0a 52492i bk13: 0a 52492i bk14: 0a 52492i bk15: 1a 52476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000457 
total_CMD = 52491 
util_bw = 24 
Wasted_Col = 92 
Wasted_Row = 35 
Idle = 52340 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52473 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 1 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 12 
Row_Bus_Util =  0.000114 
CoL_Bus_Util = 0.000229 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00219085
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52475 n_act=6 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003429
n_activity=339 dram_eff=0.0531
bk0: 0a 52489i bk1: 0a 52491i bk2: 0a 52493i bk3: 1a 52476i bk4: 2a 52471i bk5: 0a 52491i bk6: 0a 52491i bk7: 0a 52492i bk8: 0a 52492i bk9: 2a 52442i bk10: 0a 52488i bk11: 0a 52491i bk12: 0a 52491i bk13: 2a 52474i bk14: 0a 52489i bk15: 2a 52474i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.444444
Row_Buffer_Locality_read = 0.444444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000343 
total_CMD = 52491 
util_bw = 18 
Wasted_Col = 98 
Wasted_Row = 16 
Idle = 52359 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52475 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 9 
Row_Bus_Util =  0.000133 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000285763
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52485 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001143
n_activity=156 dram_eff=0.03846
bk0: 0a 52490i bk1: 1a 52475i bk2: 1a 52473i bk3: 0a 52489i bk4: 0a 52490i bk5: 0a 52491i bk6: 0a 52491i bk7: 0a 52491i bk8: 0a 52491i bk9: 0a 52491i bk10: 0a 52491i bk11: 0a 52491i bk12: 0a 52492i bk13: 0a 52492i bk14: 0a 52492i bk15: 1a 52475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000114 
total_CMD = 52491 
util_bw = 6 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 52437 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52485 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000057 
CoL_Bus_Util = 0.000057 
Either_Row_CoL_Bus_Util = 0.000114 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52473 n_act=7 n_pre=1 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000381
n_activity=408 dram_eff=0.04902
bk0: 0a 52493i bk1: 0a 52495i bk2: 2a 52478i bk3: 2a 52444i bk4: 2a 52473i bk5: 1a 52473i bk6: 0a 52489i bk7: 2a 52473i bk8: 0a 52488i bk9: 0a 52488i bk10: 0a 52489i bk11: 1a 52474i bk12: 0a 52489i bk13: 0a 52491i bk14: 0a 52492i bk15: 0a 52492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700000
Row_Buffer_Locality_read = 0.700000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000381 
total_CMD = 52491 
util_bw = 20 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 52343 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52473 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 10 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000191 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52480 n_act=5 n_pre=0 n_ref_event=4568229571824690154 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002286
n_activity=256 dram_eff=0.04688
bk0: 0a 52489i bk1: 0a 52491i bk2: 0a 52491i bk3: 0a 52492i bk4: 0a 52492i bk5: 0a 52493i bk6: 2a 52476i bk7: 1a 52474i bk8: 0a 52490i bk9: 0a 52491i bk10: 0a 52491i bk11: 1a 52474i bk12: 0a 52489i bk13: 0a 52491i bk14: 1a 52474i bk15: 1a 52473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000229 
total_CMD = 52491 
util_bw = 12 
Wasted_Col = 80 
Wasted_Row = 0 
Idle = 52399 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52480 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 4568229571824690154 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 6 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000114 
Either_Row_CoL_Bus_Util = 0.000210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52473 n_act=8 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003429
n_activity=432 dram_eff=0.04167
bk0: 0a 52490i bk1: 1a 52474i bk2: 1a 52472i bk3: 0a 52489i bk4: 2a 52473i bk5: 1a 52472i bk6: 0a 52487i bk7: 0a 52492i bk8: 0a 52494i bk9: 0a 52494i bk10: 0a 52494i bk11: 1a 52477i bk12: 2a 52443i bk13: 1a 52473i bk14: 0a 52490i bk15: 0a 52490i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000343 
total_CMD = 52491 
util_bw = 18 
Wasted_Col = 128 
Wasted_Row = 16 
Idle = 52329 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52473 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 8 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 9 
issued_total_col = 9 
Row_Bus_Util =  0.000171 
CoL_Bus_Util = 0.000171 
Either_Row_CoL_Bus_Util = 0.000343 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52475 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003048
n_activity=352 dram_eff=0.04545
bk0: 1a 52477i bk1: 0a 52493i bk2: 2a 52444i bk3: 1a 52474i bk4: 2a 52474i bk5: 0a 52489i bk6: 1a 52474i bk7: 1a 52472i bk8: 0a 52488i bk9: 0a 52489i bk10: 0a 52490i bk11: 0a 52490i bk12: 0a 52491i bk13: 0a 52491i bk14: 0a 52493i bk15: 0a 52493i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.375000
Row_Buffer_Locality_read = 0.375000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054264
Bank_Level_Parallism_Col = 1.056075
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056075 

BW Util details:
bwutil = 0.000305 
total_CMD = 52491 
util_bw = 16 
Wasted_Col = 104 
Wasted_Row = 16 
Idle = 52355 

BW Util Bottlenecks: 
RCDc_limit = 110 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52475 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52478 n_act=6 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002667
n_activity=282 dram_eff=0.04965
bk0: 0a 52489i bk1: 0a 52491i bk2: 0a 52492i bk3: 0a 52492i bk4: 1a 52475i bk5: 0a 52491i bk6: 0a 52492i bk7: 0a 52492i bk8: 0a 52492i bk9: 0a 52492i bk10: 1a 52475i bk11: 1a 52474i bk12: 1a 52471i bk13: 1a 52474i bk14: 2a 52472i bk15: 0a 52488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.089888
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.089888 

BW Util details:
bwutil = 0.000267 
total_CMD = 52491 
util_bw = 14 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 52391 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52478 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 7 
Row_Bus_Util =  0.000114 
CoL_Bus_Util = 0.000133 
Either_Row_CoL_Bus_Util = 0.000248 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52481 n_act=5 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001905
n_activity=216 dram_eff=0.0463
bk0: 1a 52468i bk1: 1a 52474i bk2: 0a 52490i bk3: 0a 52492i bk4: 0a 52492i bk5: 1a 52475i bk6: 0a 52490i bk7: 0a 52491i bk8: 1a 52474i bk9: 0a 52489i bk10: 0a 52491i bk11: 0a 52492i bk12: 0a 52492i bk13: 1a 52475i bk14: 0a 52490i bk15: 0a 52491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.197368
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.000191 
total_CMD = 52491 
util_bw = 10 
Wasted_Col = 70 
Wasted_Row = 0 
Idle = 52411 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52481 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 5 
Row_Bus_Util =  0.000095 
CoL_Bus_Util = 0.000095 
Either_Row_CoL_Bus_Util = 0.000191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=52491 n_nop=52475 n_act=7 n_pre=1 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003048
n_activity=365 dram_eff=0.04384
bk0: 1a 52477i bk1: 1a 52476i bk2: 2a 52442i bk3: 0a 52489i bk4: 2a 52474i bk5: 1a 52474i bk6: 0a 52490i bk7: 0a 52491i bk8: 1a 52474i bk9: 0a 52489i bk10: 0a 52490i bk11: 0a 52490i bk12: 0a 52491i bk13: 0a 52491i bk14: 0a 52491i bk15: 0a 52492i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000305 
total_CMD = 52491 
util_bw = 16 
Wasted_Col = 112 
Wasted_Row = 16 
Idle = 52347 

BW Util Bottlenecks: 
RCDc_limit = 112 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 52491 
n_nop = 52475 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 8 
Row_Bus_Util =  0.000152 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000305 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1164, Miss = 15, Miss_rate = 0.013, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 745, Miss = 8, Miss_rate = 0.011, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 729, Miss = 8, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 699, Miss = 5, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 693, Miss = 7, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 746, Miss = 5, Miss_rate = 0.007, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 703, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 612, Miss = 7, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 652, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 663, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 641, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 680, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 635, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 645, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 714, Miss = 5, Miss_rate = 0.007, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 637, Miss = 4, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 756, Miss = 6, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 636, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 657, Miss = 5, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 675, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 640, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 659, Miss = 3, Miss_rate = 0.005, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 699, Miss = 6, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 619, Miss = 2, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 16699
L2_total_cache_misses = 113
L2_total_cache_miss_rate = 0.0068
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 14197
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 11
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14284
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.023
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=16699
icnt_total_pkts_simt_to_mem=16433
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06939
	minimum = 5
	maximum = 11
Network latency average = 5.06939
	minimum = 5
	maximum = 11
Slowest packet = 26987
Flit latency average = 5.06939
	minimum = 5
	maximum = 11
Slowest flit = 26987
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.117461
	minimum = 0.0765379 (at node 29)
	maximum = 0.282546 (at node 14)
Accepted packet rate average = 0.117461
	minimum = 0.0765379 (at node 29)
	maximum = 0.282546 (at node 14)
Injected flit rate average = 0.117461
	minimum = 0.0765379 (at node 29)
	maximum = 0.282546 (at node 14)
Accepted flit rate average= 0.117461
	minimum = 0.0765379 (at node 29)
	maximum = 0.282546 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.16205 (6 samples)
	minimum = 5 (6 samples)
	maximum = 12.5 (6 samples)
Network latency average = 5.16203 (6 samples)
	minimum = 5 (6 samples)
	maximum = 12.5 (6 samples)
Flit latency average = 5.16203 (6 samples)
	minimum = 5 (6 samples)
	maximum = 12.5 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0550418 (6 samples)
	minimum = 0.038382 (6 samples)
	maximum = 0.103067 (6 samples)
Accepted packet rate average = 0.0550418 (6 samples)
	minimum = 0.038382 (6 samples)
	maximum = 0.104099 (6 samples)
Injected flit rate average = 0.0550418 (6 samples)
	minimum = 0.038382 (6 samples)
	maximum = 0.103067 (6 samples)
Accepted flit rate average = 0.0550418 (6 samples)
	minimum = 0.038382 (6 samples)
	maximum = 0.104099 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 709003 (inst/sec)
gpgpu_simulation_rate = 2925 (cycle/sec)
gpgpu_silicon_slowdown = 286153x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 16756
gpu_sim_insn = 1290400
gpu_ipc =      77.0112
gpu_tot_sim_cycle = 46011
gpu_tot_sim_insn = 8380436
gpu_tot_ipc =     182.1398
gpu_tot_issued_cta = 896
gpu_occupancy = 15.1561% 
gpu_tot_occupancy = 29.3362% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9818
partiton_level_parallism_total  =       0.7147
partiton_level_parallism_util =       1.6965
partiton_level_parallism_util_total  =       1.9022
L2_BW  =      26.2965 GB/Sec
L2_BW_total  =      19.2973 GB/Sec
gpu_total_sim_rate=558695

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 180911
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0187
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0102
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 87168
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 177531
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 180911

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 896, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
533, 329, 533, 577, 341, 329, 340, 340, 586, 340, 329, 524, 543, 328, 329, 658, 422, 571, 423, 616, 637, 423, 528, 423, 527, 637, 702, 528, 590, 421, 422, 434, 332, 492, 469, 547, 332, 331, 516, 345, 332, 344, 503, 345, 525, 345, 333, 343, 344, 524, 707, 333, 549, 514, 344, 344, 548, 493, 333, 332, 526, 333, 332, 333, 
gpgpu_n_tot_thrd_icount = 10604928
gpgpu_n_tot_w_icount = 331404
gpgpu_n_stall_shd_mem = 4009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26761
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:208279	W0_Idle:497862	W0_Scoreboard:827460	W1:53059	W2:3808	W3:105	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
single_issue_nums: WS0:58759	WS1:60062	WS2:59094	WS3:58295	
dual_issue_nums: WS0:11902	WS1:11975	WS2:11899	WS3:11821	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 214088 {8:26761,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1070440 {40:26761,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 285 
max_icnt2mem_latency = 20 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 138 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:523 	0 	3 	24 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32433 	381 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	29749 	3085 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	32599 	211 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	91 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         1         0         1         2         2         0         3         1         0         0         0         2         0         2 
dram[1]:         4         4         4         0         2         1         0         0         0         1         0         0         1         0         0         0 
dram[2]:         4         4         2         1         0         0         2         0         2         0         0         0         0         2         0         2 
dram[3]:         0         1         0         1         2         0         0         0         1         2         1         2         0         2         0         3 
dram[4]:         0         2         1         1         1         0         4         1         0         0         0         0         0         2         1         2 
dram[5]:         0         2         0         1         2         1         0         0         0         0         1         0         0         0         0         0 
dram[6]:         1         1         0         3         0         0         2         2         0         0         0         1         0         0         0         0 
dram[7]:         3         2         0         2         2         0         0         1         0         0         0         0         1         1         0         0 
dram[8]:         0         2         1         1         2         1         3         2         0         0         1         0         0         0         2         0 
dram[9]:         2         2         0         2         2         1         0         2         1         0         1         0         0         0         0         0 
dram[10]:         2         2         2         4         1         4         3         2         1         2         0         0         2         0         0         2 
dram[11]:         1         2         4         2         2         0         0         2         1         0         2         0         2         0         0         2 
maximum service time to same row:
dram[0]:      6661      6337      7569         0      4304      5543      1215         0      1255       931         0         0      1089      3900         0      4724 
dram[1]:      6839      6706      6610         0      9340      8630      1291         0         0       991         0         0       987         0      1345         0 
dram[2]:      6712      5996      8258      8217      8904         0       999      4639       975         0         0      1017         0      3731         0      5251 
dram[3]:      7117      7698         0      6901      7533         0         0         0       971       970      2783      2062      8365      3495      1121      5433 
dram[4]:      7028      6828      1568      8610      1284         0      1030      1010      1004         0         0       981      1048      3628      5578      4708 
dram[5]:      7283      6046      1632      7562      8087      8299         0         0         0       996       956         0         0         0         0         0 
dram[6]:      7257      7564         0      6774         0         0      1001      1772         0       973       980      1855         0         0         0         0 
dram[7]:      7318      7555      1610      8206      8977         0      4275      1233         0         0         0         0      1084      5963         0         0 
dram[8]:         0      6215      7942      7996      8201       982      3795      4605         0         0      1382         0         0         0      5304         0 
dram[9]:      7474      7311         0      8248      2114      1244         0      1201      1180         0       989         0         0         0      1064         0 
dram[10]:      5921      7092      1111      8227      9399      8197      4721      5722       976      3229       982      1342      3966         0      1040      5848 
dram[11]:      6426      7633      7030      8634      1181      6803         0      2790       971         0      1611         0      3266         0         0      6032 
average row accesses per activate:
dram[0]:  2.200000  3.000000  1.600000      -nan  1.000000  1.333333  4.000000       inf  5.000000  2.000000      -nan       inf  3.000000  1.500000       inf  3.000000 
dram[1]:  3.333333  2.000000  2.000000      -nan  5.000000  1.000000  1.000000       inf       inf  2.000000       inf       inf  3.000000       inf  2.000000      -nan 
dram[2]:  2.333333  3.000000  3.000000  4.000000  2.000000      -nan  3.000000  1.000000  2.500000       inf       inf  2.000000       inf  1.500000       inf  3.000000 
dram[3]:  2.000000  3.000000      -nan  1.000000  1.750000       inf      -nan      -nan  2.000000  1.666667  1.000000  2.000000  1.000000  3.000000  1.000000  2.000000 
dram[4]:  4.000000  1.666667  1.500000  3.000000  3.000000      -nan  5.000000  3.000000  3.000000      -nan      -nan  1.000000  1.000000  1.500000  1.500000  2.000000 
dram[5]:  1.000000  2.000000  3.000000  2.000000  1.500000  1.500000       inf       inf       inf  1.000000  1.000000       inf       inf       inf       inf      -nan 
dram[6]:  2.000000  2.000000      -nan  2.500000       inf      -nan  1.666667  1.666667      -nan  2.000000  1.000000  1.000000       inf      -nan       inf       inf 
dram[7]:  5.000000  4.000000  4.000000  5.000000  3.000000       inf  1.000000  3.000000       inf       inf      -nan       inf  1.000000  2.000000       inf       inf 
dram[8]:       inf  2.000000  1.333333  1.000000  1.333333  3.000000  1.666667  1.666667       inf       inf  1.000000       inf      -nan       inf  1.500000       inf 
dram[9]:  3.000000  3.000000       inf  4.000000  1.200000  2.000000      -nan  1.250000  2.000000       inf  1.333333       inf       inf       inf  3.000000       inf 
dram[10]:  2.500000  4.000000  4.000000  6.000000  2.000000  2.333333  2.250000  3.000000  2.000000  1.666667  2.000000  1.000000  2.000000       inf  1.000000  2.000000 
dram[11]:  1.000000  3.000000  2.333333  3.000000  3.000000  1.000000      -nan  1.666667  3.000000       inf  1.250000       inf  2.000000       inf       inf  1.500000 
average row locality = 558/242 = 2.305785
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         6         8         0         4         8         4         1         5         2         0         1         3         3         1         6 
dram[1]:        10         6         8         0         5         3         1         1         1         2         2         3         3         1         2         0 
dram[2]:         7         9         3         4         2         0         3         1         5         1         1         2         3         3         1         6 
dram[3]:         2         3         0         2         7         3         0         0         2         5         2         6         1         6         1         4 
dram[4]:         4         5         3         3         3         0         5         3         3         0         0         1         1         3         3         4 
dram[5]:         1         6         3         6         3         3         1         4         2         1         3         2         1         1         1         0 
dram[6]:         2         2         0         5         1         0         5         5         0         2         1         5         2         0         1         2 
dram[7]:         5         4         4         5         3         1         1         3         1         1         0         1         2         4         1         1 
dram[8]:         2         4         4         3         4         3         5         5         1         4         3         1         0         2         3         2 
dram[9]:         3         3         1         4         6         2         0         5         2         1         4         4         2         3         3         1 
dram[10]:         5         4         4         6         2         7         9         3         2         5         2         1         4         3         1         4 
dram[11]:         4         3         7         3         6         1         0         5         3         3         5         1         4         1         2         3 
total dram reads = 558
min_bank_accesses = 0!
chip skew: 63/33 = 1.91
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2022      2013      2832    none        4866      3075     12014     47035     17255     21127    none       22440      6148      5744      8010      3022
dram[1]:       2577      1517      2860    none        6906      8902     44955     45357     38676     20622     11683     10730      4474     13456      4063    none  
dram[2]:       1258      1080      2707      4003     10611    none       16567     44167      8870     40580     28691     12906      6147      5427      9918      2886
dram[3]:       4130      2985    none        4003      4856      7218    none      none       20274      8567     12164      5249     14403      3723      5156      2058
dram[4]:       3551      2815      3573      3207      6666    none       11188     16935     13275    none      none       22846     11004      3658      3840      2538
dram[5]:       7194      2255      4649      2982      6534      6455     46295     14074     22237     37282      6521     11612     13724     13454      6515    none  
dram[6]:       6791      6384    none        3492     19762    none        9748     10132    none       19377     19577      6687      7395    none        9234      4675
dram[7]:       2894      2603      3108      3820      8303     19098     39926     14664     41090     39179    none       24610     10054      4886      9916      6379
dram[8]:       7056      2200      2611      3075      6978      7042     10617     11372     37818     11549      9385     23251    none        9709      3251      4742
dram[9]:       5474      4475      5567      4644      4021     11266    none       10229     20474     42988      7917      7462      8009      5692      2201      5563
dram[10]:       3252      4132      1651      3382     15589      4349      5805     16449     21505      9331      8620     20262      4100      5559      3794      2500
dram[11]:       3223      3795      1987      4429      3846     18697    none        9494     13235     15180      5786     19714      4609     15223      2838      2888
maximum mf latency per bank:
dram[0]:        274       267       268       137       267       269       267       258       267       277       138       258       258       266       258       268
dram[1]:        270       267       267       137       266       267       258       258       258       267       258       259       267       259       258       136
dram[2]:        267       267       267       269       258       142       267       259       282       259       258       258       258       266       258       266
dram[3]:        258       268       137       267       268       258       146       144       267       267       266       267       258       267       259       267
dram[4]:        257       266       266       266       267       141       267       267       258       140       137       258       258       267       267       267
dram[5]:        258       268       258       267       267       267       258       258       258       258       267       258       258       258       258       137
dram[6]:        267       267       136       267       258       145       267       268       139       258       258       267       258       137       258       258
dram[7]:        267       267       258       266       267       258       258       268       261       258       137       259       266       268       258       258
dram[8]:        258       268       271       269       268       267       268       268       258       258       285       258       137       258       267       257
dram[9]:        267       268       258       267       270       267       147       267       267       258       267       258       259       258       258       258
dram[10]:        267       267       267       267       270       267       268       267       268       267       258       258       267       258       258       267
dram[11]:        267       267       267       266       268       258       146       267       269       258       267       258       267       257       258       267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82433 n_act=38 n_pre=24 n_ref_event=94363668859552 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001526
n_activity=2326 dram_eff=0.05417
bk0: 11a 82395i bk1: 6a 82501i bk2: 8a 82369i bk3: 0a 82552i bk4: 4a 82439i bk5: 8a 82343i bk6: 4a 82500i bk7: 1a 82535i bk8: 5a 82507i bk9: 2a 82490i bk10: 0a 82559i bk11: 1a 82544i bk12: 3a 82545i bk13: 3a 82513i bk14: 1a 82543i bk15: 6a 82510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523810
Row_Buffer_Locality_read = 0.523810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049859
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001526 
total_CMD = 82558 
util_bw = 126 
Wasted_Col = 608 
Wasted_Row = 378 
Idle = 81446 

BW Util Bottlenecks: 
RCDc_limit = 604 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82433 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 94363668859552 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 63 
Row_Bus_Util =  0.000751 
CoL_Bus_Util = 0.000763 
Either_Row_CoL_Bus_Util = 0.001514 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002519 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00251944
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82472 n_act=26 n_pre=12 n_ref_event=94363669719184 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001163
n_activity=1534 dram_eff=0.06258
bk0: 10a 82458i bk1: 6a 82467i bk2: 8a 82439i bk3: 0a 82551i bk4: 5a 82506i bk5: 3a 82474i bk6: 1a 82538i bk7: 1a 82542i bk8: 1a 82545i bk9: 2a 82510i bk10: 2a 82543i bk11: 3a 82540i bk12: 3a 82511i bk13: 1a 82539i bk14: 2a 82541i bk15: 0a 82560i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107544
Bank_Level_Parallism_Col = 1.035714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035714 

BW Util details:
bwutil = 0.001163 
total_CMD = 82558 
util_bw = 96 
Wasted_Col = 414 
Wasted_Row = 150 
Idle = 81898 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82472 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 94363669719184 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 48 
Row_Bus_Util =  0.000460 
CoL_Bus_Util = 0.000581 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00174423
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82468 n_act=27 n_pre=12 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001235
n_activity=1670 dram_eff=0.06108
bk0: 7a 82465i bk1: 9a 82466i bk2: 3a 82505i bk3: 4a 82505i bk4: 2a 82540i bk5: 0a 82559i bk6: 3a 82513i bk7: 1a 82542i bk8: 5a 82454i bk9: 1a 82540i bk10: 1a 82541i bk11: 2a 82540i bk12: 3a 82541i bk13: 3a 82508i bk14: 1a 82540i bk15: 6a 82477i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024217
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.001235 
total_CMD = 82558 
util_bw = 102 
Wasted_Col = 444 
Wasted_Row = 197 
Idle = 81815 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82468 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 51 
Row_Bus_Util =  0.000472 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.001090 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00192592
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82471 n_act=28 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=1772 dram_eff=0.04966
bk0: 2a 82538i bk1: 3a 82505i bk2: 0a 82559i bk3: 2a 82512i bk4: 7a 82442i bk5: 3a 82541i bk6: 0a 82559i bk7: 0a 82561i bk8: 2a 82513i bk9: 5a 82447i bk10: 2a 82505i bk11: 6a 82443i bk12: 1a 82537i bk13: 6a 82504i bk14: 1a 82537i bk15: 4a 82506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477273
Row_Buffer_Locality_read = 0.477273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.001066 
total_CMD = 82558 
util_bw = 88 
Wasted_Col = 448 
Wasted_Row = 224 
Idle = 81798 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82471 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 44 
Row_Bus_Util =  0.000521 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.001054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000557184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82483 n_act=24 n_pre=11 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009932
n_activity=1403 dram_eff=0.05845
bk0: 4a 82535i bk1: 5a 82477i bk2: 3a 82504i bk3: 3a 82500i bk4: 3a 82506i bk5: 0a 82557i bk6: 5a 82510i bk7: 3a 82508i bk8: 3a 82539i bk9: 0a 82556i bk10: 0a 82559i bk11: 1a 82543i bk12: 1a 82542i bk13: 3a 82512i bk14: 3a 82510i bk15: 4a 82476i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536585
Row_Buffer_Locality_read = 0.536585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077058
Bank_Level_Parallism_Col = 1.051546
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051546 

BW Util details:
bwutil = 0.000993 
total_CMD = 82558 
util_bw = 82 
Wasted_Col = 364 
Wasted_Row = 161 
Idle = 81951 

BW Util Bottlenecks: 
RCDc_limit = 376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82483 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 11 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 35 
issued_total_col = 41 
Row_Bus_Util =  0.000424 
CoL_Bus_Util = 0.000497 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.013333 
queue_avg = 0.000182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00018169
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82483 n_act=26 n_pre=11 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009206
n_activity=1624 dram_eff=0.0468
bk0: 1a 82548i bk1: 6a 82449i bk2: 3a 82539i bk3: 6a 82445i bk4: 3a 82503i bk5: 3a 82472i bk6: 1a 82536i bk7: 4a 82540i bk8: 2a 82540i bk9: 1a 82539i bk10: 3a 82475i bk11: 2a 82539i bk12: 1a 82539i bk13: 1a 82541i bk14: 1a 82544i bk15: 0a 82562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003185
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 82558 
util_bw = 76 
Wasted_Col = 416 
Wasted_Row = 172 
Idle = 81894 

BW Util Bottlenecks: 
RCDc_limit = 416 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82483 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 38 
Row_Bus_Util =  0.000448 
CoL_Bus_Util = 0.000460 
Either_Row_CoL_Bus_Util = 0.000908 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82489 n_act=24 n_pre=12 n_ref_event=4568229571824690154 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007994
n_activity=1459 dram_eff=0.04524
bk0: 2a 82509i bk1: 2a 82510i bk2: 0a 82559i bk3: 5a 82513i bk4: 1a 82543i bk5: 0a 82560i bk6: 5a 82479i bk7: 5a 82441i bk8: 0a 82554i bk9: 2a 82542i bk10: 1a 82541i bk11: 5a 82411i bk12: 2a 82535i bk13: 0a 82554i bk14: 1a 82538i bk15: 2a 82542i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484848
Row_Buffer_Locality_read = 0.484848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008278
Bank_Level_Parallism_Col = 1.010283
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010283 

BW Util details:
bwutil = 0.000799 
total_CMD = 82558 
util_bw = 66 
Wasted_Col = 378 
Wasted_Row = 192 
Idle = 81922 

BW Util Bottlenecks: 
RCDc_limit = 382 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82489 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 12 
n_ref = 4568229571824690154 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 33 
Row_Bus_Util =  0.000436 
CoL_Bus_Util = 0.000400 
Either_Row_CoL_Bus_Util = 0.000836 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82492 n_act=22 n_pre=7 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008963
n_activity=1355 dram_eff=0.05461
bk0: 5a 82509i bk1: 4a 82509i bk2: 4a 82539i bk3: 5a 82507i bk4: 3a 82506i bk5: 1a 82538i bk6: 1a 82538i bk7: 3a 82506i bk8: 1a 82535i bk9: 1a 82542i bk10: 0a 82559i bk11: 1a 82545i bk12: 2a 82512i bk13: 4a 82507i bk14: 1a 82541i bk15: 1a 82541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702703
Row_Buffer_Locality_read = 0.702703
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030120
Bank_Level_Parallism_Col = 1.021918
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021918 

BW Util details:
bwutil = 0.000896 
total_CMD = 82558 
util_bw = 74 
Wasted_Col = 346 
Wasted_Row = 112 
Idle = 82026 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82492 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 37 
Row_Bus_Util =  0.000351 
CoL_Bus_Util = 0.000448 
Either_Row_CoL_Bus_Util = 0.000799 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000750987
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82463 n_act=32 n_pre=17 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001114
n_activity=1810 dram_eff=0.05083
bk0: 2a 82546i bk1: 4a 82483i bk2: 4a 82439i bk3: 3a 82477i bk4: 4a 82474i bk5: 3a 82505i bk6: 5a 82472i bk7: 5a 82470i bk8: 1a 82535i bk9: 4a 82539i bk10: 3a 82453i bk11: 1a 82536i bk12: 0a 82558i bk13: 2a 82544i bk14: 3a 82511i bk15: 2a 82543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064436
Bank_Level_Parallism_Col = 1.033203
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.001114 
total_CMD = 82558 
util_bw = 92 
Wasted_Col = 490 
Wasted_Row = 263 
Idle = 81713 

BW Util Bottlenecks: 
RCDc_limit = 502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82463 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 46 
Row_Bus_Util =  0.000594 
CoL_Bus_Util = 0.000557 
Either_Row_CoL_Bus_Util = 0.001151 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000545071
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82469 n_act=30 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=1624 dram_eff=0.05419
bk0: 3a 82504i bk1: 3a 82511i bk2: 1a 82541i bk3: 4a 82512i bk4: 6a 82403i bk5: 2a 82500i bk6: 0a 82557i bk7: 5a 82446i bk8: 2a 82507i bk9: 1a 82538i bk10: 4a 82444i bk11: 4a 82535i bk12: 2a 82538i bk13: 3a 82541i bk14: 3a 82540i bk15: 1a 82543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590909
Row_Buffer_Locality_read = 0.590909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143687
Bank_Level_Parallism_Col = 1.080435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080435 

BW Util details:
bwutil = 0.001066 
total_CMD = 82558 
util_bw = 88 
Wasted_Col = 435 
Wasted_Row = 202 
Idle = 81833 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82469 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 44 
Row_Bus_Util =  0.000545 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.001078 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000145352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82440 n_act=36 n_pre=20 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001502
n_activity=1880 dram_eff=0.06596
bk0: 5a 82471i bk1: 4a 82510i bk2: 4a 82506i bk3: 6a 82510i bk4: 2a 82506i bk5: 7a 82447i bk6: 9a 82405i bk7: 3a 82503i bk8: 2a 82504i bk9: 5a 82439i bk10: 2a 82536i bk11: 1a 82539i bk12: 4a 82507i bk13: 3a 82539i bk14: 1a 82541i bk15: 4a 82510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596774
Row_Buffer_Locality_read = 0.596774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190591
Bank_Level_Parallism_Col = 1.103825
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103825 

BW Util details:
bwutil = 0.001502 
total_CMD = 82558 
util_bw = 124 
Wasted_Col = 506 
Wasted_Row = 251 
Idle = 81677 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82440 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 62 
Row_Bus_Util =  0.000678 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.001429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=82558 n_nop=82457 n_act=33 n_pre=18 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001235
n_activity=1957 dram_eff=0.05212
bk0: 4a 82446i bk1: 3a 82511i bk2: 7a 82447i bk3: 3a 82508i bk4: 6a 82506i bk5: 1a 82537i bk6: 0a 82558i bk7: 5a 82443i bk8: 3a 82502i bk9: 3a 82536i bk10: 5a 82444i bk11: 1a 82539i bk12: 4a 82509i bk13: 1a 82539i bk14: 2a 82542i bk15: 3a 82510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073620
Bank_Level_Parallism_Col = 1.039773
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039773 

BW Util details:
bwutil = 0.001235 
total_CMD = 82558 
util_bw = 102 
Wasted_Col = 504 
Wasted_Row = 256 
Idle = 81696 

BW Util Bottlenecks: 
RCDc_limit = 518 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 82558 
n_nop = 82457 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 51 
Row_Bus_Util =  0.000618 
CoL_Bus_Util = 0.000618 
Either_Row_CoL_Bus_Util = 0.001223 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.009901 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1806, Miss = 36, Miss_rate = 0.020, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 1440, Miss = 27, Miss_rate = 0.019, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1586, Miss = 32, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1362, Miss = 16, Miss_rate = 0.012, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1427, Miss = 25, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1426, Miss = 26, Miss_rate = 0.018, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1272, Miss = 15, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1325, Miss = 29, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1334, Miss = 22, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1239, Miss = 19, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1245, Miss = 15, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1357, Miss = 23, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1221, Miss = 12, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1390, Miss = 21, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1337, Miss = 17, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1321, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1382, Miss = 22, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1406, Miss = 24, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1329, Miss = 21, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1457, Miss = 23, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1345, Miss = 29, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1514, Miss = 33, Miss_rate = 0.022, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1325, Miss = 31, Miss_rate = 0.023, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1304, Miss = 20, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 33150
L2_total_cache_misses = 558
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 26229
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6025
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26761
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.029
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=33150
icnt_total_pkts_simt_to_mem=32884
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.03003
	minimum = 5
	maximum = 10
Network latency average = 5.03003
	minimum = 5
	maximum = 10
Slowest packet = 33270
Flit latency average = 5.03003
	minimum = 5
	maximum = 10
Slowest flit = 33270
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0516736
	minimum = 0.033958 (at node 20)
	maximum = 0.0928026 (at node 0)
Accepted packet rate average = 0.0516736
	minimum = 0.033958 (at node 20)
	maximum = 0.0928026 (at node 0)
Injected flit rate average = 0.0516736
	minimum = 0.033958 (at node 20)
	maximum = 0.0928026 (at node 0)
Accepted flit rate average= 0.0516736
	minimum = 0.033958 (at node 20)
	maximum = 0.0928026 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.14319 (7 samples)
	minimum = 5 (7 samples)
	maximum = 12.1429 (7 samples)
Network latency average = 5.14317 (7 samples)
	minimum = 5 (7 samples)
	maximum = 12.1429 (7 samples)
Flit latency average = 5.14317 (7 samples)
	minimum = 5 (7 samples)
	maximum = 12.1429 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0545606 (7 samples)
	minimum = 0.03775 (7 samples)
	maximum = 0.101601 (7 samples)
Accepted packet rate average = 0.0545606 (7 samples)
	minimum = 0.03775 (7 samples)
	maximum = 0.102485 (7 samples)
Injected flit rate average = 0.0545606 (7 samples)
	minimum = 0.03775 (7 samples)
	maximum = 0.101601 (7 samples)
Accepted flit rate average = 0.0545606 (7 samples)
	minimum = 0.03775 (7 samples)
	maximum = 0.102485 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 15 sec (15 sec)
gpgpu_simulation_rate = 558695 (inst/sec)
gpgpu_simulation_rate = 3067 (cycle/sec)
gpgpu_silicon_slowdown = 272905x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 1943
gpu_sim_insn = 1132352
gpu_ipc =     582.7854
gpu_tot_sim_cycle = 47954
gpu_tot_sim_insn = 9512788
gpu_tot_ipc =     198.3732
gpu_tot_issued_cta = 1024
gpu_occupancy = 66.8809% 
gpu_tot_occupancy = 31.2682% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.5121
partiton_level_parallism_total  =       0.8280
partiton_level_parallism_util =       4.3382
partiton_level_parallism_util_total  =       2.1054
L2_BW  =      94.0679 GB/Sec
L2_BW_total  =      22.3269 GB/Sec
gpu_total_sim_rate=594549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 207361
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 97408
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 203981
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 207361

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
608, 404, 632, 652, 416, 416, 439, 427, 661, 415, 404, 587, 618, 415, 392, 745, 476, 613, 477, 670, 703, 477, 582, 464, 569, 703, 756, 594, 656, 475, 476, 500, 398, 546, 523, 613, 386, 397, 558, 411, 386, 410, 557, 399, 579, 399, 375, 397, 398, 578, 761, 387, 615, 580, 398, 398, 602, 547, 387, 386, 580, 399, 386, 387, 
gpgpu_n_tot_thrd_icount = 12204864
gpgpu_n_tot_w_icount = 381402
gpgpu_n_stall_shd_mem = 4009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28809
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 957
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:232812	W0_Idle:509431	W0_Scoreboard:847317	W1:61034	W2:7625	W3:1128	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
single_issue_nums: WS0:67535	WS1:68919	WS2:67823	WS3:67273	
dual_issue_nums: WS0:13728	WS1:13810	WS2:13721	WS3:13667	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 230472 {8:28809,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1152360 {40:28809,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 341 
max_icnt2mem_latency = 212 
maxmrqlatency = 18 
max_icnt2sh_latency = 16 
averagemflatency = 144 
avg_icnt2mem_latency = 15 
avg_mrq_latency = 0 
avg_icnt2sh_latency = 7 
mrq_lat_table:523 	0 	3 	24 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38851 	787 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	30622 	3814 	1123 	1552 	2199 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	39413 	221 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         1         0         1         2         2         0         3         1         0         0         0         2         0         2 
dram[1]:         4         4         4         0         2         1         0         0         0         1         0         0         1         0         0         0 
dram[2]:         4         4         2         1         0         0         2         0         2         0         0         0         0         2         0         2 
dram[3]:         0         1         0         1         2         0         0         0         1         2         1         2         0         2         0         3 
dram[4]:         0         2         1         1         1         0         4         1         0         0         0         0         0         2         1         2 
dram[5]:         0         2         0         1         2         1         0         0         0         0         1         0         0         0         0         0 
dram[6]:         1         1         0         3         0         0         2         2         0         0         0         1         0         0         0         0 
dram[7]:         3         2         0         2         2         0         0         1         0         0         0         0         1         1         0         0 
dram[8]:         0         2         1         1         2         1         3         2         0         0         1         0         0         0         2         0 
dram[9]:         2         2         0         2         2         1         0         2         1         0         1         0         0         0         0         0 
dram[10]:         2         2         2         4         1         4         3         2         1         2         0         0         2         0         0         2 
dram[11]:         1         2         4         2         2         0         0         2         1         0         2         0         2         0         0         2 
maximum service time to same row:
dram[0]:      6661      6337      7569         0      4304      5543      1215         0      1255       931         0         0      1089      3900         0      4724 
dram[1]:      6839      6706      6610         0      9340      8630      1291         0         0       991         0         0       987         0      1345         0 
dram[2]:      6712      5996      8258      8217      8904         0       999      4639       975         0         0      1017         0      3731         0      5251 
dram[3]:      7117      7698         0      6901      7533         0         0         0       971       970      2783      2062      8365      3495      1121      5433 
dram[4]:      7028      6828      1568      8610      1284         0      1030      1010      1004         0         0       981      1048      3628      5578      4708 
dram[5]:      7283      6046      1632      7562      8087      8299         0         0         0       996       956         0         0         0         0         0 
dram[6]:      7257      7564         0      6774         0         0      1001      1772         0       973       980      1855         0         0         0         0 
dram[7]:      7318      7555      1610      8206      8977         0      4275      1233         0         0         0         0      1084      5963         0         0 
dram[8]:         0      6215      7942      7996      8201       982      3795      4605         0         0      1382         0         0         0      5304         0 
dram[9]:      7474      7311         0      8248      2114      1244         0      1201      1180         0       989         0         0         0      1064         0 
dram[10]:      5921      7092      1111      8227      9399      8197      4721      5722       976      3229       982      1342      3966         0      1040      5848 
dram[11]:      6426      7633      7030      8634      1181      6803         0      2790       971         0      1611         0      3266         0         0      6032 
average row accesses per activate:
dram[0]:  2.200000  3.000000  1.600000      -nan  1.000000  1.333333  4.000000       inf  5.000000  2.000000      -nan       inf  3.000000  1.500000       inf  3.000000 
dram[1]:  3.333333  2.000000  2.000000      -nan  5.000000  1.000000  1.000000       inf       inf  2.000000       inf       inf  3.000000       inf  2.000000      -nan 
dram[2]:  2.333333  3.000000  3.000000  4.000000  2.000000      -nan  3.000000  1.000000  2.500000       inf       inf  2.000000       inf  1.500000       inf  3.000000 
dram[3]:  2.000000  3.000000      -nan  1.000000  1.750000       inf      -nan      -nan  2.000000  1.666667  1.000000  2.000000  1.000000  3.000000  1.000000  2.000000 
dram[4]:  4.000000  1.666667  1.500000  3.000000  3.000000      -nan  5.000000  3.000000  3.000000      -nan      -nan  1.000000  1.000000  1.500000  1.500000  2.000000 
dram[5]:  1.000000  2.000000  3.000000  2.000000  1.500000  1.500000       inf       inf       inf  1.000000  1.000000       inf       inf       inf       inf      -nan 
dram[6]:  2.000000  2.000000      -nan  2.500000       inf      -nan  1.666667  1.666667      -nan  2.000000  1.000000  1.000000       inf      -nan       inf       inf 
dram[7]:  5.000000  4.000000  4.000000  5.000000  3.000000       inf  1.000000  3.000000       inf       inf      -nan       inf  1.000000  2.000000       inf       inf 
dram[8]:       inf  2.000000  1.333333  1.000000  1.333333  3.000000  1.666667  1.666667       inf       inf  1.000000       inf      -nan       inf  1.500000       inf 
dram[9]:  3.000000  3.000000       inf  4.000000  1.200000  2.000000      -nan  1.250000  2.000000       inf  1.333333       inf       inf       inf  3.000000       inf 
dram[10]:  2.500000  4.000000  4.000000  6.000000  2.000000  2.333333  2.250000  3.000000  2.000000  1.666667  2.000000  1.000000  2.000000       inf  1.000000  2.000000 
dram[11]:  1.000000  3.000000  2.333333  3.000000  3.000000  1.000000      -nan  1.666667  3.000000       inf  1.250000       inf  2.000000       inf       inf  1.500000 
average row locality = 558/242 = 2.305785
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        11         6         8         0         4         8         4         1         5         2         0         1         3         3         1         6 
dram[1]:        10         6         8         0         5         3         1         1         1         2         2         3         3         1         2         0 
dram[2]:         7         9         3         4         2         0         3         1         5         1         1         2         3         3         1         6 
dram[3]:         2         3         0         2         7         3         0         0         2         5         2         6         1         6         1         4 
dram[4]:         4         5         3         3         3         0         5         3         3         0         0         1         1         3         3         4 
dram[5]:         1         6         3         6         3         3         1         4         2         1         3         2         1         1         1         0 
dram[6]:         2         2         0         5         1         0         5         5         0         2         1         5         2         0         1         2 
dram[7]:         5         4         4         5         3         1         1         3         1         1         0         1         2         4         1         1 
dram[8]:         2         4         4         3         4         3         5         5         1         4         3         1         0         2         3         2 
dram[9]:         3         3         1         4         6         2         0         5         2         1         4         4         2         3         3         1 
dram[10]:         5         4         4         6         2         7         9         3         2         5         2         1         4         3         1         4 
dram[11]:         4         3         7         3         6         1         0         5         3         3         5         1         4         1         2         3 
total dram reads = 558
min_bank_accesses = 0!
chip skew: 63/33 = 1.91
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2022      2013      2832    none        5218      3268     13905     53930     66566     31590    none       34978      7570      7133      8010      3022
dram[1]:       2577      1517      2860    none        7463      9473     51686     53338     57417     30004     17818     15026      6640     19818      4063    none  
dram[2]:       1258      1080      2707      4003     11108    none       18990     50638     12428     58723     39968     18813      7865      7169      9918      2886
dram[3]:       4130      2985    none        4003      5064      7848    none      none       28955     12319     17694      7181     18605      4532      5156      2058
dram[4]:       3551      2815      3573      3207      7303    none       12544     19415     19192    none      none       33681     14378      5157      3840      2538
dram[5]:       7194      2255      4649      2982      7180      7422     54811     16279     31916     55620      9236     16499     18700     17003      6515    none  
dram[6]:       6791      6384    none        3492     21921    none       11281     11710    none       28321     29120      8732      9658    none        9234      4675
dram[7]:       2894      2603      3108      3820      8951     21530     46528     16978     57968     56198    none       35377     12157      6125      9916      6379
dram[8]:       7056      2200      2611      3075      7341      8031     11750     12716     55976     16258     12846     31900    none       11971      3251      4742
dram[9]:       5474      4475      5567      4644      4287     12442    none       11193     30165     63616     10763     10298      9951      7263      2201      5563
dram[10]:       3252      4132      1651      3382     16823      4740      6510     18625     30863     13103     13701     31367      5164      6803      3794      2500
dram[11]:       3223      3795      1987      4429      4296     21853    none       10853     19131     21507      7670     29491      5577     18682      2838      2888
maximum mf latency per bank:
dram[0]:        274       267       268       137       267       269       274       301       341       329       337       329       274       289       258       268
dram[1]:        270       267       267       137       266       275       260       264       334       341       320       318       280       280       258       136
dram[2]:        267       267       267       269       258       214       287       278       282       259       258       258       283       306       258       266
dram[3]:        258       268       137       267       268       258       269       251       273       284       266       267       316       321       259       267
dram[4]:        257       266       266       266       331       327       267       306       261       266       302       287       258       267       267       267
dram[5]:        258       268       258       267       302       267       304       284       302       319       277       277       258       258       258       137
dram[6]:        267       267       136       267       258       221       283       283       275       270       258       267       258       220       258       258
dram[7]:        267       267       258       266       267       258       322       323       265       286       247       273       266       268       258       258
dram[8]:        258       268       271       269       268       267       277       268       337       334       285       277       269       295       267       257
dram[9]:        267       268       258       267       270       267       230       267       305       283       270       299       259       258       258       258
dram[10]:        267       267       267       267       270       267       268       267       287       272       304       306       267       258       258       267
dram[11]:        267       267       267       266       268       275       235       267       271       269       325       325       267       257       258       267
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85918 n_act=38 n_pre=24 n_ref_event=94363668859552 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001464
n_activity=2326 dram_eff=0.05417
bk0: 11a 85880i bk1: 6a 85986i bk2: 8a 85854i bk3: 0a 86037i bk4: 4a 85924i bk5: 8a 85828i bk6: 4a 85985i bk7: 1a 86020i bk8: 5a 85992i bk9: 2a 85975i bk10: 0a 86044i bk11: 1a 86029i bk12: 3a 86030i bk13: 3a 85998i bk14: 1a 86028i bk15: 6a 85995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.523810
Row_Buffer_Locality_read = 0.523810
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049859
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.001464 
total_CMD = 86043 
util_bw = 126 
Wasted_Col = 608 
Wasted_Row = 378 
Idle = 84931 

BW Util Bottlenecks: 
RCDc_limit = 604 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85918 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 24 
n_ref = 94363668859552 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 62 
issued_total_col = 63 
Row_Bus_Util =  0.000721 
CoL_Bus_Util = 0.000732 
Either_Row_CoL_Bus_Util = 0.001453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0024174
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85957 n_act=26 n_pre=12 n_ref_event=94363669719184 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001116
n_activity=1534 dram_eff=0.06258
bk0: 10a 85943i bk1: 6a 85952i bk2: 8a 85924i bk3: 0a 86036i bk4: 5a 85991i bk5: 3a 85959i bk6: 1a 86023i bk7: 1a 86027i bk8: 1a 86030i bk9: 2a 85995i bk10: 2a 86028i bk11: 3a 86025i bk12: 3a 85996i bk13: 1a 86024i bk14: 2a 86026i bk15: 0a 86045i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.625000
Row_Buffer_Locality_read = 0.625000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107544
Bank_Level_Parallism_Col = 1.035714
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035714 

BW Util details:
bwutil = 0.001116 
total_CMD = 86043 
util_bw = 96 
Wasted_Col = 414 
Wasted_Row = 150 
Idle = 85383 

BW Util Bottlenecks: 
RCDc_limit = 412 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85957 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 12 
n_ref = 94363669719184 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 38 
issued_total_col = 48 
Row_Bus_Util =  0.000442 
CoL_Bus_Util = 0.000558 
Either_Row_CoL_Bus_Util = 0.001000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00167358
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85953 n_act=27 n_pre=12 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001185
n_activity=1670 dram_eff=0.06108
bk0: 7a 85950i bk1: 9a 85951i bk2: 3a 85990i bk3: 4a 85990i bk4: 2a 86025i bk5: 0a 86044i bk6: 3a 85998i bk7: 1a 86027i bk8: 5a 85939i bk9: 1a 86025i bk10: 1a 86026i bk11: 2a 86025i bk12: 3a 86026i bk13: 3a 85993i bk14: 1a 86025i bk15: 6a 85962i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.647059
Row_Buffer_Locality_read = 0.647059
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024217
Bank_Level_Parallism_Col = 1.004184
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004184 

BW Util details:
bwutil = 0.001185 
total_CMD = 86043 
util_bw = 102 
Wasted_Col = 444 
Wasted_Row = 197 
Idle = 85300 

BW Util Bottlenecks: 
RCDc_limit = 430 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85953 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 27 
n_pre = 12 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 39 
issued_total_col = 51 
Row_Bus_Util =  0.000453 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.001046 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00184791
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85956 n_act=28 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=1772 dram_eff=0.04966
bk0: 2a 86023i bk1: 3a 85990i bk2: 0a 86044i bk3: 2a 85997i bk4: 7a 85927i bk5: 3a 86026i bk6: 0a 86044i bk7: 0a 86046i bk8: 2a 85998i bk9: 5a 85932i bk10: 2a 85990i bk11: 6a 85928i bk12: 1a 86022i bk13: 6a 85989i bk14: 1a 86022i bk15: 4a 85991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.477273
Row_Buffer_Locality_read = 0.477273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.004274
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.004274 

BW Util details:
bwutil = 0.001023 
total_CMD = 86043 
util_bw = 88 
Wasted_Col = 448 
Wasted_Row = 224 
Idle = 85283 

BW Util Bottlenecks: 
RCDc_limit = 446 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85956 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 28 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 43 
issued_total_col = 44 
Row_Bus_Util =  0.000500 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.001011 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000534616
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85968 n_act=24 n_pre=11 n_ref_event=0 n_req=41 n_rd=41 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000953
n_activity=1403 dram_eff=0.05845
bk0: 4a 86020i bk1: 5a 85962i bk2: 3a 85989i bk3: 3a 85985i bk4: 3a 85991i bk5: 0a 86042i bk6: 5a 85995i bk7: 3a 85993i bk8: 3a 86024i bk9: 0a 86041i bk10: 0a 86044i bk11: 1a 86028i bk12: 1a 86027i bk13: 3a 85997i bk14: 3a 85995i bk15: 4a 85961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536585
Row_Buffer_Locality_read = 0.536585
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.077058
Bank_Level_Parallism_Col = 1.051546
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051546 

BW Util details:
bwutil = 0.000953 
total_CMD = 86043 
util_bw = 82 
Wasted_Col = 364 
Wasted_Row = 161 
Idle = 85436 

BW Util Bottlenecks: 
RCDc_limit = 376 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85968 
Read = 41 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 11 
n_ref = 0 
n_req = 41 
total_req = 41 

Dual Bus Interface Util: 
issued_total_row = 35 
issued_total_col = 41 
Row_Bus_Util =  0.000407 
CoL_Bus_Util = 0.000477 
Either_Row_CoL_Bus_Util = 0.000872 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.013333 
queue_avg = 0.000174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000174331
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85968 n_act=26 n_pre=11 n_ref_event=0 n_req=38 n_rd=38 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008833
n_activity=1624 dram_eff=0.0468
bk0: 1a 86033i bk1: 6a 85934i bk2: 3a 86024i bk3: 6a 85930i bk4: 3a 85988i bk5: 3a 85957i bk6: 1a 86021i bk7: 4a 86025i bk8: 2a 86025i bk9: 1a 86024i bk10: 3a 85960i bk11: 2a 86024i bk12: 1a 86024i bk13: 1a 86026i bk14: 1a 86029i bk15: 0a 86047i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.578947
Row_Buffer_Locality_read = 0.578947
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.003185
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.000883 
total_CMD = 86043 
util_bw = 76 
Wasted_Col = 416 
Wasted_Row = 172 
Idle = 85379 

BW Util Bottlenecks: 
RCDc_limit = 416 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85968 
Read = 38 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 26 
n_pre = 11 
n_ref = 0 
n_req = 38 
total_req = 38 

Dual Bus Interface Util: 
issued_total_row = 37 
issued_total_col = 38 
Row_Bus_Util =  0.000430 
CoL_Bus_Util = 0.000442 
Either_Row_CoL_Bus_Util = 0.000872 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85974 n_act=24 n_pre=12 n_ref_event=4568229571824690154 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007671
n_activity=1459 dram_eff=0.04524
bk0: 2a 85994i bk1: 2a 85995i bk2: 0a 86044i bk3: 5a 85998i bk4: 1a 86028i bk5: 0a 86045i bk6: 5a 85964i bk7: 5a 85926i bk8: 0a 86039i bk9: 2a 86027i bk10: 1a 86026i bk11: 5a 85896i bk12: 2a 86020i bk13: 0a 86039i bk14: 1a 86023i bk15: 2a 86027i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.484848
Row_Buffer_Locality_read = 0.484848
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.008278
Bank_Level_Parallism_Col = 1.010283
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010283 

BW Util details:
bwutil = 0.000767 
total_CMD = 86043 
util_bw = 66 
Wasted_Col = 378 
Wasted_Row = 192 
Idle = 85407 

BW Util Bottlenecks: 
RCDc_limit = 382 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85974 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 12 
n_ref = 4568229571824690154 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 36 
issued_total_col = 33 
Row_Bus_Util =  0.000418 
CoL_Bus_Util = 0.000384 
Either_Row_CoL_Bus_Util = 0.000802 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85977 n_act=22 n_pre=7 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00086
n_activity=1355 dram_eff=0.05461
bk0: 5a 85994i bk1: 4a 85994i bk2: 4a 86024i bk3: 5a 85992i bk4: 3a 85991i bk5: 1a 86023i bk6: 1a 86023i bk7: 3a 85991i bk8: 1a 86020i bk9: 1a 86027i bk10: 0a 86044i bk11: 1a 86030i bk12: 2a 85997i bk13: 4a 85992i bk14: 1a 86026i bk15: 1a 86026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702703
Row_Buffer_Locality_read = 0.702703
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030120
Bank_Level_Parallism_Col = 1.021918
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021918 

BW Util details:
bwutil = 0.000860 
total_CMD = 86043 
util_bw = 74 
Wasted_Col = 346 
Wasted_Row = 112 
Idle = 85511 

BW Util Bottlenecks: 
RCDc_limit = 350 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85977 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 22 
n_pre = 7 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 29 
issued_total_col = 37 
Row_Bus_Util =  0.000337 
CoL_Bus_Util = 0.000430 
Either_Row_CoL_Bus_Util = 0.000767 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00072057
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85948 n_act=32 n_pre=17 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001069
n_activity=1810 dram_eff=0.05083
bk0: 2a 86031i bk1: 4a 85968i bk2: 4a 85924i bk3: 3a 85962i bk4: 4a 85959i bk5: 3a 85990i bk6: 5a 85957i bk7: 5a 85955i bk8: 1a 86020i bk9: 4a 86024i bk10: 3a 85938i bk11: 1a 86021i bk12: 0a 86043i bk13: 2a 86029i bk14: 3a 85996i bk15: 2a 86028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064436
Bank_Level_Parallism_Col = 1.033203
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.001069 
total_CMD = 86043 
util_bw = 92 
Wasted_Col = 490 
Wasted_Row = 263 
Idle = 85198 

BW Util Bottlenecks: 
RCDc_limit = 502 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85948 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 32 
n_pre = 17 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 49 
issued_total_col = 46 
Row_Bus_Util =  0.000569 
CoL_Bus_Util = 0.000535 
Either_Row_CoL_Bus_Util = 0.001104 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000523 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000522994
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85954 n_act=30 n_pre=15 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001023
n_activity=1624 dram_eff=0.05419
bk0: 3a 85989i bk1: 3a 85996i bk2: 1a 86026i bk3: 4a 85997i bk4: 6a 85888i bk5: 2a 85985i bk6: 0a 86042i bk7: 5a 85931i bk8: 2a 85992i bk9: 1a 86023i bk10: 4a 85929i bk11: 4a 86020i bk12: 2a 86023i bk13: 3a 86026i bk14: 3a 86025i bk15: 1a 86028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.590909
Row_Buffer_Locality_read = 0.590909
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.143687
Bank_Level_Parallism_Col = 1.080435
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080435 

BW Util details:
bwutil = 0.001023 
total_CMD = 86043 
util_bw = 88 
Wasted_Col = 435 
Wasted_Row = 202 
Idle = 85318 

BW Util Bottlenecks: 
RCDc_limit = 470 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85954 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 30 
n_pre = 15 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 45 
issued_total_col = 44 
Row_Bus_Util =  0.000523 
CoL_Bus_Util = 0.000511 
Either_Row_CoL_Bus_Util = 0.001034 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000139 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000139465
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85925 n_act=36 n_pre=20 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001441
n_activity=1880 dram_eff=0.06596
bk0: 5a 85956i bk1: 4a 85995i bk2: 4a 85991i bk3: 6a 85995i bk4: 2a 85991i bk5: 7a 85932i bk6: 9a 85890i bk7: 3a 85988i bk8: 2a 85989i bk9: 5a 85924i bk10: 2a 86021i bk11: 1a 86024i bk12: 4a 85992i bk13: 3a 86024i bk14: 1a 86026i bk15: 4a 85995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.596774
Row_Buffer_Locality_read = 0.596774
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.190591
Bank_Level_Parallism_Col = 1.103825
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103825 

BW Util details:
bwutil = 0.001441 
total_CMD = 86043 
util_bw = 124 
Wasted_Col = 506 
Wasted_Row = 251 
Idle = 85162 

BW Util Bottlenecks: 
RCDc_limit = 556 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85925 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 36 
n_pre = 20 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 56 
issued_total_col = 62 
Row_Bus_Util =  0.000651 
CoL_Bus_Util = 0.000721 
Either_Row_CoL_Bus_Util = 0.001371 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=86043 n_nop=85942 n_act=33 n_pre=18 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001185
n_activity=1957 dram_eff=0.05212
bk0: 4a 85931i bk1: 3a 85996i bk2: 7a 85932i bk3: 3a 85993i bk4: 6a 85991i bk5: 1a 86022i bk6: 0a 86043i bk7: 5a 85928i bk8: 3a 85987i bk9: 3a 86021i bk10: 5a 85929i bk11: 1a 86024i bk12: 4a 85994i bk13: 1a 86024i bk14: 2a 86027i bk15: 3a 85995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529412
Row_Buffer_Locality_read = 0.529412
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073620
Bank_Level_Parallism_Col = 1.039773
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039773 

BW Util details:
bwutil = 0.001185 
total_CMD = 86043 
util_bw = 102 
Wasted_Col = 504 
Wasted_Row = 256 
Idle = 85181 

BW Util Bottlenecks: 
RCDc_limit = 518 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 86043 
n_nop = 85942 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 33 
n_pre = 18 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 51 
issued_total_col = 51 
Row_Bus_Util =  0.000593 
CoL_Bus_Util = 0.000593 
Either_Row_CoL_Bus_Util = 0.001174 
Issued_on_Two_Bus_Simul_Util = 0.000012 
issued_two_Eff = 0.009901 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3224, Miss = 36, Miss_rate = 0.011, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 1677, Miss = 27, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 1824, Miss = 32, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1601, Miss = 16, Miss_rate = 0.010, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 1672, Miss = 25, Miss_rate = 0.015, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 1675, Miss = 26, Miss_rate = 0.016, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 1499, Miss = 15, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1564, Miss = 29, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1554, Miss = 22, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 1472, Miss = 19, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1479, Miss = 15, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1592, Miss = 23, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1462, Miss = 12, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1635, Miss = 21, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1560, Miss = 17, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1556, Miss = 20, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1602, Miss = 22, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1639, Miss = 24, Miss_rate = 0.015, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1563, Miss = 21, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1692, Miss = 23, Miss_rate = 0.014, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1586, Miss = 29, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1759, Miss = 33, Miss_rate = 0.019, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1548, Miss = 31, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1539, Miss = 20, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 39974
L2_total_cache_misses = 558
L2_total_cache_miss_rate = 0.0140
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28277
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 455
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 10801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28809
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.034
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=39974
icnt_total_pkts_simt_to_mem=39708
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 28.5173
	minimum = 5
	maximum = 210
Network latency average = 28.5173
	minimum = 5
	maximum = 210
Slowest packet = 68949
Flit latency average = 28.5173
	minimum = 5
	maximum = 210
Slowest flit = 68949
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.184847
	minimum = 0.113227 (at node 22)
	maximum = 0.729799 (at node 14)
Accepted packet rate average = 0.184847
	minimum = 0.113227 (at node 22)
	maximum = 0.729799 (at node 14)
Injected flit rate average = 0.184847
	minimum = 0.113227 (at node 22)
	maximum = 0.729799 (at node 14)
Accepted flit rate average= 0.184847
	minimum = 0.113227 (at node 22)
	maximum = 0.729799 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.06495 (8 samples)
	minimum = 5 (8 samples)
	maximum = 36.875 (8 samples)
Network latency average = 8.06493 (8 samples)
	minimum = 5 (8 samples)
	maximum = 36.875 (8 samples)
Flit latency average = 8.06493 (8 samples)
	minimum = 5 (8 samples)
	maximum = 36.875 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0708464 (8 samples)
	minimum = 0.0471846 (8 samples)
	maximum = 0.180125 (8 samples)
Accepted packet rate average = 0.0708464 (8 samples)
	minimum = 0.0471846 (8 samples)
	maximum = 0.180899 (8 samples)
Injected flit rate average = 0.0708464 (8 samples)
	minimum = 0.0471846 (8 samples)
	maximum = 0.180125 (8 samples)
Accepted flit rate average = 0.0708464 (8 samples)
	minimum = 0.0471846 (8 samples)
	maximum = 0.180899 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 594549 (inst/sec)
gpgpu_simulation_rate = 2997 (cycle/sec)
gpgpu_silicon_slowdown = 279279x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 25735
gpu_sim_insn = 1510919
gpu_ipc =      58.7107
gpu_tot_sim_cycle = 73689
gpu_tot_sim_insn = 11023707
gpu_tot_ipc =     149.5977
gpu_tot_issued_cta = 1152
gpu_occupancy = 35.3514% 
gpu_tot_occupancy = 32.8796% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2586
partiton_level_parallism_total  =       1.6769
partiton_level_parallism_util =       4.1041
partiton_level_parallism_util_total  =       3.1448
L2_BW  =      87.2772 GB/Sec
L2_BW_total  =      45.0100 GB/Sec
gpu_total_sim_rate=459321

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 336321
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0100
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0080
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 111744
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 332941
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336321

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1152, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
847, 857, 961, 1062, 925, 634, 796, 871, 1040, 664, 837, 804, 985, 655, 746, 1155, 692, 873, 716, 940, 1125, 869, 1069, 659, 1044, 749, 995, 1015, 1153, 723, 705, 985, 444, 1218, 997, 895, 935, 805, 685, 671, 432, 603, 603, 572, 838, 445, 840, 657, 685, 624, 807, 680, 788, 796, 669, 444, 648, 922, 548, 971, 626, 445, 432, 613, 
gpgpu_n_tot_thrd_icount = 20075008
gpgpu_n_tot_w_icount = 627344
gpgpu_n_stall_shd_mem = 23346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 90174
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:279451	W0_Idle:617157	W0_Scoreboard:1720250	W1:205866	W2:54474	W3:11704	W4:2319	W5:641	W6:84	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
single_issue_nums: WS0:115655	WS1:119096	WS2:116939	WS3:117058	
dual_issue_nums: WS0:19696	WS1:19968	WS2:19722	WS3:19912	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 721392 {8:90174,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3606960 {40:90174,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 341 
max_icnt2mem_latency = 212 
maxmrqlatency = 56 
max_icnt2sh_latency = 24 
averagemflatency = 142 
avg_icnt2mem_latency = 10 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:3274 	28 	49 	104 	159 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	121516 	1981 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	86406 	30602 	2402 	1560 	2199 	398 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	115735 	7649 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	147 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         5         5         7         5         5         7         3         4         3         2         7        11         1         2 
dram[1]:         9         4         8         5         8         4         5         6         7         2         8         5         5         8         2         3 
dram[2]:         5         7         6         8         9        10         4         8         4         2         5         4         4         4         6         3 
dram[3]:         4         7         6        11         5         8        10         6         4         4         2         5         7         4         6         4 
dram[4]:         6         6        15         6         4         6         4         4         4         6         4         4         4         9         2         2 
dram[5]:         7         6         6        10         7        12         6        10         6         4         9         5         4         3         2         3 
dram[6]:         4         6        10         8         9         9         9         4         2         6         5         6         2         4         4         4 
dram[7]:        13         9         9         9        12         6         6         7         3         5         7        13         2         9         2         3 
dram[8]:         9         5         5         5         8         8         4         4         5         6         4         7         2         6         3         3 
dram[9]:         6         3         7         8         9        10         8         6         5         2         3         4         2         3         5         2 
dram[10]:         5         8         5         4         6         9         3         7         5         5         2         7         5         7         3         4 
dram[11]:         6         6         4         6         8         7         9         6         6         7         5         3         3         2         5         2 
maximum service time to same row:
dram[0]:      8696      8269      7569      6386     14507      7731      3774      1101      1847      3375      4306      5397      4420      7227      5195      4724 
dram[1]:      7205      7398      6610      5568      9340      8630      9594      7012      5711      2138      2695      3137      5385      6960      7752      4642 
dram[2]:      8445      6149     10054      8217      9397      7779      2990      4676      3885      6165      4242      6113      4643      8832      7817      5251 
dram[3]:      7117      8684     10126      8951      7533     14406      1927      2507      5629      4900      2907      3388      8365      5586      4038      5433 
dram[4]:      7028      8697      7662      8610      1284     11690      1030      2839      1884      7622      3489      6005      7153      6879      6345      5182 
dram[5]:      7283      6046      6265     10817      9649      8299       970      4689      3425      5192      5804      3252      7240      4884      4114      7051 
dram[6]:      7257      8761      6308      6774      2998      7751      4118      2564      3770      2277      4131      4724      3704      7255      4649      5710 
dram[7]:      8697      7555      6440      8206      8977      7725      4275      1730      2542      3618      6061      5740      3430      5963      5271      7622 
dram[8]:      8729      9031      7942      7996      8201     14435      7153      4605      2278      5367      3252      3396      6787      5084      5304      7848 
dram[9]:      7474      8934      6382      8248     14379     13103      6872      2031      2711      4047      3037      3649      2926      6904      6484      5766 
dram[10]:      9083      8883      6490      8227     15107      8197      4721      9606      4793      3336      4368      5536      7440      3095      5287      6738 
dram[11]:      8796      7939      9183      8634     14876     14389      6873      2790      3820      4251      3608      3126      4057      6000      7879      6032 
average row accesses per activate:
dram[0]:  4.500000  2.857143  2.333333  6.333333  2.333333  2.200000  2.428571 11.000000  2.833333  2.000000  3.000000  4.000000  4.000000  5.000000  2.600000  5.000000 
dram[1]:  3.100000  2.250000  3.700000  4.666667  4.000000  1.714286  1.750000  5.000000  8.000000  1.444444  2.571429  6.000000  3.200000  4.000000  3.000000  3.200000 
dram[2]:  3.333333  4.000000  5.750000  5.000000  2.571429  7.000000  2.000000  2.625000  1.888889  2.333333  2.600000  4.666667  4.250000  1.666667  2.833333  2.428571 
dram[3]:  2.444444  5.250000 10.500000  3.375000  2.333333  8.500000  3.500000  2.666667  2.666667  1.900000  1.857143  2.428571  4.666667  2.428571  3.571429  1.750000 
dram[4]:  3.142857  4.833333  6.000000  4.600000  4.333333  2.600000  3.285714  2.375000  1.818182  3.000000  3.200000  4.666667  5.500000  2.714286  2.200000  2.600000 
dram[5]:  4.000000  2.181818  3.400000  4.833333  3.500000  3.250000  5.666667  3.333333  3.400000  2.375000  4.000000  3.428571  4.000000  2.000000  5.000000  4.250000 
dram[6]:  2.000000  6.000000  6.333333  2.900000  3.500000  3.571429  2.222222  1.846154  2.000000  2.500000  2.750000  1.750000  2.400000  6.000000  3.666667  2.571429 
dram[7]:  6.250000  3.250000  6.600000  5.000000  5.200000  4.166667  2.444444  3.666667  2.333333  2.571429  4.000000  5.000000  2.000000  2.625000  3.500000  3.666667 
dram[8]:  8.500000  3.600000  2.636364  1.750000  2.692308  5.000000  2.333333  1.800000  2.000000  4.000000  2.666667  2.500000  4.333333  5.500000  2.857143  2.800000 
dram[9]:  2.555556  3.500000  7.000000  5.800000  2.888889  4.833333  4.333333  2.000000  2.000000  2.166667  2.000000  3.000000  3.166667  7.333333  3.000000  2.166667 
dram[10]:  3.400000  6.750000  3.800000  4.200000  4.000000  3.428571  1.888889  3.333333  2.200000  2.666667  3.600000  2.500000  3.750000  2.857143  3.333333  2.166667 
dram[11]:  3.000000  3.666667  2.857143  4.200000  3.800000  4.750000  3.750000  4.200000  4.000000  2.222222  2.300000  2.333333  3.000000  3.000000  5.333333  2.285714 
average row locality = 3623/1158 = 3.128670
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        20        21        19        14        22        17        11        17        18        12        16        16        20        13        10 
dram[1]:        31        18        37        14        20        12        14        10        16        13        18        18        16        16        12        16 
dram[2]:        20        28        23        25        18        21        20        21        17         7        13        14        17        10        17        17 
dram[3]:        22        21        21        27        21        17        21        16        16        19        13        17        14        17        25        14 
dram[4]:        22        29        24        23        13        13        23        19        20        21        16        14        11        19        11        13 
dram[5]:        20        24        17        29        21        26        17        20        17        19        20        24         8         6        15        17 
dram[6]:        22        24        19        29        28        25        20        24        12        15        22        21        12        12        22        18 
dram[7]:        25        26        33        30        26        25        22        11        14        18        12        20        16        21        14        11 
dram[8]:        17        18        29        21        35        20        21        18        20        16        24        20        13        22        20        14 
dram[9]:        23        14        28        29        26        29        13        26        18        13        16        12        19        22        12        13 
dram[10]:        17        27        19        21        12        24        17        20        11        24        18        15        15        20        20        13 
dram[11]:        21        22        20        21        19        19        15        21        20        20        23        14        18        12        16        16 
total dram reads = 3623
bank skew: 37/6 = 6.17
chip skew: 328/281 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2580      3089      3098      3386      4727      3849      6581     10289     23405      7702      8452      7235      5477      4927      3721      4910
dram[1]:       2899      2864      2846      4190      4965      5824      7867     10970      8184      9562      6244      6937      5354      5703      4038      3155
dram[2]:       2750      2590      3001      2897      4656      4507      5628      5539      7344     16359      8448      7628      5737      8137      3375      3839
dram[3]:       2861      2565      3112      2247      4256      4546      5766      6570      8619      6984      7719      6961      5710      5320      2319      2714
dram[4]:       3220      2792      3043      2997      5987      5588      5520      6055      6656      6236      6640      7825      7054      4677      5131      3928
dram[5]:       3077      2850      3912      3035      3861      3662      6834      6493      7688      6429      5105      4590      8832     11537      3989      3561
dram[6]:       3205      3461      3715      2632      3399      3670      5882      5022      9903      8093      4847      5689      6663      7207      3324      3150
dram[7]:       2530      2791      2715      2885      4052      3197      4933      9479      8509      7005      8785      6096      6057      4807      3667      4042
dram[8]:       4485      3186      2659      3393      2714      4285      5336      6380      6593      8087      4730      4990      7019      4322      2804      3492
dram[9]:       3435      4874      2840      2874      3600      3095      7928      4841      6999      9797      7178      8741      4895      4805      3654      3472
dram[10]:       3660      3048      3053      3550      6977      3911      6436      5779     11233      5640      6945      6672      5954      4587      3055      4638
dram[11]:       3407      3142      3091      3840      4309      3922      7307      5319      6363      6765      4950      6987      4693      7183      3744      3583
maximum mf latency per bank:
dram[0]:        274       269       269       270       268       269       285       301       341       329       337       329       274       289       268       268
dram[1]:        270       271       270       267       270       275       294       268       334       341       320       318       280       280       269       268
dram[2]:        271       272       272       269       272       269       304       296       282       270       269       267       283       306       269       280
dram[3]:        269       270       270       273       269       268       292       273       292       284       270       273       316       321       283       270
dram[4]:        270       268       271       269       331       327       290       306       307       302       302       287       272       268       267       270
dram[5]:        271       273       271       273       302       270       304       284       302       319       277       297       267       269       270       288
dram[6]:        270       273       268       269       271       270       283       286       279       270       271       268       269       267       291       268
dram[7]:        274       275       277       269       267       273       322       323       282       286       267       275       276       268       275       268
dram[8]:        267       268       271       270       274       268       306       281       337       334       285       277       269       295       287       271
dram[9]:        272       268       271       270       273       273       267       298       308       283       270       299       277       268       267       282
dram[10]:        270       275       270       269       270       268       271       299       287       272       304       306       267       270       279       274
dram[11]:        270       277       274       270       271       277       291       269       271       274       325       325       269       270       271       292
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131761 n_act=98 n_pre=82 n_ref_event=94363668859552 n_req=282 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004266
n_activity=6421 dram_eff=0.08784
bk0: 36a 131944i bk1: 20a 131999i bk2: 21a 131894i bk3: 19a 132092i bk4: 14a 132033i bk5: 22a 131877i bk6: 17a 131947i bk7: 11a 132163i bk8: 17a 131979i bk9: 18a 131858i bk10: 12a 132087i bk11: 16a 132061i bk12: 16a 132091i bk13: 20a 132102i bk14: 13a 132043i bk15: 10a 132171i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684397
Row_Buffer_Locality_read = 0.684397
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199089
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.010601
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004266 
total_CMD = 132223 
util_bw = 564 
Wasted_Col = 1466 
Wasted_Row = 1022 
Idle = 129171 

BW Util Bottlenecks: 
RCDc_limit = 1491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131761 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 82 
n_ref = 94363668859552 
n_req = 282 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 282 
Row_Bus_Util =  0.001361 
CoL_Bus_Util = 0.002133 
Either_Row_CoL_Bus_Util = 0.003494 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0051277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131756 n_act=101 n_pre=85 n_ref_event=94363669719184 n_req=281 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00425
n_activity=6268 dram_eff=0.08966
bk0: 31a 131889i bk1: 18a 131949i bk2: 37a 131887i bk3: 14a 132101i bk4: 20a 132021i bk5: 12a 131995i bk6: 14a 131944i bk7: 10a 132132i bk8: 16a 132133i bk9: 13a 131877i bk10: 18a 131964i bk11: 18a 132084i bk12: 16a 132032i bk13: 16a 132066i bk14: 12a 132102i bk15: 16a 132075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672598
Row_Buffer_Locality_read = 0.672598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219512
Bank_Level_Parallism_Col = 1.083940
Bank_Level_Parallism_Ready = 1.010638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062115 

BW Util details:
bwutil = 0.004250 
total_CMD = 132223 
util_bw = 562 
Wasted_Col = 1512 
Wasted_Row = 983 
Idle = 129166 

BW Util Bottlenecks: 
RCDc_limit = 1527 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131756 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 85 
n_ref = 94363669719184 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 281 
Row_Bus_Util =  0.001407 
CoL_Bus_Util = 0.002125 
Either_Row_CoL_Bus_Util = 0.003532 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00565711
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131747 n_act=103 n_pre=87 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004356
n_activity=6274 dram_eff=0.09181
bk0: 20a 132015i bk1: 28a 131990i bk2: 23a 132061i bk3: 25a 132033i bk4: 18a 131996i bk5: 21a 132105i bk6: 20a 131824i bk7: 21a 131921i bk8: 17a 131846i bk9: 7a 132089i bk10: 13a 132032i bk11: 14a 132131i bk12: 17a 132055i bk13: 10a 132042i bk14: 17a 132004i bk15: 17a 131959i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677083
Row_Buffer_Locality_read = 0.677083
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272411
Bank_Level_Parallism_Col = 1.104503
Bank_Level_Parallism_Ready = 1.044828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092829 

BW Util details:
bwutil = 0.004356 
total_CMD = 132223 
util_bw = 576 
Wasted_Col = 1524 
Wasted_Row = 975 
Idle = 129148 

BW Util Bottlenecks: 
RCDc_limit = 1570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131747 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 288 
Row_Bus_Util =  0.001437 
CoL_Bus_Util = 0.002178 
Either_Row_CoL_Bus_Util = 0.003600 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004202 
queue_avg = 0.004878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00487812
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131721 n_act=109 n_pre=93 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004553
n_activity=6901 dram_eff=0.08723
bk0: 22a 131923i bk1: 21a 132053i bk2: 21a 132124i bk3: 27a 131972i bk4: 21a 131928i bk5: 17a 132136i bk6: 21a 131987i bk7: 16a 131992i bk8: 16a 131964i bk9: 19a 131872i bk10: 13a 131987i bk11: 17a 131960i bk12: 14a 132128i bk13: 17a 132005i bk14: 25a 131991i bk15: 14a 131971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664452
Row_Buffer_Locality_read = 0.664452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211236
Bank_Level_Parallism_Col = 1.089324
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088266 

BW Util details:
bwutil = 0.004553 
total_CMD = 132223 
util_bw = 602 
Wasted_Col = 1618 
Wasted_Row = 1108 
Idle = 128895 

BW Util Bottlenecks: 
RCDc_limit = 1661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131721 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 301 
Row_Bus_Util =  0.001528 
CoL_Bus_Util = 0.002276 
Either_Row_CoL_Bus_Util = 0.003797 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001992 
queue_avg = 0.005687 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00568736
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131756 n_act=97 n_pre=81 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004402
n_activity=5883 dram_eff=0.09893
bk0: 22a 131993i bk1: 29a 132030i bk2: 24a 132085i bk3: 23a 132042i bk4: 13a 132088i bk5: 13a 132036i bk6: 23a 131938i bk7: 19a 131904i bk8: 20a 131809i bk9: 21a 131909i bk10: 16a 132052i bk11: 14a 132131i bk12: 11a 132167i bk13: 19a 132019i bk14: 11a 132072i bk15: 13a 132030i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690722
Row_Buffer_Locality_read = 0.690722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307576
Bank_Level_Parallism_Col = 1.120095
Bank_Level_Parallism_Ready = 1.010239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101070 

BW Util details:
bwutil = 0.004402 
total_CMD = 132223 
util_bw = 582 
Wasted_Col = 1383 
Wasted_Row = 879 
Idle = 129379 

BW Util Bottlenecks: 
RCDc_limit = 1420 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131756 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 291 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.002201 
Either_Row_CoL_Bus_Util = 0.003532 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004283 
queue_avg = 0.006217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00621677
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131748 n_act=97 n_pre=81 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004538
n_activity=6161 dram_eff=0.09739
bk0: 20a 132065i bk1: 24a 131844i bk2: 17a 132064i bk3: 29a 131999i bk4: 21a 131995i bk5: 26a 131917i bk6: 17a 132062i bk7: 20a 131996i bk8: 17a 132026i bk9: 19a 131911i bk10: 20a 132054i bk11: 24a 131946i bk12: 8a 132132i bk13: 6a 132105i bk14: 15a 132098i bk15: 17a 132106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710000
Row_Buffer_Locality_read = 0.710000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284175
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004538 
total_CMD = 132223 
util_bw = 600 
Wasted_Col = 1387 
Wasted_Row = 914 
Idle = 129322 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131748 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 300 
Row_Bus_Util =  0.001346 
CoL_Bus_Util = 0.002269 
Either_Row_CoL_Bus_Util = 0.003592 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.006316 
queue_avg = 0.004492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00449241
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131664 n_act=127 n_pre=111 n_ref_event=4568229571824690154 n_req=325 n_rd=325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004916
n_activity=7783 dram_eff=0.08352
bk0: 22a 131833i bk1: 24a 132044i bk2: 19a 132098i bk3: 29a 131911i bk4: 28a 131951i bk5: 25a 131964i bk6: 20a 131936i bk7: 24a 131724i bk8: 12a 131984i bk9: 15a 132034i bk10: 22a 131967i bk11: 21a 131827i bk12: 12a 132028i bk13: 12a 132154i bk14: 22a 132000i bk15: 18a 131971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640000
Row_Buffer_Locality_read = 0.640000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167159
Bank_Level_Parallism_Col = 1.087334
Bank_Level_Parallism_Ready = 1.027523
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075903 

BW Util details:
bwutil = 0.004916 
total_CMD = 132223 
util_bw = 650 
Wasted_Col = 1887 
Wasted_Row = 1401 
Idle = 128285 

BW Util Bottlenecks: 
RCDc_limit = 1914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131664 
Read = 325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 4568229571824690154 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 325 
Row_Bus_Util =  0.001800 
CoL_Bus_Util = 0.002458 
Either_Row_CoL_Bus_Util = 0.004228 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.007156 
queue_avg = 0.003993 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00399325
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131717 n_act=100 n_pre=84 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004901
n_activity=6188 dram_eff=0.1047
bk0: 25a 132037i bk1: 26a 131909i bk2: 33a 132027i bk3: 30a 132003i bk4: 26a 132028i bk5: 25a 131985i bk6: 22a 131889i bk7: 11a 132089i bk8: 14a 131953i bk9: 18a 131955i bk10: 12a 132128i bk11: 20a 132064i bk12: 16a 131966i bk13: 21a 131973i bk14: 14a 132055i bk15: 11a 132106i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725309
Row_Buffer_Locality_read = 0.725309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307222
Bank_Level_Parallism_Col = 1.138703
Bank_Level_Parallism_Ready = 1.039514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128076 

BW Util details:
bwutil = 0.004901 
total_CMD = 132223 
util_bw = 648 
Wasted_Col = 1450 
Wasted_Row = 904 
Idle = 129221 

BW Util Bottlenecks: 
RCDc_limit = 1488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131717 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 84 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 324 
Row_Bus_Util =  0.001392 
CoL_Bus_Util = 0.002450 
Either_Row_CoL_Bus_Util = 0.003827 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003953 
queue_avg = 0.008531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00853104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131662 n_act=125 n_pre=109 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004961
n_activity=7589 dram_eff=0.08644
bk0: 17a 132137i bk1: 18a 132053i bk2: 29a 131843i bk3: 21a 131852i bk4: 35a 131786i bk5: 20a 132072i bk6: 21a 131868i bk7: 18a 131887i bk8: 20a 131830i bk9: 16a 132045i bk10: 24a 131896i bk11: 20a 131916i bk12: 13a 132108i bk13: 22a 132057i bk14: 20a 132005i bk15: 14a 132034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646341
Row_Buffer_Locality_read = 0.646341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218490
Bank_Level_Parallism_Col = 1.088868
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078110 

BW Util details:
bwutil = 0.004961 
total_CMD = 132223 
util_bw = 656 
Wasted_Col = 1828 
Wasted_Row = 1333 
Idle = 128406 

BW Util Bottlenecks: 
RCDc_limit = 1878 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131662 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 328 
Row_Bus_Util =  0.001770 
CoL_Bus_Util = 0.002481 
Either_Row_CoL_Bus_Util = 0.004243 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.001783 
queue_avg = 0.004878 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00487812
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131705 n_act=112 n_pre=96 n_ref_event=0 n_req=313 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004734
n_activity=6849 dram_eff=0.0914
bk0: 23a 131883i bk1: 14a 132075i bk2: 28a 132058i bk3: 29a 132036i bk4: 26a 131907i bk5: 29a 131999i bk6: 13a 132096i bk7: 26a 131766i bk8: 18a 131841i bk9: 13a 131986i bk10: 16a 131932i bk11: 12a 132048i bk12: 19a 131994i bk13: 22a 132083i bk14: 12a 132107i bk15: 13a 131994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683706
Row_Buffer_Locality_read = 0.683706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264696
Bank_Level_Parallism_Col = 1.128084
Bank_Level_Parallism_Ready = 1.018987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119160 

BW Util details:
bwutil = 0.004734 
total_CMD = 132223 
util_bw = 626 
Wasted_Col = 1597 
Wasted_Row = 1138 
Idle = 128862 

BW Util Bottlenecks: 
RCDc_limit = 1675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131705 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 313 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 313 
Row_Bus_Util =  0.001573 
CoL_Bus_Util = 0.002367 
Either_Row_CoL_Bus_Util = 0.003918 
Issued_on_Two_Bus_Simul_Util = 0.000023 
issued_two_Eff = 0.005792 
queue_avg = 0.005491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00549072
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131740 n_act=103 n_pre=87 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004432
n_activity=6098 dram_eff=0.0961
bk0: 17a 132017i bk1: 27a 132035i bk2: 19a 132023i bk3: 21a 132044i bk4: 12a 132096i bk5: 24a 131974i bk6: 17a 131901i bk7: 20a 131967i bk8: 11a 132025i bk9: 24a 131887i bk10: 18a 132050i bk11: 15a 132034i bk12: 15a 132096i bk13: 20a 131974i bk14: 20a 132033i bk15: 13a 132034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686007
Row_Buffer_Locality_read = 0.686007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270848
Bank_Level_Parallism_Col = 1.126147
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115252 

BW Util details:
bwutil = 0.004432 
total_CMD = 132223 
util_bw = 586 
Wasted_Col = 1458 
Wasted_Row = 963 
Idle = 129216 

BW Util Bottlenecks: 
RCDc_limit = 1560 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131740 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 293 
Row_Bus_Util =  0.001437 
CoL_Bus_Util = 0.002216 
Either_Row_CoL_Bus_Util = 0.003653 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00481006
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=132223 n_nop=131737 n_act=103 n_pre=87 n_ref_event=0 n_req=297 n_rd=297 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004492
n_activity=6407 dram_eff=0.09271
bk0: 21a 131997i bk1: 22a 131999i bk2: 20a 131980i bk3: 21a 132038i bk4: 19a 132051i bk5: 19a 132076i bk6: 15a 132034i bk7: 21a 132034i bk8: 20a 132026i bk9: 20a 131887i bk10: 23a 131881i bk11: 14a 131996i bk12: 18a 132024i bk13: 12a 132058i bk14: 16a 132089i bk15: 16a 132006i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686869
Row_Buffer_Locality_read = 0.686869
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235557
Bank_Level_Parallism_Col = 1.101770
Bank_Level_Parallism_Ready = 1.006734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092920 

BW Util details:
bwutil = 0.004492 
total_CMD = 132223 
util_bw = 594 
Wasted_Col = 1520 
Wasted_Row = 992 
Idle = 129117 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 132223 
n_nop = 131737 
Read = 297 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 297 
total_req = 297 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 297 
Row_Bus_Util =  0.001437 
CoL_Bus_Util = 0.002246 
Either_Row_CoL_Bus_Util = 0.003676 
Issued_on_Two_Bus_Simul_Util = 0.000008 
issued_two_Eff = 0.002058 
queue_avg = 0.004818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00481762

========= L2 cache stats =========
L2_cache_bank[0]: Access = 6440, Miss = 146, Miss_rate = 0.023, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 5149, Miss = 136, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 5530, Miss = 164, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4822, Miss = 117, Miss_rate = 0.024, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 5057, Miss = 145, Miss_rate = 0.029, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 5155, Miss = 143, Miss_rate = 0.028, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 5024, Miss = 153, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4744, Miss = 148, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5083, Miss = 140, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5041, Miss = 151, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4837, Miss = 135, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5205, Miss = 165, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5151, Miss = 157, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5307, Miss = 168, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5192, Miss = 162, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5166, Miss = 162, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5271, Miss = 179, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4929, Miss = 149, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5145, Miss = 155, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5259, Miss = 158, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5027, Miss = 129, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5296, Miss = 164, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4995, Miss = 152, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5008, Miss = 145, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 123833
L2_total_cache_misses = 3623
L2_total_cache_miss_rate = 0.0293
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 86577
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 953
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 33295
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 90174
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.068
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=123833
icnt_total_pkts_simt_to_mem=123567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.53972
	minimum = 5
	maximum = 32
Network latency average = 5.53972
	minimum = 5
	maximum = 32
Slowest packet = 93448
Flit latency average = 5.53972
	minimum = 5
	maximum = 32
Slowest flit = 93448
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.171503
	minimum = 0.123567 (at node 21)
	maximum = 0.269749 (at node 1)
Accepted packet rate average = 0.171503
	minimum = 0.123567 (at node 21)
	maximum = 0.269749 (at node 1)
Injected flit rate average = 0.171503
	minimum = 0.123567 (at node 21)
	maximum = 0.269749 (at node 1)
Accepted flit rate average= 0.171503
	minimum = 0.123567 (at node 21)
	maximum = 0.269749 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 7.78437 (9 samples)
	minimum = 5 (9 samples)
	maximum = 36.3333 (9 samples)
Network latency average = 7.78436 (9 samples)
	minimum = 5 (9 samples)
	maximum = 36.3333 (9 samples)
Flit latency average = 7.78436 (9 samples)
	minimum = 5 (9 samples)
	maximum = 36.3333 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.0820305 (9 samples)
	minimum = 0.0556716 (9 samples)
	maximum = 0.190084 (9 samples)
Accepted packet rate average = 0.0820305 (9 samples)
	minimum = 0.0556716 (9 samples)
	maximum = 0.190771 (9 samples)
Injected flit rate average = 0.0820305 (9 samples)
	minimum = 0.0556716 (9 samples)
	maximum = 0.190084 (9 samples)
Accepted flit rate average = 0.0820305 (9 samples)
	minimum = 0.0556716 (9 samples)
	maximum = 0.190771 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 459321 (inst/sec)
gpgpu_simulation_rate = 3070 (cycle/sec)
gpgpu_silicon_slowdown = 272638x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 2763
gpu_sim_insn = 1211812
gpu_ipc =     438.5856
gpu_tot_sim_cycle = 76452
gpu_tot_sim_insn = 12235519
gpu_tot_ipc =     160.0418
gpu_tot_issued_cta = 1280
gpu_occupancy = 78.5060% 
gpu_tot_occupancy = 34.9329% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.6801
partiton_level_parallism_total  =       1.7493
partiton_level_parallism_util =       4.0478
partiton_level_parallism_util_total  =       3.1990
L2_BW  =      98.5667 GB/Sec
L2_BW_total  =      46.9456 GB/Sec
gpu_total_sim_rate=470596

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 366951
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121984
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 363571
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 366951

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
913, 923, 1027, 1128, 991, 700, 862, 937, 1105, 730, 903, 869, 1051, 721, 812, 1221, 758, 939, 782, 1006, 1191, 935, 1135, 725, 1110, 815, 1061, 1081, 1219, 789, 759, 1051, 510, 1284, 1063, 961, 1001, 871, 751, 737, 498, 669, 669, 638, 904, 511, 906, 723, 751, 690, 873, 746, 854, 862, 735, 510, 714, 988, 614, 1037, 692, 511, 498, 679, 
gpgpu_n_tot_thrd_icount = 21969216
gpgpu_n_tot_w_icount = 686538
gpgpu_n_stall_shd_mem = 23346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 92222
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 20294
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:309136	W0_Idle:637758	W0_Scoreboard:1768092	W1:206592	W2:56553	W3:14938	W4:6785	W5:5063	W6:3065	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
single_issue_nums: WS0:126383	WS1:129822	WS2:127650	WS3:127787	
dual_issue_nums: WS0:21734	WS1:22007	WS2:21763	WS3:21944	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 737776 {8:92222,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3688880 {40:92222,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 699 
max_icnt2mem_latency = 570 
maxmrqlatency = 56 
max_icnt2sh_latency = 24 
averagemflatency = 155 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 1 
avg_icnt2sh_latency = 7 
mrq_lat_table:3274 	28 	49 	104 	159 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	124633 	8447 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	86922 	30875 	2680 	2102 	3733 	4309 	3079 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	125869 	7683 	113 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	149 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12         6         5         5         7         5         5         7         3         4         3         2         7        11         1         2 
dram[1]:         9         4         8         5         8         4         5         6         7         2         8         5         5         8         2         3 
dram[2]:         5         7         6         8         9        10         4         8         4         2         5         4         4         4         6         3 
dram[3]:         4         7         6        11         5         8        10         6         4         4         2         5         7         4         6         4 
dram[4]:         6         6        15         6         4         6         4         4         4         6         4         4         4         9         2         2 
dram[5]:         7         6         6        10         7        12         6        10         6         4         9         5         4         3         2         3 
dram[6]:         4         6        10         8         9         9         9         4         2         6         5         6         2         4         4         4 
dram[7]:        13         9         9         9        12         6         6         7         3         5         7        13         2         9         2         3 
dram[8]:         9         5         5         5         8         8         4         4         5         6         4         7         2         6         3         3 
dram[9]:         6         3         7         8         9        10         8         6         5         2         3         4         2         3         5         2 
dram[10]:         5         8         5         4         6         9         3         7         5         5         2         7         5         7         3         4 
dram[11]:         6         6         4         6         8         7         9         6         6         7         5         3         3         2         5         2 
maximum service time to same row:
dram[0]:      8696      8269      7569      6386     14507      7731      3774      1101      1847      3375      4306      5397      4420      7227      5195      4724 
dram[1]:      7205      7398      6610      5568      9340      8630      9594      7012      5711      2138      2695      3137      5385      6960      7752      4642 
dram[2]:      8445      6149     10054      8217      9397      7779      2990      4676      3885      6165      4242      6113      4643      8832      7817      5251 
dram[3]:      7117      8684     10126      8951      7533     14406      1927      2507      5629      4900      2907      3388      8365      5586      4038      5433 
dram[4]:      7028      8697      7662      8610      1284     11690      1030      2839      1884      7622      3489      6005      7153      6879      6345      5182 
dram[5]:      7283      6046      6265     10817      9649      8299       970      4689      3425      5192      5804      3252      7240      4884      4114      7051 
dram[6]:      7257      8761      6308      6774      2998      7751      4118      2564      3770      2277      4131      4724      3704      7255      4649      5710 
dram[7]:      8697      7555      6440      8206      8977      7725      4275      1730      2542      3618      6061      5740      3430      5963      5271      7622 
dram[8]:      8729      9031      7942      7996      8201     14435      7153      4605      2278      5367      3252      3396      6787      5084      5304      7848 
dram[9]:      7474      8934      6382      8248     14379     13103      6872      2031      2711      4047      3037      3649      2926      6904      6484      5766 
dram[10]:      9083      8883      6490      8227     15107      8197      4721      9606      4793      3336      4368      5536      7440      3095      5287      6738 
dram[11]:      8796      7939      9183      8634     14876     14389      6873      2790      3820      4251      3608      3126      4057      6000      7879      6032 
average row accesses per activate:
dram[0]:  4.500000  2.857143  2.333333  6.333333  2.333333  2.200000  2.428571 11.000000  2.833333  2.000000  3.000000  4.000000  4.000000  5.000000  2.600000  5.000000 
dram[1]:  3.100000  2.250000  3.700000  4.666667  4.000000  1.714286  1.750000  5.000000  8.000000  1.444444  2.571429  6.000000  3.200000  4.000000  3.000000  3.200000 
dram[2]:  3.333333  4.000000  5.750000  5.000000  2.571429  7.000000  2.000000  2.625000  1.888889  2.333333  2.600000  4.666667  4.250000  1.666667  2.833333  2.428571 
dram[3]:  2.444444  5.250000 10.500000  3.375000  2.333333  8.500000  3.500000  2.666667  2.666667  1.900000  1.857143  2.428571  4.666667  2.428571  3.571429  1.750000 
dram[4]:  3.142857  4.833333  6.000000  4.600000  4.333333  2.600000  3.285714  2.375000  1.818182  3.000000  3.200000  4.666667  5.500000  2.714286  2.200000  2.600000 
dram[5]:  4.000000  2.181818  3.400000  4.833333  3.500000  3.250000  5.666667  3.333333  3.400000  2.375000  4.000000  3.428571  4.000000  2.000000  5.000000  4.250000 
dram[6]:  2.000000  6.000000  6.333333  2.900000  3.500000  3.571429  2.222222  1.846154  2.000000  2.500000  2.750000  1.750000  2.400000  6.000000  3.666667  2.571429 
dram[7]:  6.250000  3.250000  6.600000  5.000000  5.200000  4.166667  2.444444  3.666667  2.333333  2.571429  4.000000  5.000000  2.000000  2.625000  3.500000  3.666667 
dram[8]:  8.500000  3.600000  2.636364  1.750000  2.692308  5.000000  2.333333  1.800000  2.000000  4.000000  2.666667  2.500000  4.333333  5.500000  2.857143  2.800000 
dram[9]:  2.555556  3.500000  7.000000  5.800000  2.888889  4.833333  4.333333  2.000000  2.000000  2.166667  2.000000  3.000000  3.166667  7.333333  3.000000  2.166667 
dram[10]:  3.400000  6.750000  3.800000  4.200000  4.000000  3.428571  1.888889  3.333333  2.200000  2.666667  3.600000  2.500000  3.750000  2.857143  3.333333  2.166667 
dram[11]:  3.000000  3.666667  2.857143  4.200000  3.800000  4.750000  3.750000  4.200000  4.000000  2.222222  2.300000  2.333333  3.000000  3.000000  5.333333  2.285714 
average row locality = 3623/1158 = 3.128670
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        36        20        21        19        14        22        17        11        17        18        12        16        16        20        13        10 
dram[1]:        31        18        37        14        20        12        14        10        16        13        18        18        16        16        12        16 
dram[2]:        20        28        23        25        18        21        20        21        17         7        13        14        17        10        17        17 
dram[3]:        22        21        21        27        21        17        21        16        16        19        13        17        14        17        25        14 
dram[4]:        22        29        24        23        13        13        23        19        20        21        16        14        11        19        11        13 
dram[5]:        20        24        17        29        21        26        17        20        17        19        20        24         8         6        15        17 
dram[6]:        22        24        19        29        28        25        20        24        12        15        22        21        12        12        22        18 
dram[7]:        25        26        33        30        26        25        22        11        14        18        12        20        16        21        14        11 
dram[8]:        17        18        29        21        35        20        21        18        20        16        24        20        13        22        20        14 
dram[9]:        23        14        28        29        26        29        13        26        18        13        16        12        19        22        12        13 
dram[10]:        17        27        19        21        12        24        17        20        11        24        18        15        15        20        20        13 
dram[11]:        21        22        20        21        19        19        15        21        20        20        23        14        18        12        16        16 
total dram reads = 3623
bank skew: 37/6 = 6.17
chip skew: 328/281 = 1.17
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2580      3089      3098      3386      5111      4121      7856     12321     66441     10129     10978      9265      6575      5847      3721      4910
dram[1]:       2899      2864      2846      4190      5317      6482      9539     13411     10978     13164      8064      8735      6492      6847      4038      3155
dram[2]:       2750      2590      3001      2897      4882      4722      6530      6331      9381     21479     10523      9557      6554      9522      3375      3839
dram[3]:       2861      2565      3112      2247      4500      4899      6553      7622     10941      9012      9883      8610      6693      6121      2319      2714
dram[4]:       3220      2792      3043      2997      6420      6077      6535      7342      8689      8251      8378      9934      8369      5396      5131      3928
dram[5]:       3077      2850      3912      3035      4176      3928      8257      7701     10286      8829      6599      5894     10563     13933      3989      3561
dram[6]:       3205      3461      3715      2632      3560      3860      6835      5779     12841     10508      5850      6796      7778      8381      3324      3150
dram[7]:       2530      2791      2715      2885      4250      3400      5739     11091     11191      9165     10759      7334      6971      5538      3667      4042
dram[8]:       4485      3186      2659      3393      2877      4596      6326      7502      8675     10841      5942      6479      8121      4996      2804      3492
dram[9]:       3435      4874      2840      2874      3852      3356      9454      5625      9516     13314      9092     11368      5751      5588      3654      3472
dram[10]:       3660      3048      3053      3550      7383      4143      7491      6660     14467      7159      8357      8397      6694      5112      3055      4638
dram[11]:       3407      3142      3091      3840      4603      4242      8532      6265      8272      8709      6134      8967      5250      8096      3744      3583
maximum mf latency per bank:
dram[0]:        274       269       269       270       379       403       506       541       699       555       669       650       576       623       268       268
dram[1]:        270       271       270       267       464       475       587       595       540       543       635       610       677       687       269       268
dram[2]:        271       272       272       269       272       307       412       368       537       497       509       495       536       572       269       280
dram[3]:        269       270       270       273       342       381       440       470       490       515       530       535       589       551       283       270
dram[4]:        270       268       271       269       510       493       549       623       542       586       484       507       561       521       267       270
dram[5]:        271       273       271       273       492       498       626       678       597       590       532       532       505       517       270       288
dram[6]:        270       273       268       269       358       360       519       581       586       595       490       472       515       499       291       268
dram[7]:        274       275       277       269       351       367       552       560       590       570       495       511       496       507       275       268
dram[8]:        267       268       271       270       488       388       547       515       623       633       611       678       510       570       287       271
dram[9]:        272       268       271       270       420       449       486       508       666       613       685       695       587       599       267       282
dram[10]:        270       275       270       269       393       361       500       509       480       484       584       591       399       370       279       274
dram[11]:        270       277       274       270       350       392       498       480       521       552       596       612       444       454       271       292
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136718 n_act=98 n_pre=82 n_ref_event=94363668859552 n_req=282 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004111
n_activity=6421 dram_eff=0.08784
bk0: 36a 136901i bk1: 20a 136956i bk2: 21a 136851i bk3: 19a 137049i bk4: 14a 136990i bk5: 22a 136834i bk6: 17a 136904i bk7: 11a 137120i bk8: 17a 136936i bk9: 18a 136815i bk10: 12a 137044i bk11: 16a 137018i bk12: 16a 137048i bk13: 20a 137059i bk14: 13a 137000i bk15: 10a 137128i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684397
Row_Buffer_Locality_read = 0.684397
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.199089
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.010601
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004111 
total_CMD = 137180 
util_bw = 564 
Wasted_Col = 1466 
Wasted_Row = 1022 
Idle = 134128 

BW Util Bottlenecks: 
RCDc_limit = 1491 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 87 
rwq = 0 
CCDLc_limit_alone = 87 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136718 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 98 
n_pre = 82 
n_ref = 94363668859552 
n_req = 282 
total_req = 282 

Dual Bus Interface Util: 
issued_total_row = 180 
issued_total_col = 282 
Row_Bus_Util =  0.001312 
CoL_Bus_Util = 0.002056 
Either_Row_CoL_Bus_Util = 0.003368 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00494241
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136713 n_act=101 n_pre=85 n_ref_event=94363669719184 n_req=281 n_rd=281 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004097
n_activity=6268 dram_eff=0.08966
bk0: 31a 136846i bk1: 18a 136906i bk2: 37a 136844i bk3: 14a 137058i bk4: 20a 136978i bk5: 12a 136952i bk6: 14a 136901i bk7: 10a 137089i bk8: 16a 137090i bk9: 13a 136834i bk10: 18a 136921i bk11: 18a 137041i bk12: 16a 136989i bk13: 16a 137023i bk14: 12a 137059i bk15: 16a 137032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672598
Row_Buffer_Locality_read = 0.672598
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.219512
Bank_Level_Parallism_Col = 1.083940
Bank_Level_Parallism_Ready = 1.010638
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062115 

BW Util details:
bwutil = 0.004097 
total_CMD = 137180 
util_bw = 562 
Wasted_Col = 1512 
Wasted_Row = 983 
Idle = 134123 

BW Util Bottlenecks: 
RCDc_limit = 1527 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 111 
rwq = 0 
CCDLc_limit_alone = 111 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136713 
Read = 281 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 101 
n_pre = 85 
n_ref = 94363669719184 
n_req = 281 
total_req = 281 

Dual Bus Interface Util: 
issued_total_row = 186 
issued_total_col = 281 
Row_Bus_Util =  0.001356 
CoL_Bus_Util = 0.002048 
Either_Row_CoL_Bus_Util = 0.003404 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00545269
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136704 n_act=103 n_pre=87 n_ref_event=0 n_req=288 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004199
n_activity=6274 dram_eff=0.09181
bk0: 20a 136972i bk1: 28a 136947i bk2: 23a 137018i bk3: 25a 136990i bk4: 18a 136953i bk5: 21a 137062i bk6: 20a 136781i bk7: 21a 136878i bk8: 17a 136803i bk9: 7a 137046i bk10: 13a 136989i bk11: 14a 137088i bk12: 17a 137012i bk13: 10a 136999i bk14: 17a 136961i bk15: 17a 136916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677083
Row_Buffer_Locality_read = 0.677083
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.272411
Bank_Level_Parallism_Col = 1.104503
Bank_Level_Parallism_Ready = 1.044828
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092829 

BW Util details:
bwutil = 0.004199 
total_CMD = 137180 
util_bw = 576 
Wasted_Col = 1524 
Wasted_Row = 975 
Idle = 134105 

BW Util Bottlenecks: 
RCDc_limit = 1570 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 79 
rwq = 0 
CCDLc_limit_alone = 79 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136704 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 288 
total_req = 288 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 288 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.002099 
Either_Row_CoL_Bus_Util = 0.003470 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004202 
queue_avg = 0.004702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00470185
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136678 n_act=109 n_pre=93 n_ref_event=0 n_req=301 n_rd=301 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004388
n_activity=6901 dram_eff=0.08723
bk0: 22a 136880i bk1: 21a 137010i bk2: 21a 137081i bk3: 27a 136929i bk4: 21a 136885i bk5: 17a 137093i bk6: 21a 136944i bk7: 16a 136949i bk8: 16a 136921i bk9: 19a 136829i bk10: 13a 136944i bk11: 17a 136917i bk12: 14a 137085i bk13: 17a 136962i bk14: 25a 136948i bk15: 14a 136928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664452
Row_Buffer_Locality_read = 0.664452
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.211236
Bank_Level_Parallism_Col = 1.089324
Bank_Level_Parallism_Ready = 1.009901
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088266 

BW Util details:
bwutil = 0.004388 
total_CMD = 137180 
util_bw = 602 
Wasted_Col = 1618 
Wasted_Row = 1108 
Idle = 133852 

BW Util Bottlenecks: 
RCDc_limit = 1661 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 78 
rwq = 0 
CCDLc_limit_alone = 78 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136678 
Read = 301 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 109 
n_pre = 93 
n_ref = 0 
n_req = 301 
total_req = 301 

Dual Bus Interface Util: 
issued_total_row = 202 
issued_total_col = 301 
Row_Bus_Util =  0.001473 
CoL_Bus_Util = 0.002194 
Either_Row_CoL_Bus_Util = 0.003659 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001992 
queue_avg = 0.005482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00548185
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136713 n_act=97 n_pre=81 n_ref_event=0 n_req=291 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004243
n_activity=5883 dram_eff=0.09893
bk0: 22a 136950i bk1: 29a 136987i bk2: 24a 137042i bk3: 23a 136999i bk4: 13a 137045i bk5: 13a 136993i bk6: 23a 136895i bk7: 19a 136861i bk8: 20a 136766i bk9: 21a 136866i bk10: 16a 137009i bk11: 14a 137088i bk12: 11a 137124i bk13: 19a 136976i bk14: 11a 137029i bk15: 13a 136987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690722
Row_Buffer_Locality_read = 0.690722
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307576
Bank_Level_Parallism_Col = 1.120095
Bank_Level_Parallism_Ready = 1.010239
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.101070 

BW Util details:
bwutil = 0.004243 
total_CMD = 137180 
util_bw = 582 
Wasted_Col = 1383 
Wasted_Row = 879 
Idle = 134336 

BW Util Bottlenecks: 
RCDc_limit = 1420 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 100 
rwq = 0 
CCDLc_limit_alone = 100 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136713 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 291 
total_req = 291 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 291 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.002121 
Either_Row_CoL_Bus_Util = 0.003404 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.004283 
queue_avg = 0.005992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00599213
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136705 n_act=97 n_pre=81 n_ref_event=0 n_req=300 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004374
n_activity=6161 dram_eff=0.09739
bk0: 20a 137022i bk1: 24a 136801i bk2: 17a 137021i bk3: 29a 136956i bk4: 21a 136952i bk5: 26a 136874i bk6: 17a 137019i bk7: 20a 136953i bk8: 17a 136983i bk9: 19a 136868i bk10: 20a 137011i bk11: 24a 136903i bk12: 8a 137089i bk13: 6a 137062i bk14: 15a 137055i bk15: 17a 137063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.710000
Row_Buffer_Locality_read = 0.710000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.284175
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.023256
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.004374 
total_CMD = 137180 
util_bw = 600 
Wasted_Col = 1387 
Wasted_Row = 914 
Idle = 134279 

BW Util Bottlenecks: 
RCDc_limit = 1449 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136705 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 97 
n_pre = 81 
n_ref = 0 
n_req = 300 
total_req = 300 

Dual Bus Interface Util: 
issued_total_row = 178 
issued_total_col = 300 
Row_Bus_Util =  0.001298 
CoL_Bus_Util = 0.002187 
Either_Row_CoL_Bus_Util = 0.003463 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.006316 
queue_avg = 0.004330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00433008
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136621 n_act=127 n_pre=111 n_ref_event=4568229571824690154 n_req=325 n_rd=325 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004738
n_activity=7783 dram_eff=0.08352
bk0: 22a 136790i bk1: 24a 137001i bk2: 19a 137055i bk3: 29a 136868i bk4: 28a 136908i bk5: 25a 136921i bk6: 20a 136893i bk7: 24a 136681i bk8: 12a 136941i bk9: 15a 136991i bk10: 22a 136924i bk11: 21a 136784i bk12: 12a 136985i bk13: 12a 137111i bk14: 22a 136957i bk15: 18a 136928i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.640000
Row_Buffer_Locality_read = 0.640000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.167159
Bank_Level_Parallism_Col = 1.087334
Bank_Level_Parallism_Ready = 1.027523
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075903 

BW Util details:
bwutil = 0.004738 
total_CMD = 137180 
util_bw = 650 
Wasted_Col = 1887 
Wasted_Row = 1401 
Idle = 133242 

BW Util Bottlenecks: 
RCDc_limit = 1914 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 83 
rwq = 0 
CCDLc_limit_alone = 83 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136621 
Read = 325 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 127 
n_pre = 111 
n_ref = 4568229571824690154 
n_req = 325 
total_req = 325 

Dual Bus Interface Util: 
issued_total_row = 238 
issued_total_col = 325 
Row_Bus_Util =  0.001735 
CoL_Bus_Util = 0.002369 
Either_Row_CoL_Bus_Util = 0.004075 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.007156 
queue_avg = 0.003849 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00384896
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136674 n_act=100 n_pre=84 n_ref_event=0 n_req=324 n_rd=324 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004724
n_activity=6188 dram_eff=0.1047
bk0: 25a 136994i bk1: 26a 136866i bk2: 33a 136984i bk3: 30a 136960i bk4: 26a 136985i bk5: 25a 136942i bk6: 22a 136846i bk7: 11a 137046i bk8: 14a 136910i bk9: 18a 136912i bk10: 12a 137085i bk11: 20a 137021i bk12: 16a 136923i bk13: 21a 136930i bk14: 14a 137012i bk15: 11a 137063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.725309
Row_Buffer_Locality_read = 0.725309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.307222
Bank_Level_Parallism_Col = 1.138703
Bank_Level_Parallism_Ready = 1.039514
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.128076 

BW Util details:
bwutil = 0.004724 
total_CMD = 137180 
util_bw = 648 
Wasted_Col = 1450 
Wasted_Row = 904 
Idle = 134178 

BW Util Bottlenecks: 
RCDc_limit = 1488 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 105 
rwq = 0 
CCDLc_limit_alone = 105 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136674 
Read = 324 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 100 
n_pre = 84 
n_ref = 0 
n_req = 324 
total_req = 324 

Dual Bus Interface Util: 
issued_total_row = 184 
issued_total_col = 324 
Row_Bus_Util =  0.001341 
CoL_Bus_Util = 0.002362 
Either_Row_CoL_Bus_Util = 0.003689 
Issued_on_Two_Bus_Simul_Util = 0.000015 
issued_two_Eff = 0.003953 
queue_avg = 0.008223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00822277
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136619 n_act=125 n_pre=109 n_ref_event=0 n_req=328 n_rd=328 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004782
n_activity=7589 dram_eff=0.08644
bk0: 17a 137094i bk1: 18a 137010i bk2: 29a 136800i bk3: 21a 136809i bk4: 35a 136743i bk5: 20a 137029i bk6: 21a 136825i bk7: 18a 136844i bk8: 20a 136787i bk9: 16a 137002i bk10: 24a 136853i bk11: 20a 136873i bk12: 13a 137065i bk13: 22a 137014i bk14: 20a 136962i bk15: 14a 136991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.646341
Row_Buffer_Locality_read = 0.646341
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.218490
Bank_Level_Parallism_Col = 1.088868
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078110 

BW Util details:
bwutil = 0.004782 
total_CMD = 137180 
util_bw = 656 
Wasted_Col = 1828 
Wasted_Row = 1333 
Idle = 133363 

BW Util Bottlenecks: 
RCDc_limit = 1878 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136619 
Read = 328 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 125 
n_pre = 109 
n_ref = 0 
n_req = 328 
total_req = 328 

Dual Bus Interface Util: 
issued_total_row = 234 
issued_total_col = 328 
Row_Bus_Util =  0.001706 
CoL_Bus_Util = 0.002391 
Either_Row_CoL_Bus_Util = 0.004090 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.001783 
queue_avg = 0.004702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00470185
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136662 n_act=112 n_pre=96 n_ref_event=0 n_req=313 n_rd=313 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004563
n_activity=6849 dram_eff=0.0914
bk0: 23a 136840i bk1: 14a 137032i bk2: 28a 137015i bk3: 29a 136993i bk4: 26a 136864i bk5: 29a 136956i bk6: 13a 137053i bk7: 26a 136723i bk8: 18a 136798i bk9: 13a 136943i bk10: 16a 136889i bk11: 12a 137005i bk12: 19a 136951i bk13: 22a 137040i bk14: 12a 137064i bk15: 13a 136951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683706
Row_Buffer_Locality_read = 0.683706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.264696
Bank_Level_Parallism_Col = 1.128084
Bank_Level_Parallism_Ready = 1.018987
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119160 

BW Util details:
bwutil = 0.004563 
total_CMD = 137180 
util_bw = 626 
Wasted_Col = 1597 
Wasted_Row = 1138 
Idle = 133819 

BW Util Bottlenecks: 
RCDc_limit = 1675 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 102 
rwq = 0 
CCDLc_limit_alone = 102 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136662 
Read = 313 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 112 
n_pre = 96 
n_ref = 0 
n_req = 313 
total_req = 313 

Dual Bus Interface Util: 
issued_total_row = 208 
issued_total_col = 313 
Row_Bus_Util =  0.001516 
CoL_Bus_Util = 0.002282 
Either_Row_CoL_Bus_Util = 0.003776 
Issued_on_Two_Bus_Simul_Util = 0.000022 
issued_two_Eff = 0.005792 
queue_avg = 0.005292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00529232
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136697 n_act=103 n_pre=87 n_ref_event=0 n_req=293 n_rd=293 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004272
n_activity=6098 dram_eff=0.0961
bk0: 17a 136974i bk1: 27a 136992i bk2: 19a 136980i bk3: 21a 137001i bk4: 12a 137053i bk5: 24a 136931i bk6: 17a 136858i bk7: 20a 136924i bk8: 11a 136982i bk9: 24a 136844i bk10: 18a 137007i bk11: 15a 136991i bk12: 15a 137053i bk13: 20a 136931i bk14: 20a 136990i bk15: 13a 136991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686007
Row_Buffer_Locality_read = 0.686007
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.270848
Bank_Level_Parallism_Col = 1.126147
Bank_Level_Parallism_Ready = 1.020408
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115252 

BW Util details:
bwutil = 0.004272 
total_CMD = 137180 
util_bw = 586 
Wasted_Col = 1458 
Wasted_Row = 963 
Idle = 134173 

BW Util Bottlenecks: 
RCDc_limit = 1560 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 85 
rwq = 0 
CCDLc_limit_alone = 85 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136697 
Read = 293 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 293 
total_req = 293 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 293 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.002136 
Either_Row_CoL_Bus_Util = 0.003521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004636 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00463624
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=137180 n_nop=136694 n_act=103 n_pre=87 n_ref_event=0 n_req=297 n_rd=297 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00433
n_activity=6407 dram_eff=0.09271
bk0: 21a 136954i bk1: 22a 136956i bk2: 20a 136937i bk3: 21a 136995i bk4: 19a 137008i bk5: 19a 137033i bk6: 15a 136991i bk7: 21a 136991i bk8: 20a 136983i bk9: 20a 136844i bk10: 23a 136838i bk11: 14a 136953i bk12: 18a 136981i bk13: 12a 137015i bk14: 16a 137046i bk15: 16a 136963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686869
Row_Buffer_Locality_read = 0.686869
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.235557
Bank_Level_Parallism_Col = 1.101770
Bank_Level_Parallism_Ready = 1.006734
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092920 

BW Util details:
bwutil = 0.004330 
total_CMD = 137180 
util_bw = 594 
Wasted_Col = 1520 
Wasted_Row = 992 
Idle = 134074 

BW Util Bottlenecks: 
RCDc_limit = 1548 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 104 
rwq = 0 
CCDLc_limit_alone = 104 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 137180 
n_nop = 136694 
Read = 297 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 103 
n_pre = 87 
n_ref = 0 
n_req = 297 
total_req = 297 

Dual Bus Interface Util: 
issued_total_row = 190 
issued_total_col = 297 
Row_Bus_Util =  0.001385 
CoL_Bus_Util = 0.002165 
Either_Row_CoL_Bus_Util = 0.003543 
Issued_on_Two_Bus_Simul_Util = 0.000007 
issued_two_Eff = 0.002058 
queue_avg = 0.004644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00464353

========= L2 cache stats =========
L2_cache_bank[0]: Access = 8813, Miss = 146, Miss_rate = 0.017, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 5490, Miss = 136, Miss_rate = 0.025, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[2]: Access = 5870, Miss = 164, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 5165, Miss = 117, Miss_rate = 0.023, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 5399, Miss = 145, Miss_rate = 0.027, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[5]: Access = 5496, Miss = 143, Miss_rate = 0.026, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[6]: Access = 5365, Miss = 153, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 5087, Miss = 148, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 5422, Miss = 140, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5378, Miss = 151, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 5173, Miss = 135, Miss_rate = 0.026, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 5544, Miss = 165, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 5489, Miss = 157, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 5644, Miss = 168, Miss_rate = 0.030, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 5529, Miss = 162, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 5505, Miss = 162, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 5610, Miss = 179, Miss_rate = 0.032, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5266, Miss = 149, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 5481, Miss = 155, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5598, Miss = 158, Miss_rate = 0.028, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 5365, Miss = 129, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5633, Miss = 164, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5332, Miss = 152, Miss_rate = 0.029, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5347, Miss = 145, Miss_rate = 0.027, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 134001
L2_total_cache_misses = 3623
L2_total_cache_miss_rate = 0.0270
L2_total_cache_pending_hits = 286
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 88625
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2644
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 953
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 41415
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 92222
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.071
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=134001
icnt_total_pkts_simt_to_mem=133735
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 99.5941
	minimum = 5
	maximum = 568
Network latency average = 83.1411
	minimum = 5
	maximum = 310
Slowest packet = 249605
Flit latency average = 83.1411
	minimum = 5
	maximum = 310
Slowest flit = 262852
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.193687
	minimum = 0.121607 (at node 24)
	maximum = 0.858849 (at node 14)
Accepted packet rate average = 0.193687
	minimum = 0.121607 (at node 24)
	maximum = 0.858849 (at node 14)
Injected flit rate average = 0.193687
	minimum = 0.121607 (at node 24)
	maximum = 0.858849 (at node 14)
Accepted flit rate average= 0.193687
	minimum = 0.121607 (at node 24)
	maximum = 0.858849 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.9653 (10 samples)
	minimum = 5 (10 samples)
	maximum = 89.5 (10 samples)
Network latency average = 15.32 (10 samples)
	minimum = 5 (10 samples)
	maximum = 63.7 (10 samples)
Flit latency average = 15.32 (10 samples)
	minimum = 5 (10 samples)
	maximum = 63.7 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.0931962 (10 samples)
	minimum = 0.0622651 (10 samples)
	maximum = 0.25696 (10 samples)
Accepted packet rate average = 0.0931962 (10 samples)
	minimum = 0.0622651 (10 samples)
	maximum = 0.257579 (10 samples)
Injected flit rate average = 0.0931962 (10 samples)
	minimum = 0.0622651 (10 samples)
	maximum = 0.25696 (10 samples)
Accepted flit rate average = 0.0931962 (10 samples)
	minimum = 0.0622651 (10 samples)
	maximum = 0.257579 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 26 sec (26 sec)
gpgpu_simulation_rate = 470596 (inst/sec)
gpgpu_simulation_rate = 2940 (cycle/sec)
gpgpu_silicon_slowdown = 284693x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 53849
gpu_sim_insn = 2569542
gpu_ipc =      47.7175
gpu_tot_sim_cycle = 130301
gpu_tot_sim_insn = 14805061
gpu_tot_ipc =     113.6220
gpu_tot_issued_cta = 1408
gpu_occupancy = 72.0715% 
gpu_tot_occupancy = 50.8617% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       6.8324
partiton_level_parallism_total  =       3.8499
partiton_level_parallism_util =       8.1591
partiton_level_parallism_util_total  =       5.7729
L2_BW  =     182.9986 GB/Sec
L2_BW_total  =     103.1717 GB/Sec
gpu_total_sim_rate=321849

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 616162
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0055
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0065
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 136320
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 612782
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 616162

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1408, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1645, 1688, 1824, 1860, 1712, 1410, 1674, 1648, 1848, 1488, 1713, 1632, 1906, 1540, 1500, 1910, 1207, 1357, 1333, 1523, 1727, 1363, 1617, 1319, 1562, 1233, 1621, 1618, 1833, 1349, 1286, 1568, 1188, 1907, 1850, 1652, 1563, 1506, 1616, 1436, 1306, 1446, 1319, 1329, 1451, 1407, 1693, 1478, 1303, 1286, 1402, 1309, 1406, 1479, 1156, 997, 1177, 1430, 1210, 1515, 1154, 997, 972, 1219, 
gpgpu_n_tot_thrd_icount = 37248480
gpgpu_n_tot_w_icount = 1164015
gpgpu_n_stall_shd_mem = 254202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 362545
gpgpu_n_mem_write_global = 139009
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:499680	W0_Idle:745698	W0_Scoreboard:3520780	W1:315912	W2:140200	W3:89613	W4:69063	W5:51894	W6:30308	W7:19290	W8:9838	W9:4523	W10:2071	W11:909	W12:241	W13:0	W14:10	W15:63	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
single_issue_nums: WS0:226214	WS1:227414	WS2:226667	WS3:228614	
dual_issue_nums: WS0:31794	WS1:31925	WS2:31768	WS3:32066	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2900360 {8:362545,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5560360 {40:139009,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14501800 {40:362545,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1112072 {8:139009,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 886 
max_icnt2mem_latency = 570 
maxmrqlatency = 71 
max_icnt2sh_latency = 355 
averagemflatency = 277 
avg_icnt2mem_latency = 130 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 19 
mrq_lat_table:22123 	614 	474 	750 	1863 	383 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	251000 	223328 	27254 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	117512 	64950 	19868 	25797 	49398 	117616 	106476 	35 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	202457 	158204 	71111 	39603 	24600 	4687 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	208 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        32        30        30        21        30        20        13        14        13        34        31        20        30        14        15 
dram[1]:        32        36        27        19        20        26        10        14        10        11        24        22        29        32         9        11 
dram[2]:        25        28        24        28        24        24        16        12        11        11        29        29        22        28        12        10 
dram[3]:        38        30        25        27        23        32        13        10        14        17        20        22        33        25        10        19 
dram[4]:        38        31        26        26        22        24        13        13        11        14        34        38        30        30        18        10 
dram[5]:        24        30        29        27        23        23        11        10        12        21        24        30        28        23        16        12 
dram[6]:        30        30        26        26        21        20        16        19        16        16        30        21        24        24        11        12 
dram[7]:        31        28        29        25        21        25        13         8        16        23        35        24        26        22        14        14 
dram[8]:        30        27        32        26        17        18        11        14        13        14        33        33        24        20        13        15 
dram[9]:        18        29        31        34        22        21        13        12        14        13        32        28        25        25        12        11 
dram[10]:        30        27        23        25        24        24         9        14        10        18        15        29        26        31        12        11 
dram[11]:        30        30        25        25        27        29        11        11        20        11        31        33        18        23        18        13 
maximum service time to same row:
dram[0]:      8807      8853     16237     16271     14507      8512      5402     16829      6078      8002      4306      5397      5212      7227     12048     11698 
dram[1]:     10747      7398     15907     16276     14781      8971      9594      7012      7366      4709      6272      5148      6157      6960     12785     11066 
dram[2]:      8445      8035     16278     16408      9397     11344      3546      6501     10174      6165      4242      6113      7225      8832     12814     12031 
dram[3]:      7675     10999     16275     16225     10332     14406      8040      6596      6371      5247      7230      4449      8365      5586     12708     10577 
dram[4]:     10843     11311     16235     14524      7743     11690      5424      4964      6087      7622      4139      8618      7153      6879     12760     12908 
dram[5]:      7283      6046     16324     16228      9649     10521      5050      4689      4019      5316      6553      7306      7240      5889     10283     10025 
dram[6]:     11047      8761     16109     16293      6215      7751      4118      3921      4038      7130      7975      7631      7412      7255     11606     11151 
dram[7]:      8697      7555     16250     16301      8977      7725      7961      5124      3941      6790      6061      5740      5536      5963      9881     12201 
dram[8]:     11700     10833     16132     16292     12786     14435      7153      4605      3764      5367      7016      3638      6787      6776     12196     10917 
dram[9]:      7474      8934     16220     16180     16813     16811      6872      7938      4000      5319      6014      4768      5866      6904     11772     12613 
dram[10]:      9083      8883     16223     16416     15107      8506      5625      9606      5776      9099      7174      7337      7440      5228      8454     12078 
dram[11]:      8796     11218     16286     16269     14876     14389     10457      9901      3820      4392      3760      4750      7403      6000     11930     12078 
average row accesses per activate:
dram[0]:  4.600000  4.142857  6.826087  6.818182  4.281250  3.652174  2.980392  4.096774  3.580645  3.000000  4.846154  4.925926  4.192307  6.444445  4.692307  4.909091 
dram[1]:  4.966667  5.138889  4.514286  6.894737  5.111111  3.510204  2.854167  3.065217  3.687500  2.743590  4.760000  5.083333  4.576923  4.840000  4.521739  3.545455 
dram[2]:  3.522727  5.900000  6.800000  6.954545  4.100000  5.233333  3.019231  3.122449  3.138889  4.625000  4.680000  4.480000  4.068965  4.538462  4.111111  4.066667 
dram[3]:  3.674419  4.382353  7.666667  4.969697  3.804878  5.666667  3.139535  2.571429  3.468750  2.818182  5.111111  3.884615  7.411765  3.482759  4.148148  3.606061 
dram[4]:  5.366667  5.925926  7.750000  6.250000  4.700000  3.648649  3.186047  2.981482  2.928571  3.146342  6.130435  6.300000  6.650000  3.933333  4.307693  3.781250 
dram[5]:  3.763158  3.860465  7.750000  7.944445  4.606061  3.742857  3.947368  3.036364  3.175000  3.097561  4.103448  5.523809  5.761905  5.130435  4.592593  3.588235 
dram[6]:  5.151515  4.939394  5.928571  6.160000  3.707317  3.727273  2.852459  3.222222  3.285714  3.368421  4.880000  3.870968  4.636364  5.181818  4.344828  3.048780 
dram[7]:  5.766667  4.540541  8.800000  7.000000  4.378378  4.025641  2.955555  3.066667  3.027778  3.375000  5.000000  5.523809  4.413793  4.478261  5.320000  4.653846 
dram[8]:  5.769231  5.333333  6.000000  5.379310  3.142857  3.942857  3.180000  3.234043  3.048780  3.184211  5.545455  5.148148  4.321429  4.689655  5.600000  3.687500 
dram[9]:  4.735294  5.857143  6.000000  8.400000  4.900000  4.485714  3.250000  3.295455  2.897436  3.303030  3.657143  4.357143  4.481482  5.272727  3.862069  4.400000 
dram[10]:  5.344828  4.968750  6.080000  7.888889  4.575758  4.606061  3.222222  3.314286  3.111111  3.279070  4.500000  5.238095  4.833333  4.857143  4.120000  3.387097 
dram[11]:  4.718750  4.843750  6.818182  7.772727  3.825000  4.243243  3.410256  3.311111  3.473684  2.622222  4.218750  5.458333  4.258065  5.043478  4.642857  3.562500 
average row locality = 26216/6159 = 4.256535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       173       157       150       132       162       145       119       111       129       126       133       109       116       122       108 
dram[1]:       149       185       156       131       133       165       129       134       118       107       119       122       119       121       104       117 
dram[2]:       155       177       170       153       158       153       149       144       113       111       117       112       118       118       111       122 
dram[3]:       158       149       138       164       151       131       128       119       111       124        92       101       126       101       112       119 
dram[4]:       161       160       155       149       136       130       129       153       123       129       141       126       133       118       112       121 
dram[5]:       143       166       155       143       148       126       141       157       127       127       119       116       121       118       124       121 
dram[6]:       170       163       165       154       147       158       163       166       115       128       122       120       102       114       126       123 
dram[7]:       173       168       176       168       157       152       126       130       109       108       135       116       128       103       133       121 
dram[8]:       150       160       156       156       168       132       151       144       125       121       122       139       121       136       112       118 
dram[9]:       161       164       156       168       142       151       134       139       113       109       128       122       121       116       112       110 
dram[10]:       155       159       152       142       145       147       137       110       112       141       126       110       116       136       103       105 
dram[11]:       151       153       150       171       147       152       123       141       132       118       135       131       132       116       130       114 
total dram reads = 25883
bank skew: 185/92 = 2.01
chip skew: 2236/2024 = 1.10
number of total write accesses:
dram[0]:         0         3         0         0        20        23        28        32         0         0         0         0         0         0         0         0 
dram[1]:         0         0         5         0        20        25        32        28         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        24        16        32        33         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        20        28        28         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1        20        20        32        32         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20        35        39         0         0         0         0         0         0         0         4 
dram[6]:         0         0         2         0        20        23        43        32         0         0         0         0         0         0         0         8 
dram[7]:         0         0         0         0        20        20        28        32         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        29        24        32        32         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        20        24        36        24         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        23        20        32        24         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         0        24        20        40        32         0         0         0         0         0         0         0         0 
total dram writes = 1306
min_bank_accesses = 0!
chip skew: 128/96 = 1.33
average mf latency per bank:
dram[0]:       4330      4014      3805      4097      3500      3399      3480      4035     16514      7418      7586      7768      7687      7744      4125      4542
dram[1]:       4439      4080      3887      4319      3754      3648      3523      4004      7910      8830      8204      8840      7344      8115      4735      4592
dram[2]:       3984      3848      3521      3884      3422      3567      3445      3375      7868      7877      8523      8736      7240      7744      4430      4296
dram[3]:       4213      4120      4248      3527      3522      3918      3932      3718      7753      7160      9810      9441      6754      8524      4100      4142
dram[4]:       4108      4520      4017      4063      3809      3752      3424      3605      7593      7366      7029      8458      6698      7988      4666      4377
dram[5]:       4189      4179      4009      4209      3738      3785      3559      3081      7315      7216      7985      8398      7434      7115      4192      4163
dram[6]:       4082      4238      3698      3794      3597      3200      2934      3186      7598      7225      8052      7890      8350      7376      4489      3776
dram[7]:       3905      3909      3586      3827      3663      3328      3746      3649      7968      8265      7338      8459      6741      7944      4143      4200
dram[8]:       4576      4244      4027      3743      3144      3600      3460      3498      7365      7619      7915      6973      7345      6286      4735      4126
dram[9]:       3986      4062      3715      3815      3921      3406      3399      3523      8138      8353      8051      8009      7179      7440      4136      4462
dram[10]:       4283      4315      3951      3990      3341      3690      3518      4195      7640      6566      7751      8712      6913      6463      4484      4613
dram[11]:       4406      4520      3706      3929      3730      3727      3357      3535      6990      8099      7203      8065      6508      7627      4251      4565
maximum mf latency per bank:
dram[0]:        666       700       678       666       664       788       682       735       736       726       707       720       644       773       734       672
dram[1]:        708       886       664       757       669       763       672       786       716       774       738       839       677       815       635       817
dram[2]:        723       698       717       672       680       653       721       652       725       714       710       786       653       696       640       718
dram[3]:        655       688       681       656       648       666       685       709       715       780       694       692       629       665       694       633
dram[4]:        703       817       674       704       707       694       669       775       786       759       684       700       676       784       661       729
dram[5]:        735       664       674       627       653       708       641       678       701       726       710       719       717       703       733       716
dram[6]:        698       685       680       695       651       679       688       656       816       725       731       665       801       690       694       709
dram[7]:        678       696       633       665       665       637       658       659       786       736       657       682       640       703       696       657
dram[8]:        786       674       674       685       678       643       731       626       743       746       732       720       765       719       690       735
dram[9]:        717       721       646       669       647       640       645       637       728       716       685       716       706       645       733       704
dram[10]:        713       713       726       654       653       649       656       634       747       726       669       676       637       703       624       717
dram[11]:        653       731       736       704       660       682       639       715       733       742       740       720       727       676       743       784
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230557 n_act=510 n_pre=494 n_ref_event=94363668859552 n_req=2180 n_rd=2153 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.01932
n_activity=30986 dram_eff=0.1458
bk0: 161a 232435i bk1: 173a 232086i bk2: 157a 232784i bk3: 150a 232898i bk4: 132a 232438i bk5: 162a 231964i bk6: 145a 231504i bk7: 119a 232231i bk8: 111a 232474i bk9: 129a 231995i bk10: 126a 232666i bk11: 133a 232710i bk12: 109a 232741i bk13: 116a 233022i bk14: 122a 232739i bk15: 108a 232893i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770184
Row_Buffer_Locality_read = 0.776591
Row_Buffer_Locality_write = 0.259259
Bank_Level_Parallism = 1.433594
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.101933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019323 
total_CMD = 233811 
util_bw = 4518 
Wasted_Col = 7441 
Wasted_Row = 5170 
Idle = 216682 

BW Util Bottlenecks: 
RCDc_limit = 6824 
RCDWRc_limit = 152 
WTRc_limit = 482 
RTWc_limit = 384 
CCDLc_limit = 1070 
rwq = 0 
CCDLc_limit_alone = 1018 
WTRc_limit_alone = 437 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 233811 
n_nop = 230557 
Read = 2153 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 510 
n_pre = 494 
n_ref = 94363668859552 
n_req = 2180 
total_req = 2259 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 2259 
Row_Bus_Util =  0.004294 
CoL_Bus_Util = 0.009662 
Either_Row_CoL_Bus_Util = 0.013917 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.002766 
queue_avg = 0.045473 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0454726
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230567 n_act=526 n_pre=510 n_ref_event=94363669719184 n_req=2138 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.01898
n_activity=31468 dram_eff=0.141
bk0: 149a 232578i bk1: 185a 232392i bk2: 156a 232314i bk3: 131a 232978i bk4: 133a 232700i bk5: 165a 231822i bk6: 129a 231692i bk7: 134a 231771i bk8: 118a 232352i bk9: 107a 232227i bk10: 119a 232715i bk11: 122a 232818i bk12: 119a 232777i bk13: 121a 232839i bk14: 104a 232875i bk15: 117a 232605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758185
Row_Buffer_Locality_read = 0.764343
Row_Buffer_Locality_write = 0.310345
Bank_Level_Parallism = 1.417770
Bank_Level_Parallism_Col = 1.265458
Bank_Level_Parallism_Ready = 1.095174
write_to_read_ratio_blp_rw_average = 0.070359
GrpLevelPara = 1.232252 

BW Util details:
bwutil = 0.018981 
total_CMD = 233811 
util_bw = 4438 
Wasted_Col = 7562 
Wasted_Row = 5328 
Idle = 216483 

BW Util Bottlenecks: 
RCDc_limit = 7016 
RCDWRc_limit = 151 
WTRc_limit = 466 
RTWc_limit = 389 
CCDLc_limit = 1061 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 441 
RTWc_limit_alone = 375 

Commands details: 
total_CMD = 233811 
n_nop = 230567 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 526 
n_pre = 510 
n_ref = 94363669719184 
n_req = 2138 
total_req = 2219 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 2219 
Row_Bus_Util =  0.004431 
CoL_Bus_Util = 0.009491 
Either_Row_CoL_Bus_Util = 0.013874 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.003391 
queue_avg = 0.051041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0510412
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230504 n_act=524 n_pre=508 n_ref_event=0 n_req=2208 n_rd=2181 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.01955
n_activity=31405 dram_eff=0.1456
bk0: 155a 232080i bk1: 177a 232580i bk2: 170a 232706i bk3: 153a 232899i bk4: 158a 232201i bk5: 153a 232465i bk6: 149a 231593i bk7: 144a 231597i bk8: 113a 232256i bk9: 111a 232750i bk10: 117a 232821i bk11: 112a 232900i bk12: 118a 232682i bk13: 118a 232826i bk14: 111a 232718i bk15: 122a 232696i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767210
Row_Buffer_Locality_read = 0.772123
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 1.429580
Bank_Level_Parallism_Col = 1.253554
Bank_Level_Parallism_Ready = 1.094225
write_to_read_ratio_blp_rw_average = 0.064253
GrpLevelPara = 1.210430 

BW Util details:
bwutil = 0.019554 
total_CMD = 233811 
util_bw = 4572 
Wasted_Col = 7468 
Wasted_Row = 5063 
Idle = 216708 

BW Util Bottlenecks: 
RCDc_limit = 7074 
RCDWRc_limit = 131 
WTRc_limit = 284 
RTWc_limit = 312 
CCDLc_limit = 1050 
rwq = 0 
CCDLc_limit_alone = 1012 
WTRc_limit_alone = 268 
RTWc_limit_alone = 290 

Commands details: 
total_CMD = 233811 
n_nop = 230504 
Read = 2181 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2208 
total_req = 2286 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2286 
Row_Bus_Util =  0.004414 
CoL_Bus_Util = 0.009777 
Either_Row_CoL_Bus_Util = 0.014144 
Issued_on_Two_Bus_Simul_Util = 0.000047 
issued_two_Eff = 0.003326 
queue_avg = 0.035336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0353362
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230675 n_act=519 n_pre=503 n_ref_event=0 n_req=2048 n_rd=2024 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.01813
n_activity=31444 dram_eff=0.1348
bk0: 158a 232059i bk1: 149a 232418i bk2: 138a 232929i bk3: 164a 232496i bk4: 151a 232169i bk5: 131a 232686i bk6: 128a 232003i bk7: 119a 231709i bk8: 111a 232411i bk9: 124a 231989i bk10: 92a 233045i bk11: 101a 232835i bk12: 126a 233127i bk13: 101a 232780i bk14: 112a 232747i bk15: 119a 232582i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750488
Row_Buffer_Locality_read = 0.756423
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.413821
Bank_Level_Parallism_Col = 1.251941
Bank_Level_Parallism_Ready = 1.095660
write_to_read_ratio_blp_rw_average = 0.059251
GrpLevelPara = 1.227965 

BW Util details:
bwutil = 0.018134 
total_CMD = 233811 
util_bw = 4240 
Wasted_Col = 7512 
Wasted_Row = 5221 
Idle = 216838 

BW Util Bottlenecks: 
RCDc_limit = 7116 
RCDWRc_limit = 138 
WTRc_limit = 396 
RTWc_limit = 353 
CCDLc_limit = 897 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 373 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 233811 
n_nop = 230675 
Read = 2024 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 2048 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 2120 
Row_Bus_Util =  0.004371 
CoL_Bus_Util = 0.009067 
Either_Row_CoL_Bus_Util = 0.013413 
Issued_on_Two_Bus_Simul_Util = 0.000026 
issued_two_Eff = 0.001913 
queue_avg = 0.035319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0353191
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230546 n_act=506 n_pre=490 n_ref_event=0 n_req=2203 n_rd=2176 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.01951
n_activity=31183 dram_eff=0.1463
bk0: 161a 232603i bk1: 160a 232659i bk2: 155a 233014i bk3: 149a 232819i bk4: 136a 232470i bk5: 130a 232317i bk6: 129a 231898i bk7: 153a 231476i bk8: 123a 232024i bk9: 129a 232070i bk10: 141a 232778i bk11: 126a 232971i bk12: 133a 232967i bk13: 118a 232699i bk14: 112a 232825i bk15: 121a 232466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773491
Row_Buffer_Locality_read = 0.779412
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.448230
Bank_Level_Parallism_Col = 1.275241
Bank_Level_Parallism_Ready = 1.119774
write_to_read_ratio_blp_rw_average = 0.068318
GrpLevelPara = 1.230270 

BW Util details:
bwutil = 0.019511 
total_CMD = 233811 
util_bw = 4562 
Wasted_Col = 7183 
Wasted_Row = 4992 
Idle = 217074 

BW Util Bottlenecks: 
RCDc_limit = 6714 
RCDWRc_limit = 131 
WTRc_limit = 306 
RTWc_limit = 352 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 282 
RTWc_limit_alone = 335 

Commands details: 
total_CMD = 233811 
n_nop = 230546 
Read = 2176 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 2203 
total_req = 2281 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 2281 
Row_Bus_Util =  0.004260 
CoL_Bus_Util = 0.009756 
Either_Row_CoL_Bus_Util = 0.013964 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.003675 
queue_avg = 0.046918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0469182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230521 n_act=526 n_pre=510 n_ref_event=0 n_req=2181 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.01938
n_activity=31943 dram_eff=0.1419
bk0: 143a 232365i bk1: 166a 232106i bk2: 155a 232945i bk3: 143a 233044i bk4: 148a 232475i bk5: 126a 232357i bk6: 141a 231954i bk7: 157a 231432i bk8: 127a 232156i bk9: 127a 232100i bk10: 119a 232627i bk11: 116a 232905i bk12: 121a 232925i bk13: 118a 232883i bk14: 124a 232685i bk15: 121a 232612i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763411
Row_Buffer_Locality_read = 0.768123
Row_Buffer_Locality_write = 0.413793
Bank_Level_Parallism = 1.440501
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.120018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.019383 
total_CMD = 233811 
util_bw = 4532 
Wasted_Col = 7396 
Wasted_Row = 5230 
Idle = 216653 

BW Util Bottlenecks: 
RCDc_limit = 7024 
RCDWRc_limit = 128 
WTRc_limit = 458 
RTWc_limit = 274 
CCDLc_limit = 956 
rwq = 0 
CCDLc_limit_alone = 923 
WTRc_limit_alone = 441 
RTWc_limit_alone = 258 

Commands details: 
total_CMD = 233811 
n_nop = 230521 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 2181 
total_req = 2266 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 2266 
Row_Bus_Util =  0.004431 
CoL_Bus_Util = 0.009692 
Either_Row_CoL_Bus_Util = 0.014071 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.003647 
queue_avg = 0.041658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0416576
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230329 n_act=572 n_pre=556 n_ref_event=4568229571824690154 n_req=2269 n_rd=2236 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.02022
n_activity=33776 dram_eff=0.14
bk0: 170a 232304i bk1: 163a 232441i bk2: 165a 232513i bk3: 154a 232833i bk4: 147a 232148i bk5: 158a 231932i bk6: 163a 231175i bk7: 166a 231522i bk8: 115a 232294i bk9: 128a 232254i bk10: 122a 232752i bk11: 120a 232653i bk12: 102a 232893i bk13: 114a 232969i bk14: 126a 232615i bk15: 123a 232170i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752314
Row_Buffer_Locality_read = 0.759392
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.424990
Bank_Level_Parallism_Col = 1.279080
Bank_Level_Parallism_Ready = 1.116660
write_to_read_ratio_blp_rw_average = 0.062985
GrpLevelPara = 1.234424 

BW Util details:
bwutil = 0.020221 
total_CMD = 233811 
util_bw = 4728 
Wasted_Col = 8166 
Wasted_Row = 5901 
Idle = 215016 

BW Util Bottlenecks: 
RCDc_limit = 7673 
RCDWRc_limit = 157 
WTRc_limit = 553 
RTWc_limit = 378 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 986 
WTRc_limit_alone = 538 
RTWc_limit_alone = 373 

Commands details: 
total_CMD = 233811 
n_nop = 230329 
Read = 2236 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 572 
n_pre = 556 
n_ref = 4568229571824690154 
n_req = 2269 
total_req = 2364 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 2364 
Row_Bus_Util =  0.004824 
CoL_Bus_Util = 0.010111 
Either_Row_CoL_Bus_Util = 0.014892 
Issued_on_Two_Bus_Simul_Util = 0.000043 
issued_two_Eff = 0.002872 
queue_avg = 0.043621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0436207
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230523 n_act=507 n_pre=491 n_ref_event=0 n_req=2228 n_rd=2203 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.0197
n_activity=30817 dram_eff=0.1495
bk0: 173a 232521i bk1: 168a 232269i bk2: 176a 232873i bk3: 168a 232825i bk4: 157a 232275i bk5: 152a 232254i bk6: 126a 231844i bk7: 130a 231656i bk8: 109a 232229i bk9: 108a 232525i bk10: 135a 232687i bk11: 116a 232912i bk12: 128a 232656i bk13: 103a 232943i bk14: 133a 232761i bk15: 121a 232726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777379
Row_Buffer_Locality_read = 0.782569
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 1.470721
Bank_Level_Parallism_Col = 1.264587
Bank_Level_Parallism_Ready = 1.092473
write_to_read_ratio_blp_rw_average = 0.061219
GrpLevelPara = 1.215783 

BW Util details:
bwutil = 0.019700 
total_CMD = 233811 
util_bw = 4606 
Wasted_Col = 7165 
Wasted_Row = 4818 
Idle = 217222 

BW Util Bottlenecks: 
RCDc_limit = 6787 
RCDWRc_limit = 128 
WTRc_limit = 318 
RTWc_limit = 310 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 300 
RTWc_limit_alone = 295 

Commands details: 
total_CMD = 233811 
n_nop = 230523 
Read = 2203 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 2228 
total_req = 2303 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 2303 
Row_Bus_Util =  0.004268 
CoL_Bus_Util = 0.009850 
Either_Row_CoL_Bus_Util = 0.014063 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.003954 
queue_avg = 0.043103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0431032
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230414 n_act=545 n_pre=529 n_ref_event=0 n_req=2241 n_rd=2211 n_rd_L2_A=0 n_write=0 n_wr_bk=117 bw_util=0.01991
n_activity=32607 dram_eff=0.1428
bk0: 150a 232632i bk1: 160a 232553i bk2: 156a 232738i bk3: 156a 232774i bk4: 168a 231661i bk5: 132a 232335i bk6: 151a 231591i bk7: 144a 231818i bk8: 125a 231984i bk9: 121a 232246i bk10: 122a 232835i bk11: 139a 232721i bk12: 121a 232672i bk13: 136a 232680i bk14: 112a 232984i bk15: 118a 232528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760821
Row_Buffer_Locality_read = 0.767526
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 1.440291
Bank_Level_Parallism_Col = 1.272312
Bank_Level_Parallism_Ready = 1.106718
write_to_read_ratio_blp_rw_average = 0.065109
GrpLevelPara = 1.225776 

BW Util details:
bwutil = 0.019914 
total_CMD = 233811 
util_bw = 4656 
Wasted_Col = 7666 
Wasted_Row = 5353 
Idle = 216136 

BW Util Bottlenecks: 
RCDc_limit = 7202 
RCDWRc_limit = 171 
WTRc_limit = 444 
RTWc_limit = 341 
CCDLc_limit = 1047 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 427 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 233811 
n_nop = 230414 
Read = 2211 
Write = 0 
L2_Alloc = 0 
L2_WB = 117 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 2241 
total_req = 2328 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 2328 
Row_Bus_Util =  0.004593 
CoL_Bus_Util = 0.009957 
Either_Row_CoL_Bus_Util = 0.014529 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001472 
queue_avg = 0.044737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.044737
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230565 n_act=512 n_pre=496 n_ref_event=0 n_req=2172 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.01925
n_activity=31439 dram_eff=0.1431
bk0: 161a 232462i bk1: 164a 232650i bk2: 156a 232733i bk3: 168a 232974i bk4: 142a 232548i bk5: 151a 232270i bk6: 134a 231813i bk7: 139a 231930i bk8: 113a 232105i bk9: 109a 232469i bk10: 128a 232387i bk11: 122a 232627i bk12: 121a 232734i bk13: 116a 232960i bk14: 112a 232672i bk15: 110a 232851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770258
Row_Buffer_Locality_read = 0.776328
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.406559
Bank_Level_Parallism_Col = 1.245980
Bank_Level_Parallism_Ready = 1.079505
write_to_read_ratio_blp_rw_average = 0.063235
GrpLevelPara = 1.222353 

BW Util details:
bwutil = 0.019246 
total_CMD = 233811 
util_bw = 4500 
Wasted_Col = 7324 
Wasted_Row = 5260 
Idle = 216727 

BW Util Bottlenecks: 
RCDc_limit = 6978 
RCDWRc_limit = 130 
WTRc_limit = 378 
RTWc_limit = 382 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 362 
RTWc_limit_alone = 362 

Commands details: 
total_CMD = 233811 
n_nop = 230565 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 512 
n_pre = 496 
n_ref = 0 
n_req = 2172 
total_req = 2250 

Dual Bus Interface Util: 
issued_total_row = 1008 
issued_total_col = 2250 
Row_Bus_Util =  0.004311 
CoL_Bus_Util = 0.009623 
Either_Row_CoL_Bus_Util = 0.013883 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.003697 
queue_avg = 0.031709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0317094
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230645 n_act=497 n_pre=481 n_ref_event=0 n_req=2121 n_rd=2096 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.01878
n_activity=30114 dram_eff=0.1458
bk0: 155a 232543i bk1: 159a 232500i bk2: 152a 232760i bk3: 142a 233077i bk4: 145a 232365i bk5: 147a 232465i bk6: 137a 231814i bk7: 110a 232282i bk8: 112a 232303i bk9: 141a 232094i bk10: 126a 232664i bk11: 110a 232980i bk12: 116a 232835i bk13: 136a 232660i bk14: 103a 232793i bk15: 105a 232611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770863
Row_Buffer_Locality_read = 0.774809
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 1.448395
Bank_Level_Parallism_Col = 1.291393
Bank_Level_Parallism_Ready = 1.113276
write_to_read_ratio_blp_rw_average = 0.049474
GrpLevelPara = 1.249589 

BW Util details:
bwutil = 0.018776 
total_CMD = 233811 
util_bw = 4390 
Wasted_Col = 6890 
Wasted_Row = 4889 
Idle = 217642 

BW Util Bottlenecks: 
RCDc_limit = 6718 
RCDWRc_limit = 95 
WTRc_limit = 349 
RTWc_limit = 299 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 339 
RTWc_limit_alone = 293 

Commands details: 
total_CMD = 233811 
n_nop = 230645 
Read = 2096 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 497 
n_pre = 481 
n_ref = 0 
n_req = 2121 
total_req = 2195 

Dual Bus Interface Util: 
issued_total_row = 978 
issued_total_col = 2195 
Row_Bus_Util =  0.004183 
CoL_Bus_Util = 0.009388 
Either_Row_CoL_Bus_Util = 0.013541 
Issued_on_Two_Bus_Simul_Util = 0.000030 
issued_two_Eff = 0.002211 
queue_avg = 0.039823 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0398228
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=233811 n_nop=230464 n_act=532 n_pre=516 n_ref_event=0 n_req=2227 n_rd=2196 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.01983
n_activity=31923 dram_eff=0.1452
bk0: 151a 232464i bk1: 153a 232478i bk2: 150a 232774i bk3: 171a 232836i bk4: 147a 232129i bk5: 152a 232283i bk6: 123a 231834i bk7: 141a 231743i bk8: 132a 232134i bk9: 118a 231980i bk10: 135a 232492i bk11: 131a 232768i bk12: 132a 232634i bk13: 116a 232874i bk14: 130a 232635i bk15: 114a 232578i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765604
Row_Buffer_Locality_read = 0.771403
Row_Buffer_Locality_write = 0.354839
Bank_Level_Parallism = 1.483535
Bank_Level_Parallism_Col = 1.308881
Bank_Level_Parallism_Ready = 1.137356
write_to_read_ratio_blp_rw_average = 0.064519
GrpLevelPara = 1.244014 

BW Util details:
bwutil = 0.019828 
total_CMD = 233811 
util_bw = 4636 
Wasted_Col = 7487 
Wasted_Row = 5203 
Idle = 216485 

BW Util Bottlenecks: 
RCDc_limit = 7072 
RCDWRc_limit = 149 
WTRc_limit = 468 
RTWc_limit = 322 
CCDLc_limit = 1071 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 426 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 233811 
n_nop = 230464 
Read = 2196 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 2227 
total_req = 2318 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 2318 
Row_Bus_Util =  0.004482 
CoL_Bus_Util = 0.009914 
Either_Row_CoL_Bus_Util = 0.014315 
Issued_on_Two_Bus_Simul_Util = 0.000081 
issued_two_Eff = 0.005677 
queue_avg = 0.044592 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0445916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 23946, Miss = 1063, Miss_rate = 0.044, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 20995, Miss = 1135, Miss_rate = 0.054, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[2]: Access = 21035, Miss = 1066, Miss_rate = 0.051, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 20876, Miss = 1093, Miss_rate = 0.052, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 20762, Miss = 1091, Miss_rate = 0.053, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[5]: Access = 20984, Miss = 1112, Miss_rate = 0.053, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 20340, Miss = 1016, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20113, Miss = 1008, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 20882, Miss = 1090, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21076, Miss = 1109, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20587, Miss = 1078, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 20706, Miss = 1096, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 20894, Miss = 1148, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21014, Miss = 1201, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 21119, Miss = 1137, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 20796, Miss = 1066, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 20850, Miss = 1130, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 20584, Miss = 1106, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 20717, Miss = 1067, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 20710, Miss = 1079, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 20243, Miss = 1046, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 20874, Miss = 1050, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20621, Miss = 1105, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21194, Miss = 1124, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 501918
L2_total_cache_misses = 26216
L2_total_cache_miss_rate = 0.0522
L2_total_cache_pending_hits = 296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 336682
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13295
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 138672
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 313
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 362545
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 139009
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.152
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=501918
icnt_total_pkts_simt_to_mem=501652
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 93.8998
	minimum = 5
	maximum = 491
Network latency average = 44.2558
	minimum = 5
	maximum = 215
Slowest packet = 298408
Flit latency average = 44.2558
	minimum = 5
	maximum = 215
Slowest flit = 313610
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.359599
	minimum = 0.276291 (at node 34)
	maximum = 0.576594 (at node 11)
Accepted packet rate average = 0.359599
	minimum = 0.276291 (at node 34)
	maximum = 0.576594 (at node 11)
Injected flit rate average = 0.359599
	minimum = 0.276291 (at node 34)
	maximum = 0.576594 (at node 11)
Accepted flit rate average= 0.359599
	minimum = 0.276291 (at node 34)
	maximum = 0.576594 (at node 11)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.9594 (11 samples)
	minimum = 5 (11 samples)
	maximum = 126 (11 samples)
Network latency average = 17.9506 (11 samples)
	minimum = 5 (11 samples)
	maximum = 77.4545 (11 samples)
Flit latency average = 17.9506 (11 samples)
	minimum = 5 (11 samples)
	maximum = 77.4545 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.117415 (11 samples)
	minimum = 0.081722 (11 samples)
	maximum = 0.286018 (11 samples)
Accepted packet rate average = 0.117415 (11 samples)
	minimum = 0.081722 (11 samples)
	maximum = 0.286581 (11 samples)
Injected flit rate average = 0.117415 (11 samples)
	minimum = 0.081722 (11 samples)
	maximum = 0.286018 (11 samples)
Accepted flit rate average = 0.117415 (11 samples)
	minimum = 0.081722 (11 samples)
	maximum = 0.286581 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 46 sec (46 sec)
gpgpu_simulation_rate = 321849 (inst/sec)
gpgpu_simulation_rate = 2832 (cycle/sec)
gpgpu_silicon_slowdown = 295550x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 2763
gpu_sim_insn = 1431682
gpu_ipc =     518.1622
gpu_tot_sim_cycle = 133064
gpu_tot_sim_insn = 16236743
gpu_tot_ipc =     122.0221
gpu_tot_issued_cta = 1536
gpu_occupancy = 78.8876% 
gpu_tot_occupancy = 51.5672% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.7061
partiton_level_parallism_total  =       3.8470
partiton_level_parallism_util =       4.0635
partiton_level_parallism_util_total  =       5.7247
L2_BW  =      99.2646 GB/Sec
L2_BW_total  =     103.0905 GB/Sec
gpu_total_sim_rate=338265

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 646882
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0061
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 146560
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 643502
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 646882

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1744, 1787, 1923, 1959, 1811, 1509, 1773, 1747, 1947, 1587, 1812, 1731, 2005, 1639, 1599, 2009, 1273, 1423, 1399, 1589, 1793, 1429, 1683, 1385, 1628, 1299, 1687, 1684, 1899, 1415, 1352, 1634, 1254, 1973, 1916, 1718, 1629, 1572, 1682, 1502, 1372, 1512, 1385, 1395, 1517, 1473, 1759, 1544, 1369, 1352, 1468, 1375, 1472, 1545, 1222, 1063, 1243, 1496, 1276, 1581, 1220, 1063, 1038, 1285, 
gpgpu_n_tot_thrd_icount = 39149024
gpgpu_n_tot_w_icount = 1223407
gpgpu_n_stall_shd_mem = 254202
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 364593
gpgpu_n_mem_write_global = 147201
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 250109
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:529072	W0_Idle:771107	W0_Scoreboard:3564651	W1:315912	W2:140200	W3:89613	W4:69085	W5:51894	W6:30352	W7:19356	W8:9915	W9:4842	W10:2522	W11:1800	W12:1517	W13:2266	W14:2507	W15:3253	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
single_issue_nums: WS0:236972	WS1:238172	WS2:237425	WS3:239380	
dual_issue_nums: WS0:33839	WS1:33970	WS2:33813	WS3:34107	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2916744 {8:364593,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888040 {40:147201,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14583720 {40:364593,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177608 {8:147201,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 886 
max_icnt2mem_latency = 570 
maxmrqlatency = 71 
max_icnt2sh_latency = 355 
averagemflatency = 278 
avg_icnt2mem_latency = 131 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 18 
mrq_lat_table:22123 	614 	474 	750 	1863 	383 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	254020 	229866 	27936 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	117930 	65189 	20068 	26444 	50937 	121308 	109955 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	212651 	158250 	71111 	39603 	24600 	4687 	920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	210 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        29        32        30        30        21        30        20        13        14        13        34        31        20        30        14        15 
dram[1]:        32        36        27        19        20        26        10        14        10        11        24        22        29        32         9        11 
dram[2]:        25        28        24        28        24        24        16        12        11        11        29        29        22        28        12        10 
dram[3]:        38        30        25        27        23        32        13        10        14        17        20        22        33        25        10        19 
dram[4]:        38        31        26        26        22        24        13        13        11        14        34        38        30        30        18        10 
dram[5]:        24        30        29        27        23        23        11        10        12        21        24        30        28        23        16        12 
dram[6]:        30        30        26        26        21        20        16        19        16        16        30        21        24        24        11        12 
dram[7]:        31        28        29        25        21        25        13         8        16        23        35        24        26        22        14        14 
dram[8]:        30        27        32        26        17        18        11        14        13        14        33        33        24        20        13        15 
dram[9]:        18        29        31        34        22        21        13        12        14        13        32        28        25        25        12        11 
dram[10]:        30        27        23        25        24        24         9        14        10        18        15        29        26        31        12        11 
dram[11]:        30        30        25        25        27        29        11        11        20        11        31        33        18        23        18        13 
maximum service time to same row:
dram[0]:      8807      8853     16237     16271     14507      8512      5402     16829      6078      8002      4306      5397      5212      7227     12048     11698 
dram[1]:     10747      7398     15907     16276     14781      8971      9594      7012      7366      4709      6272      5148      6157      6960     12785     11066 
dram[2]:      8445      8035     16278     16408      9397     11344      3546      6501     10174      6165      4242      6113      7225      8832     12814     12031 
dram[3]:      7675     10999     16275     16225     10332     14406      8040      6596      6371      5247      7230      4449      8365      5586     12708     10577 
dram[4]:     10843     11311     16235     14524      7743     11690      5424      4964      6087      7622      4139      8618      7153      6879     12760     12908 
dram[5]:      7283      6046     16324     16228      9649     10521      5050      4689      4019      5316      6553      7306      7240      5889     10283     10025 
dram[6]:     11047      8761     16109     16293      6215      7751      4118      3921      4038      7130      7975      7631      7412      7255     11606     11151 
dram[7]:      8697      7555     16250     16301      8977      7725      7961      5124      3941      6790      6061      5740      5536      5963      9881     12201 
dram[8]:     11700     10833     16132     16292     12786     14435      7153      4605      3764      5367      7016      3638      6787      6776     12196     10917 
dram[9]:      7474      8934     16220     16180     16813     16811      6872      7938      4000      5319      6014      4768      5866      6904     11772     12613 
dram[10]:      9083      8883     16223     16416     15107      8506      5625      9606      5776      9099      7174      7337      7440      5228      8454     12078 
dram[11]:      8796     11218     16286     16269     14876     14389     10457      9901      3820      4392      3760      4750      7403      6000     11930     12078 
average row accesses per activate:
dram[0]:  4.600000  4.142857  6.826087  6.818182  4.281250  3.652174  2.980392  4.096774  3.580645  3.000000  4.846154  4.925926  4.192307  6.444445  4.692307  4.909091 
dram[1]:  4.966667  5.138889  4.514286  6.894737  5.111111  3.510204  2.854167  3.065217  3.687500  2.743590  4.760000  5.083333  4.576923  4.840000  4.521739  3.545455 
dram[2]:  3.522727  5.900000  6.800000  6.954545  4.100000  5.233333  3.019231  3.122449  3.138889  4.625000  4.680000  4.480000  4.068965  4.538462  4.111111  4.066667 
dram[3]:  3.674419  4.382353  7.666667  4.969697  3.804878  5.666667  3.139535  2.571429  3.468750  2.818182  5.111111  3.884615  7.411765  3.482759  4.148148  3.606061 
dram[4]:  5.366667  5.925926  7.750000  6.250000  4.700000  3.648649  3.186047  2.981482  2.928571  3.146342  6.130435  6.300000  6.650000  3.933333  4.307693  3.781250 
dram[5]:  3.763158  3.860465  7.750000  7.944445  4.606061  3.742857  3.947368  3.036364  3.175000  3.097561  4.103448  5.523809  5.761905  5.130435  4.592593  3.588235 
dram[6]:  5.151515  4.939394  5.928571  6.160000  3.707317  3.727273  2.852459  3.222222  3.285714  3.368421  4.880000  3.870968  4.636364  5.181818  4.344828  3.048780 
dram[7]:  5.766667  4.540541  8.800000  7.000000  4.378378  4.025641  2.955555  3.066667  3.027778  3.375000  5.000000  5.523809  4.413793  4.478261  5.320000  4.653846 
dram[8]:  5.769231  5.333333  6.000000  5.379310  3.142857  3.942857  3.180000  3.234043  3.048780  3.184211  5.545455  5.148148  4.321429  4.689655  5.600000  3.687500 
dram[9]:  4.735294  5.857143  6.000000  8.400000  4.900000  4.485714  3.250000  3.295455  2.897436  3.303030  3.657143  4.357143  4.481482  5.272727  3.862069  4.400000 
dram[10]:  5.344828  4.968750  6.080000  7.888889  4.575758  4.606061  3.222222  3.314286  3.111111  3.279070  4.500000  5.238095  4.833333  4.857143  4.120000  3.387097 
dram[11]:  4.718750  4.843750  6.818182  7.772727  3.825000  4.243243  3.410256  3.311111  3.473684  2.622222  4.218750  5.458333  4.258065  5.043478  4.642857  3.562500 
average row locality = 26216/6159 = 4.256535
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       161       173       157       150       132       162       145       119       111       129       126       133       109       116       122       108 
dram[1]:       149       185       156       131       133       165       129       134       118       107       119       122       119       121       104       117 
dram[2]:       155       177       170       153       158       153       149       144       113       111       117       112       118       118       111       122 
dram[3]:       158       149       138       164       151       131       128       119       111       124        92       101       126       101       112       119 
dram[4]:       161       160       155       149       136       130       129       153       123       129       141       126       133       118       112       121 
dram[5]:       143       166       155       143       148       126       141       157       127       127       119       116       121       118       124       121 
dram[6]:       170       163       165       154       147       158       163       166       115       128       122       120       102       114       126       123 
dram[7]:       173       168       176       168       157       152       126       130       109       108       135       116       128       103       133       121 
dram[8]:       150       160       156       156       168       132       151       144       125       121       122       139       121       136       112       118 
dram[9]:       161       164       156       168       142       151       134       139       113       109       128       122       121       116       112       110 
dram[10]:       155       159       152       142       145       147       137       110       112       141       126       110       116       136       103       105 
dram[11]:       151       153       150       171       147       152       123       141       132       118       135       131       132       116       130       114 
total dram reads = 25883
bank skew: 185/92 = 2.01
chip skew: 2236/2024 = 1.10
number of total write accesses:
dram[0]:         0         3         0         0        20        23        28        32         0         0         0         0         0         0         0         0 
dram[1]:         0         0         5         0        20        25        32        28         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        24        16        32        33         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        20        20        28        28         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         1        20        20        32        32         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        16        20        35        39         0         0         0         0         0         0         0         4 
dram[6]:         0         0         2         0        20        23        43        32         0         0         0         0         0         0         0         8 
dram[7]:         0         0         0         0        20        20        28        32         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0        29        24        32        32         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0        20        24        36        24         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0        23        20        32        24         0         0         0         0         0         0         0         0 
dram[11]:         0         6         0         0        24        20        40        32         0         0         0         0         0         0         0         0 
total dram writes = 1306
min_bank_accesses = 0!
chip skew: 128/96 = 1.33
average mf latency per bank:
dram[0]:       4330      4014      3805      4097      3534      3430      3608      4185     23355      7757      7844      8028      7828      7892      4125      4542
dram[1]:       4439      4080      3887      4319      3797      3688      3663      4144      8294      9269      8498      9124      7495      8268      4735      4592
dram[2]:       3984      3848      3521      3884      3444      3594      3554      3485      8186      8216      8751      8979      7363      7870      4430      4296
dram[3]:       4213      4120      4248      3527      3553      3958      4056      3856      8106      7484     10115      9715      6872      8666      4100      4142
dram[4]:       4108      4520      4017      4063      3843      3794      3556      3731      7919      7694      7219      8681      6827      8139      4666      4377
dram[5]:       4189      4179      4009      4209      3778      3830      3698      3208      7659      7572      8229      8655      7585      7274      4192      4163
dram[6]:       4082      4238      3698      3794      3625      3227      3030      3286      7906      7520      8256      8105      8481      7500      4489      3776
dram[7]:       3905      3909      3586      3827      3693      3360      3876      3766      8323      8632      7537      8697      6857      8092      4143      4200
dram[8]:       4576      4244      4027      3743      3174      3639      3587      3633      7691      7974      8150      7190      7466      6396      4735      4126
dram[9]:       3986      4062      3715      3815      3963      3449      3538      3673      8533      8772      8295      8271      7303      7570      4136      4462
dram[10]:       4283      4315      3951      3990      3372      3723      3628      4333      7971      6837      7946      8949      7021      6558      4484      4613
dram[11]:       4406      4520      3706      3929      3764      3763      3476      3651      7290      8445      7401      8276      6611      7752      4251      4565
maximum mf latency per bank:
dram[0]:        666       700       678       666       664       788       682       735       736       726       707       720       644       773       734       672
dram[1]:        708       886       664       757       669       763       672       786       716       774       738       839       677       815       635       817
dram[2]:        723       698       717       672       680       653       721       652       725       714       710       786       653       696       640       718
dram[3]:        655       688       681       656       648       666       685       709       715       780       694       692       629       665       694       633
dram[4]:        703       817       674       704       707       694       669       775       786       759       684       700       676       784       661       729
dram[5]:        735       664       674       627       653       708       641       678       701       726       710       719       717       703       733       716
dram[6]:        698       685       680       695       651       679       688       656       816       725       731       665       801       690       694       709
dram[7]:        678       696       633       665       665       637       658       659       786       736       657       682       640       703       696       657
dram[8]:        786       674       674       685       678       643       731       626       743       746       732       720       765       719       690       735
dram[9]:        717       721       646       669       647       640       645       637       728       716       685       716       706       666       733       704
dram[10]:        713       713       726       654       653       649       656       634       747       726       669       676       637       703       624       717
dram[11]:        653       731       736       704       660       682       639       715       733       742       740       720       727       676       743       784
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235514 n_act=510 n_pre=494 n_ref_event=94363668859552 n_req=2180 n_rd=2153 n_rd_L2_A=0 n_write=0 n_wr_bk=106 bw_util=0.01892
n_activity=30986 dram_eff=0.1458
bk0: 161a 237392i bk1: 173a 237043i bk2: 157a 237741i bk3: 150a 237855i bk4: 132a 237395i bk5: 162a 236921i bk6: 145a 236461i bk7: 119a 237188i bk8: 111a 237431i bk9: 129a 236952i bk10: 126a 237623i bk11: 133a 237667i bk12: 109a 237698i bk13: 116a 237979i bk14: 122a 237696i bk15: 108a 237850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770184
Row_Buffer_Locality_read = 0.776591
Row_Buffer_Locality_write = 0.259259
Bank_Level_Parallism = 1.433594
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.101933
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018922 
total_CMD = 238768 
util_bw = 4518 
Wasted_Col = 7441 
Wasted_Row = 5170 
Idle = 221639 

BW Util Bottlenecks: 
RCDc_limit = 6824 
RCDWRc_limit = 152 
WTRc_limit = 482 
RTWc_limit = 384 
CCDLc_limit = 1070 
rwq = 0 
CCDLc_limit_alone = 1018 
WTRc_limit_alone = 437 
RTWc_limit_alone = 377 

Commands details: 
total_CMD = 238768 
n_nop = 235514 
Read = 2153 
Write = 0 
L2_Alloc = 0 
L2_WB = 106 
n_act = 510 
n_pre = 494 
n_ref = 94363668859552 
n_req = 2180 
total_req = 2259 

Dual Bus Interface Util: 
issued_total_row = 1004 
issued_total_col = 2259 
Row_Bus_Util =  0.004205 
CoL_Bus_Util = 0.009461 
Either_Row_CoL_Bus_Util = 0.013628 
Issued_on_Two_Bus_Simul_Util = 0.000038 
issued_two_Eff = 0.002766 
queue_avg = 0.044529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.0445286
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235524 n_act=526 n_pre=510 n_ref_event=94363669719184 n_req=2138 n_rd=2109 n_rd_L2_A=0 n_write=0 n_wr_bk=110 bw_util=0.01859
n_activity=31468 dram_eff=0.141
bk0: 149a 237535i bk1: 185a 237349i bk2: 156a 237271i bk3: 131a 237935i bk4: 133a 237657i bk5: 165a 236779i bk6: 129a 236649i bk7: 134a 236728i bk8: 118a 237309i bk9: 107a 237184i bk10: 119a 237672i bk11: 122a 237775i bk12: 119a 237734i bk13: 121a 237796i bk14: 104a 237832i bk15: 117a 237562i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758185
Row_Buffer_Locality_read = 0.764343
Row_Buffer_Locality_write = 0.310345
Bank_Level_Parallism = 1.417770
Bank_Level_Parallism_Col = 1.265458
Bank_Level_Parallism_Ready = 1.095174
write_to_read_ratio_blp_rw_average = 0.070359
GrpLevelPara = 1.232252 

BW Util details:
bwutil = 0.018587 
total_CMD = 238768 
util_bw = 4438 
Wasted_Col = 7562 
Wasted_Row = 5328 
Idle = 221440 

BW Util Bottlenecks: 
RCDc_limit = 7016 
RCDWRc_limit = 151 
WTRc_limit = 466 
RTWc_limit = 389 
CCDLc_limit = 1061 
rwq = 0 
CCDLc_limit_alone = 1022 
WTRc_limit_alone = 441 
RTWc_limit_alone = 375 

Commands details: 
total_CMD = 238768 
n_nop = 235524 
Read = 2109 
Write = 0 
L2_Alloc = 0 
L2_WB = 110 
n_act = 526 
n_pre = 510 
n_ref = 94363669719184 
n_req = 2138 
total_req = 2219 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 2219 
Row_Bus_Util =  0.004339 
CoL_Bus_Util = 0.009294 
Either_Row_CoL_Bus_Util = 0.013586 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003391 
queue_avg = 0.049982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0499816
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235461 n_act=524 n_pre=508 n_ref_event=0 n_req=2208 n_rd=2181 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.01915
n_activity=31405 dram_eff=0.1456
bk0: 155a 237037i bk1: 177a 237537i bk2: 170a 237663i bk3: 153a 237856i bk4: 158a 237158i bk5: 153a 237422i bk6: 149a 236550i bk7: 144a 236554i bk8: 113a 237213i bk9: 111a 237707i bk10: 117a 237778i bk11: 112a 237857i bk12: 118a 237639i bk13: 118a 237783i bk14: 111a 237675i bk15: 122a 237653i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.767210
Row_Buffer_Locality_read = 0.772123
Row_Buffer_Locality_write = 0.370370
Bank_Level_Parallism = 1.429580
Bank_Level_Parallism_Col = 1.253554
Bank_Level_Parallism_Ready = 1.094225
write_to_read_ratio_blp_rw_average = 0.064253
GrpLevelPara = 1.210430 

BW Util details:
bwutil = 0.019148 
total_CMD = 238768 
util_bw = 4572 
Wasted_Col = 7468 
Wasted_Row = 5063 
Idle = 221665 

BW Util Bottlenecks: 
RCDc_limit = 7074 
RCDWRc_limit = 131 
WTRc_limit = 284 
RTWc_limit = 312 
CCDLc_limit = 1050 
rwq = 0 
CCDLc_limit_alone = 1012 
WTRc_limit_alone = 268 
RTWc_limit_alone = 290 

Commands details: 
total_CMD = 238768 
n_nop = 235461 
Read = 2181 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 524 
n_pre = 508 
n_ref = 0 
n_req = 2208 
total_req = 2286 

Dual Bus Interface Util: 
issued_total_row = 1032 
issued_total_col = 2286 
Row_Bus_Util =  0.004322 
CoL_Bus_Util = 0.009574 
Either_Row_CoL_Bus_Util = 0.013850 
Issued_on_Two_Bus_Simul_Util = 0.000046 
issued_two_Eff = 0.003326 
queue_avg = 0.034603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0346026
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235632 n_act=519 n_pre=503 n_ref_event=0 n_req=2048 n_rd=2024 n_rd_L2_A=0 n_write=0 n_wr_bk=96 bw_util=0.01776
n_activity=31444 dram_eff=0.1348
bk0: 158a 237016i bk1: 149a 237375i bk2: 138a 237886i bk3: 164a 237453i bk4: 151a 237126i bk5: 131a 237643i bk6: 128a 236960i bk7: 119a 236666i bk8: 111a 237368i bk9: 124a 236946i bk10: 92a 238002i bk11: 101a 237792i bk12: 126a 238084i bk13: 101a 237737i bk14: 112a 237704i bk15: 119a 237539i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750488
Row_Buffer_Locality_read = 0.756423
Row_Buffer_Locality_write = 0.250000
Bank_Level_Parallism = 1.413821
Bank_Level_Parallism_Col = 1.251941
Bank_Level_Parallism_Ready = 1.095660
write_to_read_ratio_blp_rw_average = 0.059251
GrpLevelPara = 1.227965 

BW Util details:
bwutil = 0.017758 
total_CMD = 238768 
util_bw = 4240 
Wasted_Col = 7512 
Wasted_Row = 5221 
Idle = 221795 

BW Util Bottlenecks: 
RCDc_limit = 7116 
RCDWRc_limit = 138 
WTRc_limit = 396 
RTWc_limit = 353 
CCDLc_limit = 897 
rwq = 0 
CCDLc_limit_alone = 865 
WTRc_limit_alone = 373 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 238768 
n_nop = 235632 
Read = 2024 
Write = 0 
L2_Alloc = 0 
L2_WB = 96 
n_act = 519 
n_pre = 503 
n_ref = 0 
n_req = 2048 
total_req = 2120 

Dual Bus Interface Util: 
issued_total_row = 1022 
issued_total_col = 2120 
Row_Bus_Util =  0.004280 
CoL_Bus_Util = 0.008879 
Either_Row_CoL_Bus_Util = 0.013134 
Issued_on_Two_Bus_Simul_Util = 0.000025 
issued_two_Eff = 0.001913 
queue_avg = 0.034586 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0345859
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235503 n_act=506 n_pre=490 n_ref_event=0 n_req=2203 n_rd=2176 n_rd_L2_A=0 n_write=0 n_wr_bk=105 bw_util=0.01911
n_activity=31183 dram_eff=0.1463
bk0: 161a 237560i bk1: 160a 237616i bk2: 155a 237971i bk3: 149a 237776i bk4: 136a 237427i bk5: 130a 237274i bk6: 129a 236855i bk7: 153a 236433i bk8: 123a 236981i bk9: 129a 237027i bk10: 141a 237735i bk11: 126a 237928i bk12: 133a 237924i bk13: 118a 237656i bk14: 112a 237782i bk15: 121a 237423i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.773491
Row_Buffer_Locality_read = 0.779412
Row_Buffer_Locality_write = 0.296296
Bank_Level_Parallism = 1.448230
Bank_Level_Parallism_Col = 1.275241
Bank_Level_Parallism_Ready = 1.119774
write_to_read_ratio_blp_rw_average = 0.068318
GrpLevelPara = 1.230270 

BW Util details:
bwutil = 0.019106 
total_CMD = 238768 
util_bw = 4562 
Wasted_Col = 7183 
Wasted_Row = 4992 
Idle = 222031 

BW Util Bottlenecks: 
RCDc_limit = 6714 
RCDWRc_limit = 131 
WTRc_limit = 306 
RTWc_limit = 352 
CCDLc_limit = 1051 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 282 
RTWc_limit_alone = 335 

Commands details: 
total_CMD = 238768 
n_nop = 235503 
Read = 2176 
Write = 0 
L2_Alloc = 0 
L2_WB = 105 
n_act = 506 
n_pre = 490 
n_ref = 0 
n_req = 2203 
total_req = 2281 

Dual Bus Interface Util: 
issued_total_row = 996 
issued_total_col = 2281 
Row_Bus_Util =  0.004171 
CoL_Bus_Util = 0.009553 
Either_Row_CoL_Bus_Util = 0.013674 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003675 
queue_avg = 0.045944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0459442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235478 n_act=526 n_pre=510 n_ref_event=0 n_req=2181 n_rd=2152 n_rd_L2_A=0 n_write=0 n_wr_bk=114 bw_util=0.01898
n_activity=31943 dram_eff=0.1419
bk0: 143a 237322i bk1: 166a 237063i bk2: 155a 237902i bk3: 143a 238001i bk4: 148a 237432i bk5: 126a 237314i bk6: 141a 236911i bk7: 157a 236389i bk8: 127a 237113i bk9: 127a 237057i bk10: 119a 237584i bk11: 116a 237862i bk12: 121a 237882i bk13: 118a 237840i bk14: 124a 237642i bk15: 121a 237569i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763411
Row_Buffer_Locality_read = 0.768123
Row_Buffer_Locality_write = 0.413793
Bank_Level_Parallism = 1.440501
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.120018
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.018981 
total_CMD = 238768 
util_bw = 4532 
Wasted_Col = 7396 
Wasted_Row = 5230 
Idle = 221610 

BW Util Bottlenecks: 
RCDc_limit = 7024 
RCDWRc_limit = 128 
WTRc_limit = 458 
RTWc_limit = 274 
CCDLc_limit = 956 
rwq = 0 
CCDLc_limit_alone = 923 
WTRc_limit_alone = 441 
RTWc_limit_alone = 258 

Commands details: 
total_CMD = 238768 
n_nop = 235478 
Read = 2152 
Write = 0 
L2_Alloc = 0 
L2_WB = 114 
n_act = 526 
n_pre = 510 
n_ref = 0 
n_req = 2181 
total_req = 2266 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 2266 
Row_Bus_Util =  0.004339 
CoL_Bus_Util = 0.009490 
Either_Row_CoL_Bus_Util = 0.013779 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003647 
queue_avg = 0.040793 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0407927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235286 n_act=572 n_pre=556 n_ref_event=4568229571824690154 n_req=2269 n_rd=2236 n_rd_L2_A=0 n_write=0 n_wr_bk=128 bw_util=0.0198
n_activity=33776 dram_eff=0.14
bk0: 170a 237261i bk1: 163a 237398i bk2: 165a 237470i bk3: 154a 237790i bk4: 147a 237105i bk5: 158a 236889i bk6: 163a 236132i bk7: 166a 236479i bk8: 115a 237251i bk9: 128a 237211i bk10: 122a 237709i bk11: 120a 237610i bk12: 102a 237850i bk13: 114a 237926i bk14: 126a 237572i bk15: 123a 237127i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752314
Row_Buffer_Locality_read = 0.759392
Row_Buffer_Locality_write = 0.272727
Bank_Level_Parallism = 1.424990
Bank_Level_Parallism_Col = 1.279080
Bank_Level_Parallism_Ready = 1.116660
write_to_read_ratio_blp_rw_average = 0.062985
GrpLevelPara = 1.234424 

BW Util details:
bwutil = 0.019802 
total_CMD = 238768 
util_bw = 4728 
Wasted_Col = 8166 
Wasted_Row = 5901 
Idle = 219973 

BW Util Bottlenecks: 
RCDc_limit = 7673 
RCDWRc_limit = 157 
WTRc_limit = 553 
RTWc_limit = 378 
CCDLc_limit = 1006 
rwq = 0 
CCDLc_limit_alone = 986 
WTRc_limit_alone = 538 
RTWc_limit_alone = 373 

Commands details: 
total_CMD = 238768 
n_nop = 235286 
Read = 2236 
Write = 0 
L2_Alloc = 0 
L2_WB = 128 
n_act = 572 
n_pre = 556 
n_ref = 4568229571824690154 
n_req = 2269 
total_req = 2364 

Dual Bus Interface Util: 
issued_total_row = 1128 
issued_total_col = 2364 
Row_Bus_Util =  0.004724 
CoL_Bus_Util = 0.009901 
Either_Row_CoL_Bus_Util = 0.014583 
Issued_on_Two_Bus_Simul_Util = 0.000042 
issued_two_Eff = 0.002872 
queue_avg = 0.042715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0427151
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235480 n_act=507 n_pre=491 n_ref_event=0 n_req=2228 n_rd=2203 n_rd_L2_A=0 n_write=0 n_wr_bk=100 bw_util=0.01929
n_activity=30817 dram_eff=0.1495
bk0: 173a 237478i bk1: 168a 237226i bk2: 176a 237830i bk3: 168a 237782i bk4: 157a 237232i bk5: 152a 237211i bk6: 126a 236801i bk7: 130a 236613i bk8: 109a 237186i bk9: 108a 237482i bk10: 135a 237644i bk11: 116a 237869i bk12: 128a 237613i bk13: 103a 237900i bk14: 133a 237718i bk15: 121a 237683i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777379
Row_Buffer_Locality_read = 0.782569
Row_Buffer_Locality_write = 0.320000
Bank_Level_Parallism = 1.470721
Bank_Level_Parallism_Col = 1.264587
Bank_Level_Parallism_Ready = 1.092473
write_to_read_ratio_blp_rw_average = 0.061219
GrpLevelPara = 1.215783 

BW Util details:
bwutil = 0.019291 
total_CMD = 238768 
util_bw = 4606 
Wasted_Col = 7165 
Wasted_Row = 4818 
Idle = 222179 

BW Util Bottlenecks: 
RCDc_limit = 6787 
RCDWRc_limit = 128 
WTRc_limit = 318 
RTWc_limit = 310 
CCDLc_limit = 1078 
rwq = 0 
CCDLc_limit_alone = 1045 
WTRc_limit_alone = 300 
RTWc_limit_alone = 295 

Commands details: 
total_CMD = 238768 
n_nop = 235480 
Read = 2203 
Write = 0 
L2_Alloc = 0 
L2_WB = 100 
n_act = 507 
n_pre = 491 
n_ref = 0 
n_req = 2228 
total_req = 2303 

Dual Bus Interface Util: 
issued_total_row = 998 
issued_total_col = 2303 
Row_Bus_Util =  0.004180 
CoL_Bus_Util = 0.009645 
Either_Row_CoL_Bus_Util = 0.013771 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.003954 
queue_avg = 0.042208 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0422083
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235371 n_act=545 n_pre=529 n_ref_event=0 n_req=2241 n_rd=2211 n_rd_L2_A=0 n_write=0 n_wr_bk=117 bw_util=0.0195
n_activity=32607 dram_eff=0.1428
bk0: 150a 237589i bk1: 160a 237510i bk2: 156a 237695i bk3: 156a 237731i bk4: 168a 236618i bk5: 132a 237292i bk6: 151a 236548i bk7: 144a 236775i bk8: 125a 236941i bk9: 121a 237203i bk10: 122a 237792i bk11: 139a 237678i bk12: 121a 237629i bk13: 136a 237637i bk14: 112a 237941i bk15: 118a 237485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760821
Row_Buffer_Locality_read = 0.767526
Row_Buffer_Locality_write = 0.266667
Bank_Level_Parallism = 1.440291
Bank_Level_Parallism_Col = 1.272312
Bank_Level_Parallism_Ready = 1.106718
write_to_read_ratio_blp_rw_average = 0.065109
GrpLevelPara = 1.225776 

BW Util details:
bwutil = 0.019500 
total_CMD = 238768 
util_bw = 4656 
Wasted_Col = 7666 
Wasted_Row = 5353 
Idle = 221093 

BW Util Bottlenecks: 
RCDc_limit = 7202 
RCDWRc_limit = 171 
WTRc_limit = 444 
RTWc_limit = 341 
CCDLc_limit = 1047 
rwq = 0 
CCDLc_limit_alone = 1010 
WTRc_limit_alone = 427 
RTWc_limit_alone = 321 

Commands details: 
total_CMD = 238768 
n_nop = 235371 
Read = 2211 
Write = 0 
L2_Alloc = 0 
L2_WB = 117 
n_act = 545 
n_pre = 529 
n_ref = 0 
n_req = 2241 
total_req = 2328 

Dual Bus Interface Util: 
issued_total_row = 1074 
issued_total_col = 2328 
Row_Bus_Util =  0.004498 
CoL_Bus_Util = 0.009750 
Either_Row_CoL_Bus_Util = 0.014227 
Issued_on_Two_Bus_Simul_Util = 0.000021 
issued_two_Eff = 0.001472 
queue_avg = 0.043808 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0438082
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235522 n_act=512 n_pre=496 n_ref_event=0 n_req=2172 n_rd=2146 n_rd_L2_A=0 n_write=0 n_wr_bk=104 bw_util=0.01885
n_activity=31439 dram_eff=0.1431
bk0: 161a 237419i bk1: 164a 237607i bk2: 156a 237690i bk3: 168a 237931i bk4: 142a 237505i bk5: 151a 237227i bk6: 134a 236770i bk7: 139a 236887i bk8: 113a 237062i bk9: 109a 237426i bk10: 128a 237344i bk11: 122a 237584i bk12: 121a 237691i bk13: 116a 237917i bk14: 112a 237629i bk15: 110a 237808i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770258
Row_Buffer_Locality_read = 0.776328
Row_Buffer_Locality_write = 0.269231
Bank_Level_Parallism = 1.406559
Bank_Level_Parallism_Col = 1.245980
Bank_Level_Parallism_Ready = 1.079505
write_to_read_ratio_blp_rw_average = 0.063235
GrpLevelPara = 1.222353 

BW Util details:
bwutil = 0.018847 
total_CMD = 238768 
util_bw = 4500 
Wasted_Col = 7324 
Wasted_Row = 5260 
Idle = 221684 

BW Util Bottlenecks: 
RCDc_limit = 6978 
RCDWRc_limit = 130 
WTRc_limit = 378 
RTWc_limit = 382 
CCDLc_limit = 922 
rwq = 0 
CCDLc_limit_alone = 886 
WTRc_limit_alone = 362 
RTWc_limit_alone = 362 

Commands details: 
total_CMD = 238768 
n_nop = 235522 
Read = 2146 
Write = 0 
L2_Alloc = 0 
L2_WB = 104 
n_act = 512 
n_pre = 496 
n_ref = 0 
n_req = 2172 
total_req = 2250 

Dual Bus Interface Util: 
issued_total_row = 1008 
issued_total_col = 2250 
Row_Bus_Util =  0.004222 
CoL_Bus_Util = 0.009423 
Either_Row_CoL_Bus_Util = 0.013595 
Issued_on_Two_Bus_Simul_Util = 0.000050 
issued_two_Eff = 0.003697 
queue_avg = 0.031051 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0310511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235602 n_act=497 n_pre=481 n_ref_event=0 n_req=2121 n_rd=2096 n_rd_L2_A=0 n_write=0 n_wr_bk=99 bw_util=0.01839
n_activity=30114 dram_eff=0.1458
bk0: 155a 237500i bk1: 159a 237457i bk2: 152a 237717i bk3: 142a 238034i bk4: 145a 237322i bk5: 147a 237422i bk6: 137a 236771i bk7: 110a 237239i bk8: 112a 237260i bk9: 141a 237051i bk10: 126a 237621i bk11: 110a 237937i bk12: 116a 237792i bk13: 136a 237617i bk14: 103a 237750i bk15: 105a 237568i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770863
Row_Buffer_Locality_read = 0.774809
Row_Buffer_Locality_write = 0.440000
Bank_Level_Parallism = 1.448395
Bank_Level_Parallism_Col = 1.291393
Bank_Level_Parallism_Ready = 1.113276
write_to_read_ratio_blp_rw_average = 0.049474
GrpLevelPara = 1.249589 

BW Util details:
bwutil = 0.018386 
total_CMD = 238768 
util_bw = 4390 
Wasted_Col = 6890 
Wasted_Row = 4889 
Idle = 222599 

BW Util Bottlenecks: 
RCDc_limit = 6718 
RCDWRc_limit = 95 
WTRc_limit = 349 
RTWc_limit = 299 
CCDLc_limit = 885 
rwq = 0 
CCDLc_limit_alone = 869 
WTRc_limit_alone = 339 
RTWc_limit_alone = 293 

Commands details: 
total_CMD = 238768 
n_nop = 235602 
Read = 2096 
Write = 0 
L2_Alloc = 0 
L2_WB = 99 
n_act = 497 
n_pre = 481 
n_ref = 0 
n_req = 2121 
total_req = 2195 

Dual Bus Interface Util: 
issued_total_row = 978 
issued_total_col = 2195 
Row_Bus_Util =  0.004096 
CoL_Bus_Util = 0.009193 
Either_Row_CoL_Bus_Util = 0.013260 
Issued_on_Two_Bus_Simul_Util = 0.000029 
issued_two_Eff = 0.002211 
queue_avg = 0.038996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.038996
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=238768 n_nop=235421 n_act=532 n_pre=516 n_ref_event=0 n_req=2227 n_rd=2196 n_rd_L2_A=0 n_write=0 n_wr_bk=122 bw_util=0.01942
n_activity=31923 dram_eff=0.1452
bk0: 151a 237421i bk1: 153a 237435i bk2: 150a 237731i bk3: 171a 237793i bk4: 147a 237086i bk5: 152a 237240i bk6: 123a 236791i bk7: 141a 236700i bk8: 132a 237091i bk9: 118a 236937i bk10: 135a 237449i bk11: 131a 237725i bk12: 132a 237591i bk13: 116a 237831i bk14: 130a 237592i bk15: 114a 237535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.765604
Row_Buffer_Locality_read = 0.771403
Row_Buffer_Locality_write = 0.354839
Bank_Level_Parallism = 1.483535
Bank_Level_Parallism_Col = 1.308881
Bank_Level_Parallism_Ready = 1.137356
write_to_read_ratio_blp_rw_average = 0.064519
GrpLevelPara = 1.244014 

BW Util details:
bwutil = 0.019416 
total_CMD = 238768 
util_bw = 4636 
Wasted_Col = 7487 
Wasted_Row = 5203 
Idle = 221442 

BW Util Bottlenecks: 
RCDc_limit = 7072 
RCDWRc_limit = 149 
WTRc_limit = 468 
RTWc_limit = 322 
CCDLc_limit = 1071 
rwq = 0 
CCDLc_limit_alone = 1011 
WTRc_limit_alone = 426 
RTWc_limit_alone = 304 

Commands details: 
total_CMD = 238768 
n_nop = 235421 
Read = 2196 
Write = 0 
L2_Alloc = 0 
L2_WB = 122 
n_act = 532 
n_pre = 516 
n_ref = 0 
n_req = 2227 
total_req = 2318 

Dual Bus Interface Util: 
issued_total_row = 1048 
issued_total_col = 2318 
Row_Bus_Util =  0.004389 
CoL_Bus_Util = 0.009708 
Either_Row_CoL_Bus_Util = 0.014018 
Issued_on_Two_Bus_Simul_Util = 0.000080 
issued_two_Eff = 0.005677 
queue_avg = 0.043666 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.0436658

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26338, Miss = 3147, Miss_rate = 0.119, Pending_hits = 78, Reservation_fails = 0
L2_cache_bank[1]: Access = 21339, Miss = 1167, Miss_rate = 0.055, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[2]: Access = 21379, Miss = 1102, Miss_rate = 0.052, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 21220, Miss = 1129, Miss_rate = 0.053, Pending_hits = 52, Reservation_fails = 0
L2_cache_bank[4]: Access = 21106, Miss = 1127, Miss_rate = 0.053, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[5]: Access = 21328, Miss = 1144, Miss_rate = 0.054, Pending_hits = 53, Reservation_fails = 0
L2_cache_bank[6]: Access = 20684, Miss = 1052, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 20457, Miss = 1040, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21222, Miss = 1130, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21416, Miss = 1145, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 20927, Miss = 1114, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21046, Miss = 1132, Miss_rate = 0.054, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[12]: Access = 21234, Miss = 1184, Miss_rate = 0.056, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 21354, Miss = 1237, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[14]: Access = 21459, Miss = 1173, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 21136, Miss = 1102, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 21190, Miss = 1170, Miss_rate = 0.055, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[17]: Access = 20924, Miss = 1150, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 21057, Miss = 1103, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 21050, Miss = 1111, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[20]: Access = 20583, Miss = 1086, Miss_rate = 0.053, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[21]: Access = 21214, Miss = 1082, Miss_rate = 0.051, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20961, Miss = 1149, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 21534, Miss = 1160, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 512158
L2_total_cache_misses = 29136
L2_total_cache_miss_rate = 0.0569
L2_total_cache_pending_hits = 296
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 338730
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 12562
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 13295
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 143944
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 239
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3014
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 364593
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147201
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.151
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=512158
icnt_total_pkts_simt_to_mem=511892
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 103.824
	minimum = 5
	maximum = 550
Network latency average = 84.9492
	minimum = 5
	maximum = 321
Slowest packet = 1005620
Flit latency average = 84.9492
	minimum = 5
	maximum = 321
Slowest flit = 1013608
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.195059
	minimum = 0.123055 (at node 22)
	maximum = 0.865726 (at node 14)
Accepted packet rate average = 0.195059
	minimum = 0.123055 (at node 22)
	maximum = 0.865726 (at node 14)
Injected flit rate average = 0.195059
	minimum = 0.123055 (at node 22)
	maximum = 0.865726 (at node 14)
Accepted flit rate average= 0.195059
	minimum = 0.123055 (at node 22)
	maximum = 0.865726 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.6148 (12 samples)
	minimum = 5 (12 samples)
	maximum = 161.333 (12 samples)
Network latency average = 23.5338 (12 samples)
	minimum = 5 (12 samples)
	maximum = 97.75 (12 samples)
Flit latency average = 23.5338 (12 samples)
	minimum = 5 (12 samples)
	maximum = 97.75 (12 samples)
Fragmentation average = 0 (12 samples)
	minimum = 0 (12 samples)
	maximum = 0 (12 samples)
Injected packet rate average = 0.123885 (12 samples)
	minimum = 0.0851664 (12 samples)
	maximum = 0.334327 (12 samples)
Accepted packet rate average = 0.123885 (12 samples)
	minimum = 0.0851664 (12 samples)
	maximum = 0.334843 (12 samples)
Injected flit rate average = 0.123885 (12 samples)
	minimum = 0.0851664 (12 samples)
	maximum = 0.334327 (12 samples)
Accepted flit rate average = 0.123885 (12 samples)
	minimum = 0.0851664 (12 samples)
	maximum = 0.334843 (12 samples)
Injected packet size average = 1 (12 samples)
Accepted packet size average = 1 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 48 sec (48 sec)
gpgpu_simulation_rate = 338265 (inst/sec)
gpgpu_simulation_rate = 2772 (cycle/sec)
gpgpu_silicon_slowdown = 301948x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 84166
gpu_sim_insn = 4557217
gpu_ipc =      54.1456
gpu_tot_sim_cycle = 217230
gpu_tot_sim_insn = 20793960
gpu_tot_ipc =      95.7232
gpu_tot_issued_cta = 1664
gpu_occupancy = 83.2782% 
gpu_tot_occupancy = 64.7058% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       8.3302
partiton_level_parallism_total  =       5.5840
partiton_level_parallism_util =       8.5727
partiton_level_parallism_util_total  =       7.0852
L2_BW  =     223.1172 GB/Sec
L2_BW_total  =     149.5950 GB/Sec
gpu_total_sim_rate=247547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 918222
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0055
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160896
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 914842
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 918222

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1664, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2556, 2666, 2718, 2795, 2615, 2346, 2552, 2565, 2666, 2433, 2596, 2458, 2863, 2446, 2354, 2904, 2116, 2266, 2243, 2312, 2670, 2253, 2490, 2239, 2528, 2099, 2444, 2441, 2670, 2282, 2299, 2494, 1796, 2467, 2546, 2256, 2239, 2184, 2268, 2090, 1958, 2007, 1946, 1981, 2060, 1993, 2313, 2129, 1911, 2073, 1977, 1927, 2038, 2185, 1787, 1571, 1805, 1992, 1785, 2092, 1729, 1613, 1593, 1986, 
gpgpu_n_tot_thrd_icount = 55585056
gpgpu_n_tot_w_icount = 1737033
gpgpu_n_stall_shd_mem = 926537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 935693
gpgpu_n_mem_write_global = 277224
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1437333	W0_Idle:828187	W0_Scoreboard:6339071	W1:392777	W2:190586	W3:134712	W4:108893	W5:83480	W6:55612	W7:38435	W8:23365	W9:17078	W10:13950	W11:14836	W12:16631	W13:20632	W14:20844	W15:24064	W16:21898	W17:18393	W18:13859	W19:8132	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
single_issue_nums: WS0:344034	WS1:343869	WS2:344436	WS3:347542	
dual_issue_nums: WS0:44553	WS1:44617	WS2:44542	WS3:44864	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7485544 {8:935693,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11088960 {40:277224,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37427720 {40:935693,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217792 {8:277224,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 225 
max_icnt2sh_latency = 617 
averagemflatency = 445 
avg_icnt2mem_latency = 239 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 75 
mrq_lat_table:61217 	3934 	2534 	2926 	8372 	1714 	171 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	350180 	375359 	476507 	10899 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	141725 	95032 	41706 	50041 	83375 	196587 	604078 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	264561 	261493 	155599 	131750 	148885 	149162 	96530 	4965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	238 	105 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        44        48        41        48        37        31        27        41        44        53        57        57        56        42        34 
dram[1]:        41        38        42        56        44        40        17        25        40        38        58        58        53        51        45        36 
dram[2]:        45        44        50        39        47        45        39        26        42        48        55        55        54        55        43        35 
dram[3]:        44        40        53        46        43        42        24        27        42        40        54        57        53        56        34        35 
dram[4]:        38        42        48        45        43        41        25        22        32        39        56        50        47        46        35        33 
dram[5]:        41        43        44        53        43        39        27        33        39        38        51        57        43        44        39        42 
dram[6]:        39        40        50        56        40        48        35        32        39        32        55        57        47        45        34        35 
dram[7]:        49        42        40        42        44        43        32        30        45        43        48        57        49        49        36        39 
dram[8]:        40        43        42        42        43        39        22        18        40        40        57        56        49        49        38        33 
dram[9]:        48        45        49        43        40        40        24        24        42        42        56        61        48        45        42        45 
dram[10]:        40        35        48        50        47        39        29        24        50        38        62        58        49        47        40        40 
dram[11]:        39        43        55        52        35        36        30        34        37        36        59        58        45        46        43        37 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      6552      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8754      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.775000  5.914634  7.476191  9.140000  7.138462  5.395349  3.542636  4.100000  4.348837  4.445783  6.610169  6.274194  5.950000  7.787234  7.615385  7.038462 
dram[1]:  5.828948  6.102564  6.213333  9.200000  6.647059  5.950000  3.352941  3.527559  5.388060  4.821918  7.076923  7.113207  6.886793  6.724138  8.326087  6.543859 
dram[2]:  5.357143  6.493333  9.411765  7.045455  5.891566  6.394737  3.713178  3.635659  5.171429  6.166667  6.637931  6.241379  6.534483  6.362069  6.631579  5.830769 
dram[3]:  5.675000  5.789474  9.000000  6.126582  5.072917  6.160000  3.703390  3.702479  5.130435  4.559524  7.375000  6.462963  7.400000  6.685185  6.338983  6.322034 
dram[4]:  5.825000  7.015385  9.893617  8.679245  5.239130  5.388889  3.515385  3.781250  4.055555  4.621951  7.576923  6.368421  6.360656  5.646154  5.707692  5.876923 
dram[5]:  5.444445  5.379310  9.354167  8.980769  6.184210  5.406977  4.016260  3.770992  4.367816  4.662500  5.298508  6.740741  7.560000  6.482759  6.586207  5.550725 
dram[6]:  6.561644  6.838235  8.070175  6.452055  5.494118  5.818182  3.527778  4.000000  4.920000  4.352941  6.607143  5.661539  6.410714  6.016129  6.078125  4.340659 
dram[7]:  6.407895  6.256757  8.133333  7.188406  6.351351  6.293334  3.578125  3.648438  4.737500  5.352941  6.568965  6.186440  5.940299  5.382353  6.209677  5.848485 
dram[8]:  7.233333  7.171875  7.546875  6.914286  5.103093  6.969697  3.432836  3.525926  4.578313  4.658228  6.344828  6.031746  5.235294  6.140625  7.392157  6.031746 
dram[9]:  5.416667  7.412698  9.058824  8.133333  5.825000  6.373333  3.237762  3.453237  4.524390  4.909091  5.529412  5.584615  5.625000  5.983333  6.703704  6.406780 
dram[10]:  7.600000  5.641975  8.135593  9.260000  5.511628  6.142857  3.655738  3.838983  5.295774  4.425287  6.800000  6.553571  5.458333  6.821429  5.723077  5.521739 
dram[11]:  6.550725  5.626506  9.520833 10.088889  4.810000  4.806122  3.783333  3.823529  4.658823  4.177778  6.810345  6.963636  5.301370  6.305085  6.540984  6.096774 
average row locality = 80882/14421 = 5.608626
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       460       483       469       456       452       452       430       425       373       369       390       389       357       365       396       365 
dram[1]:       442       475       462       459       440       463       427       422       361       352       368       377       365       389       383       373 
dram[2]:       449       485       478       463       474       471       451       443       362       370       385       362       378       369       376       377 
dram[3]:       453       439       465       480       473       448       410       421       354       383       354       349       369       361       373       373 
dram[4]:       462       455       463       459       466       469       431       455       365       379       394       363       388       367       369       381 
dram[5]:       441       466       448       465       459       451       463       465       380       373       355       364       378       375       381       381 
dram[6]:       477       465       458       468       454       495       478       455       369       370       370       368       358       373       389       389 
dram[7]:       486       463       482       491       459       461       433       438       379       364       381       365       395       366       384       385 
dram[8]:       434       459       478       479       479       447       434       445       380       368       368       380       356       392       374       380 
dram[9]:       452       465       462       485       452       464       434       450       371       378       376       363       359       359       362       376 
dram[10]:       456       455       477       461       459       459       418       427       376       385       374       367       392       382       369       378 
dram[11]:       450       462       456       454       463       457       426       428       396       376       395       383       385       370       396       375 
total dram reads = 79734
bank skew: 495/349 = 1.42
chip skew: 6736/6505 = 1.04
number of total write accesses:
dram[0]:         8         7         8         3        48        47       108       104         1         0         0         0         0         4         0         4 
dram[1]:         4         4        13         4        48        49       116       104         0         0         0         0         0         4         0         0 
dram[2]:         4         8         8         8        60        60       111       101         0         0         0         0         4         0         8         8 
dram[3]:         4         4        12        16        56        56       108       108         0         0         0         0         4         0         4         0 
dram[4]:        16         4         8         1        64        64       104       116         0         0         0         0         0         0         8         4 
dram[5]:         0         8         4         8        44        56       123       115         0         0         0         0         0         4         4         8 
dram[6]:         8         0         6        12        52        65       119       100         0         0         0         0         4         0         0        24 
dram[7]:         4         0        24        20        44        44       100       116         0         0         0         0        12         0         4         4 
dram[8]:         0         0        18        20        61        52       104       124         0         0         0         0         0         4        12         0 
dram[9]:        12         8         0        12        56        56       116       120         0         0         0         0         4         0         0         8 
dram[10]:         0         8        12         7        59        56       112       104         0         0         0         0         4         0        11        12 
dram[11]:         8        18         4         0        72        56       112       108         0         0         0         0         8         8        12        12 
total dram writes = 4555
min_bank_accesses = 0!
chip skew: 418/342 = 1.22
average mf latency per bank:
dram[0]:       5120      4926      4731      5023      4362      4346      3919      4000     12957      8522     12948     12621     13078     12819      5007      5293
dram[1]:       5461      4584      4599      4377      4327      4023      3808      3645      8716      8099     13077     11369     12379     11004      5252      4753
dram[2]:       5283      4388      4605      4232      4110      3601      3669      3579      8646      7582     13028     12127     12480     11216      5113      4505
dram[3]:       5072      5159      4373      4169      4047      4152      3850      3742      8452      7704     12976     13003     11553     12348      4979      5015
dram[4]:       4654      5186      4349      4755      3840      4009      3511      3653      7810      8473     11455     13321     10909     12563      4798      5102
dram[5]:       5250      4665      4885      4382      4254      3894      3585      3212      8288      8075     13995     12408     12718     11232      5101      4745
dram[6]:       4939      4737      4654      4111      4263      3621      3313      3289      8195      7645     13286     11990     12650     11023      5156      4165
dram[7]:       4849      4942      4300      4105      4416      4123      3957      3542      8376      8147     13586     12531     11384     11814      5106      4667
dram[8]:       5350      4746      4511      4047      3843      4021      3782      3311      8228      7764     13831     11719     12299      9980      5095      4665
dram[9]:       4871      4416      4586      4073      4163      3837      3711      3282      8215      7339     12899     12032     11457     10572      5113      4439
dram[10]:       5003      5018      4329      4705      3948      4348      3557      4027      7899      8070     12667     13572     10418     11691      4854      4974
dram[11]:       4772      4625      4227      4531      3845      3892      3561      3511      7476      7664     11767     11842     10128     10757      4563      4619
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       929      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       958      1101       960
dram[2]:       1133       932      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151       993      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304       987      1281       931      1272       956      1323       979      1246       986      1264       992      1196      1033
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380517 n_act=1175 n_pre=1159 n_ref_event=94363668859552 n_req=6718 n_rd=6631 n_rd_L2_A=0 n_write=0 n_wr_bk=342 bw_util=0.03578
n_activity=74216 dram_eff=0.1879
bk0: 460a 386169i bk1: 483a 385972i bk2: 469a 386635i bk3: 456a 387299i bk4: 452a 386273i bk5: 452a 385719i bk6: 430a 383623i bk7: 425a 383793i bk8: 373a 385653i bk9: 369a 385750i bk10: 390a 386876i bk11: 389a 386975i bk12: 357a 386951i bk13: 365a 387320i bk14: 396a 387266i bk15: 365a 387329i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826436
Row_Buffer_Locality_read = 0.832303
Row_Buffer_Locality_write = 0.379310
Bank_Level_Parallism = 1.563724
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.236643
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035777 
total_CMD = 389803 
util_bw = 13946 
Wasted_Col = 17278 
Wasted_Row = 11421 
Idle = 347158 

BW Util Bottlenecks: 
RCDc_limit = 15096 
RCDWRc_limit = 345 
WTRc_limit = 1305 
RTWc_limit = 1113 
CCDLc_limit = 3432 
rwq = 0 
CCDLc_limit_alone = 3289 
WTRc_limit_alone = 1237 
RTWc_limit_alone = 1038 

Commands details: 
total_CMD = 389803 
n_nop = 380517 
Read = 6631 
Write = 0 
L2_Alloc = 0 
L2_WB = 342 
n_act = 1175 
n_pre = 1159 
n_ref = 94363668859552 
n_req = 6718 
total_req = 6973 

Dual Bus Interface Util: 
issued_total_row = 2334 
issued_total_col = 6973 
Row_Bus_Util =  0.005988 
CoL_Bus_Util = 0.017889 
Either_Row_CoL_Bus_Util = 0.023822 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002261 
queue_avg = 0.112770 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.11277
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380621 n_act=1158 n_pre=1142 n_ref_event=94363669719184 n_req=6646 n_rd=6558 n_rd_L2_A=0 n_write=0 n_wr_bk=346 bw_util=0.03542
n_activity=73686 dram_eff=0.1874
bk0: 442a 386300i bk1: 475a 386435i bk2: 462a 386309i bk3: 459a 387090i bk4: 440a 386380i bk5: 463a 385685i bk6: 427a 383058i bk7: 422a 383480i bk8: 361a 386181i bk9: 352a 386157i bk10: 368a 387127i bk11: 377a 387142i bk12: 365a 387300i bk13: 389a 387138i bk14: 383a 387270i bk15: 373a 387117i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827114
Row_Buffer_Locality_read = 0.831961
Row_Buffer_Locality_write = 0.465909
Bank_Level_Parallism = 1.556805
Bank_Level_Parallism_Col = 1.463943
Bank_Level_Parallism_Ready = 1.218292
write_to_read_ratio_blp_rw_average = 0.074098
GrpLevelPara = 1.353087 

BW Util details:
bwutil = 0.035423 
total_CMD = 389803 
util_bw = 13808 
Wasted_Col = 17066 
Wasted_Row = 11457 
Idle = 347472 

BW Util Bottlenecks: 
RCDc_limit = 15003 
RCDWRc_limit = 268 
WTRc_limit = 1545 
RTWc_limit = 1219 
CCDLc_limit = 3431 
rwq = 0 
CCDLc_limit_alone = 3233 
WTRc_limit_alone = 1453 
RTWc_limit_alone = 1113 

Commands details: 
total_CMD = 389803 
n_nop = 380621 
Read = 6558 
Write = 0 
L2_Alloc = 0 
L2_WB = 346 
n_act = 1158 
n_pre = 1142 
n_ref = 94363669719184 
n_req = 6646 
total_req = 6904 

Dual Bus Interface Util: 
issued_total_row = 2300 
issued_total_col = 6904 
Row_Bus_Util =  0.005900 
CoL_Bus_Util = 0.017712 
Either_Row_CoL_Bus_Util = 0.023555 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002396 
queue_avg = 0.116012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.116012
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380400 n_act=1187 n_pre=1171 n_ref_event=0 n_req=6789 n_rd=6693 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.03629
n_activity=74252 dram_eff=0.1905
bk0: 449a 385978i bk1: 485a 386145i bk2: 478a 387234i bk3: 463a 386730i bk4: 474a 385886i bk5: 471a 385785i bk6: 451a 383273i bk7: 443a 383430i bk8: 362a 386180i bk9: 370a 386550i bk10: 385a 387012i bk11: 362a 387147i bk12: 378a 386879i bk13: 369a 386981i bk14: 376a 386791i bk15: 377a 386704i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826631
Row_Buffer_Locality_read = 0.832810
Row_Buffer_Locality_write = 0.395833
Bank_Level_Parallism = 1.579105
Bank_Level_Parallism_Col = 1.479778
Bank_Level_Parallism_Ready = 1.242697
write_to_read_ratio_blp_rw_average = 0.073457
GrpLevelPara = 1.352964 

BW Util details:
bwutil = 0.036290 
total_CMD = 389803 
util_bw = 14146 
Wasted_Col = 17405 
Wasted_Row = 11277 
Idle = 346975 

BW Util Bottlenecks: 
RCDc_limit = 15237 
RCDWRc_limit = 348 
WTRc_limit = 1176 
RTWc_limit = 1136 
CCDLc_limit = 3652 
rwq = 0 
CCDLc_limit_alone = 3485 
WTRc_limit_alone = 1098 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 389803 
n_nop = 380400 
Read = 6693 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 6789 
total_req = 7073 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 7073 
Row_Bus_Util =  0.006049 
CoL_Bus_Util = 0.018145 
Either_Row_CoL_Bus_Util = 0.024122 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002978 
queue_avg = 0.118496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.118496
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380602 n_act=1182 n_pre=1166 n_ref_event=0 n_req=6598 n_rd=6505 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.03528
n_activity=74857 dram_eff=0.1837
bk0: 453a 386036i bk1: 439a 386242i bk2: 465a 387015i bk3: 480a 386142i bk4: 473a 385323i bk5: 448a 385792i bk6: 410a 383653i bk7: 421a 383614i bk8: 354a 386224i bk9: 383a 385763i bk10: 354a 387348i bk11: 349a 387362i bk12: 369a 387365i bk13: 361a 387254i bk14: 373a 387144i bk15: 373a 387088i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822067
Row_Buffer_Locality_read = 0.827978
Row_Buffer_Locality_write = 0.408602
Bank_Level_Parallism = 1.566830
Bank_Level_Parallism_Col = 1.476396
Bank_Level_Parallism_Ready = 1.266541
write_to_read_ratio_blp_rw_average = 0.081052
GrpLevelPara = 1.366647 

BW Util details:
bwutil = 0.035284 
total_CMD = 389803 
util_bw = 13754 
Wasted_Col = 17244 
Wasted_Row = 11674 
Idle = 347131 

BW Util Bottlenecks: 
RCDc_limit = 15247 
RCDWRc_limit = 334 
WTRc_limit = 1224 
RTWc_limit = 1209 
CCDLc_limit = 3186 
rwq = 0 
CCDLc_limit_alone = 3037 
WTRc_limit_alone = 1154 
RTWc_limit_alone = 1130 

Commands details: 
total_CMD = 389803 
n_nop = 380602 
Read = 6505 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 6598 
total_req = 6877 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 6877 
Row_Bus_Util =  0.006024 
CoL_Bus_Util = 0.017642 
Either_Row_CoL_Bus_Util = 0.023604 
Issued_on_Two_Bus_Simul_Util = 0.000062 
issued_two_Eff = 0.002608 
queue_avg = 0.122210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.12221
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380334 n_act=1229 n_pre=1213 n_ref_event=0 n_req=6764 n_rd=6666 n_rd_L2_A=0 n_write=0 n_wr_bk=389 bw_util=0.0362
n_activity=75880 dram_eff=0.186
bk0: 462a 386088i bk1: 455a 386675i bk2: 463a 387362i bk3: 459a 387268i bk4: 466a 385150i bk5: 469a 385286i bk6: 431a 383693i bk7: 455a 383395i bk8: 365a 385661i bk9: 379a 385835i bk10: 394a 387141i bk11: 363a 387198i bk12: 388a 386980i bk13: 367a 387022i bk14: 369a 386906i bk15: 381a 386708i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819338
Row_Buffer_Locality_read = 0.826283
Row_Buffer_Locality_write = 0.346939
Bank_Level_Parallism = 1.557230
Bank_Level_Parallism_Col = 1.432243
Bank_Level_Parallism_Ready = 1.206251
write_to_read_ratio_blp_rw_average = 0.086116
GrpLevelPara = 1.335746 

BW Util details:
bwutil = 0.036198 
total_CMD = 389803 
util_bw = 14110 
Wasted_Col = 17924 
Wasted_Row = 11639 
Idle = 346130 

BW Util Bottlenecks: 
RCDc_limit = 15680 
RCDWRc_limit = 372 
WTRc_limit = 1133 
RTWc_limit = 1464 
CCDLc_limit = 3696 
rwq = 0 
CCDLc_limit_alone = 3497 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 1333 

Commands details: 
total_CMD = 389803 
n_nop = 380334 
Read = 6666 
Write = 0 
L2_Alloc = 0 
L2_WB = 389 
n_act = 1229 
n_pre = 1213 
n_ref = 0 
n_req = 6764 
total_req = 7055 

Dual Bus Interface Util: 
issued_total_row = 2442 
issued_total_col = 7055 
Row_Bus_Util =  0.006265 
CoL_Bus_Util = 0.018099 
Either_Row_CoL_Bus_Util = 0.024292 
Issued_on_Two_Bus_Simul_Util = 0.000072 
issued_two_Eff = 0.002957 
queue_avg = 0.111036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111036
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380392 n_act=1217 n_pre=1201 n_ref_event=0 n_req=6739 n_rd=6645 n_rd_L2_A=0 n_write=0 n_wr_bk=374 bw_util=0.03601
n_activity=75351 dram_eff=0.1863
bk0: 441a 386013i bk1: 466a 385615i bk2: 448a 387242i bk3: 465a 386858i bk4: 459a 386223i bk5: 451a 385497i bk6: 463a 382932i bk7: 465a 383110i bk8: 380a 385608i bk9: 373a 385854i bk10: 355a 386696i bk11: 364a 387201i bk12: 378a 387320i bk13: 375a 387037i bk14: 381a 386858i bk15: 381a 386559i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820893
Row_Buffer_Locality_read = 0.826787
Row_Buffer_Locality_write = 0.404255
Bank_Level_Parallism = 1.608685
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.307312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.036013 
total_CMD = 389803 
util_bw = 14038 
Wasted_Col = 17550 
Wasted_Row = 11803 
Idle = 346412 

BW Util Bottlenecks: 
RCDc_limit = 15547 
RCDWRc_limit = 350 
WTRc_limit = 1290 
RTWc_limit = 1391 
CCDLc_limit = 3412 
rwq = 0 
CCDLc_limit_alone = 3248 
WTRc_limit_alone = 1210 
RTWc_limit_alone = 1307 

Commands details: 
total_CMD = 389803 
n_nop = 380392 
Read = 6645 
Write = 0 
L2_Alloc = 0 
L2_WB = 374 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 6739 
total_req = 7019 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 7019 
Row_Bus_Util =  0.006203 
CoL_Bus_Util = 0.018007 
Either_Row_CoL_Bus_Util = 0.024143 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002763 
queue_avg = 0.135248 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.135248
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380170 n_act=1272 n_pre=1256 n_ref_event=4568229571824690154 n_req=6835 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=390 bw_util=0.03656
n_activity=78918 dram_eff=0.1806
bk0: 477a 385971i bk1: 465a 386365i bk2: 458a 386733i bk3: 468a 386318i bk4: 454a 385818i bk5: 495a 385235i bk6: 478a 382612i bk7: 455a 383693i bk8: 369a 386030i bk9: 370a 385896i bk10: 370a 387076i bk11: 368a 386930i bk12: 358a 387156i bk13: 373a 387039i bk14: 389a 386811i bk15: 389a 385764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815362
Row_Buffer_Locality_read = 0.822595
Row_Buffer_Locality_write = 0.323232
Bank_Level_Parallism = 1.560282
Bank_Level_Parallism_Col = 1.476578
Bank_Level_Parallism_Ready = 1.271031
write_to_read_ratio_blp_rw_average = 0.075667
GrpLevelPara = 1.357485 

BW Util details:
bwutil = 0.036562 
total_CMD = 389803 
util_bw = 14252 
Wasted_Col = 18592 
Wasted_Row = 12663 
Idle = 344296 

BW Util Bottlenecks: 
RCDc_limit = 16414 
RCDWRc_limit = 402 
WTRc_limit = 1493 
RTWc_limit = 1349 
CCDLc_limit = 3461 
rwq = 0 
CCDLc_limit_alone = 3312 
WTRc_limit_alone = 1423 
RTWc_limit_alone = 1270 

Commands details: 
total_CMD = 389803 
n_nop = 380170 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 390 
n_act = 1272 
n_pre = 1256 
n_ref = 4568229571824690154 
n_req = 6835 
total_req = 7126 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 7126 
Row_Bus_Util =  0.006485 
CoL_Bus_Util = 0.018281 
Either_Row_CoL_Bus_Util = 0.024712 
Issued_on_Two_Bus_Simul_Util = 0.000054 
issued_two_Eff = 0.002180 
queue_avg = 0.119224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.119224
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380296 n_act=1223 n_pre=1207 n_ref_event=0 n_req=6825 n_rd=6732 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.03645
n_activity=75614 dram_eff=0.1879
bk0: 486a 386146i bk1: 463a 386324i bk2: 482a 386730i bk3: 491a 386576i bk4: 459a 386085i bk5: 461a 386250i bk6: 433a 383715i bk7: 438a 383108i bk8: 379a 385879i bk9: 364a 386411i bk10: 381a 386908i bk11: 365a 386872i bk12: 395a 386571i bk13: 366a 386885i bk14: 384a 386858i bk15: 385a 386590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822418
Row_Buffer_Locality_read = 0.827837
Row_Buffer_Locality_write = 0.430108
Bank_Level_Parallism = 1.582784
Bank_Level_Parallism_Col = 1.456798
Bank_Level_Parallism_Ready = 1.198938
write_to_read_ratio_blp_rw_average = 0.078861
GrpLevelPara = 1.359678 

BW Util details:
bwutil = 0.036449 
total_CMD = 389803 
util_bw = 14208 
Wasted_Col = 17576 
Wasted_Row = 11601 
Idle = 346418 

BW Util Bottlenecks: 
RCDc_limit = 15626 
RCDWRc_limit = 323 
WTRc_limit = 1467 
RTWc_limit = 1326 
CCDLc_limit = 3583 
rwq = 0 
CCDLc_limit_alone = 3387 
WTRc_limit_alone = 1369 
RTWc_limit_alone = 1228 

Commands details: 
total_CMD = 389803 
n_nop = 380296 
Read = 6732 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 6825 
total_req = 7104 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 7104 
Row_Bus_Util =  0.006234 
CoL_Bus_Util = 0.018225 
Either_Row_CoL_Bus_Util = 0.024389 
Issued_on_Two_Bus_Simul_Util = 0.000069 
issued_two_Eff = 0.002840 
queue_avg = 0.117480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.11748
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380341 n_act=1228 n_pre=1212 n_ref_event=0 n_req=6753 n_rd=6653 n_rd_L2_A=0 n_write=0 n_wr_bk=395 bw_util=0.03616
n_activity=75931 dram_eff=0.1856
bk0: 434a 386951i bk1: 459a 386806i bk2: 478a 386708i bk3: 479a 386465i bk4: 479a 385328i bk5: 447a 386181i bk6: 434a 383480i bk7: 445a 382778i bk8: 380a 385611i bk9: 368a 385948i bk10: 368a 386980i bk11: 380a 386873i bk12: 356a 386753i bk13: 392a 386971i bk14: 374a 387299i bk15: 380a 386810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819488
Row_Buffer_Locality_read = 0.825492
Row_Buffer_Locality_write = 0.420000
Bank_Level_Parallism = 1.562893
Bank_Level_Parallism_Col = 1.449032
Bank_Level_Parallism_Ready = 1.221533
write_to_read_ratio_blp_rw_average = 0.080879
GrpLevelPara = 1.347201 

BW Util details:
bwutil = 0.036162 
total_CMD = 389803 
util_bw = 14096 
Wasted_Col = 17813 
Wasted_Row = 11797 
Idle = 346097 

BW Util Bottlenecks: 
RCDc_limit = 15723 
RCDWRc_limit = 329 
WTRc_limit = 1277 
RTWc_limit = 1328 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3249 
WTRc_limit_alone = 1216 
RTWc_limit_alone = 1219 

Commands details: 
total_CMD = 389803 
n_nop = 380341 
Read = 6653 
Write = 0 
L2_Alloc = 0 
L2_WB = 395 
n_act = 1228 
n_pre = 1212 
n_ref = 0 
n_req = 6753 
total_req = 7048 

Dual Bus Interface Util: 
issued_total_row = 2440 
issued_total_col = 7048 
Row_Bus_Util =  0.006260 
CoL_Bus_Util = 0.018081 
Either_Row_CoL_Bus_Util = 0.024274 
Issued_on_Two_Bus_Simul_Util = 0.000067 
issued_two_Eff = 0.002748 
queue_avg = 0.114017 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.114017
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380370 n_act=1237 n_pre=1221 n_ref_event=0 n_req=6706 n_rd=6608 n_rd_L2_A=0 n_write=0 n_wr_bk=392 bw_util=0.03592
n_activity=75681 dram_eff=0.185
bk0: 452a 386061i bk1: 465a 386770i bk2: 462a 387369i bk3: 485a 386994i bk4: 452a 385935i bk5: 464a 385840i bk6: 434a 382782i bk7: 450a 382953i bk8: 371a 385581i bk9: 378a 386012i bk10: 376a 386580i bk11: 363a 386717i bk12: 359a 386786i bk13: 359a 387079i bk14: 362a 387220i bk15: 376a 387001i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817477
Row_Buffer_Locality_read = 0.824607
Row_Buffer_Locality_write = 0.336735
Bank_Level_Parallism = 1.571696
Bank_Level_Parallism_Col = 1.453786
Bank_Level_Parallism_Ready = 1.222064
write_to_read_ratio_blp_rw_average = 0.082149
GrpLevelPara = 1.366939 

BW Util details:
bwutil = 0.035916 
total_CMD = 389803 
util_bw = 14000 
Wasted_Col = 17854 
Wasted_Row = 11859 
Idle = 346090 

BW Util Bottlenecks: 
RCDc_limit = 15902 
RCDWRc_limit = 407 
WTRc_limit = 1390 
RTWc_limit = 1466 
CCDLc_limit = 3258 
rwq = 0 
CCDLc_limit_alone = 3094 
WTRc_limit_alone = 1344 
RTWc_limit_alone = 1348 

Commands details: 
total_CMD = 389803 
n_nop = 380370 
Read = 6608 
Write = 0 
L2_Alloc = 0 
L2_WB = 392 
n_act = 1237 
n_pre = 1221 
n_ref = 0 
n_req = 6706 
total_req = 7000 

Dual Bus Interface Util: 
issued_total_row = 2458 
issued_total_col = 7000 
Row_Bus_Util =  0.006306 
CoL_Bus_Util = 0.017958 
Either_Row_CoL_Bus_Util = 0.024199 
Issued_on_Two_Bus_Simul_Util = 0.000064 
issued_two_Eff = 0.002650 
queue_avg = 0.114558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.114558
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380428 n_act=1195 n_pre=1179 n_ref_event=0 n_req=6732 n_rd=6635 n_rd_L2_A=0 n_write=0 n_wr_bk=385 bw_util=0.03602
n_activity=73962 dram_eff=0.1898
bk0: 456a 386827i bk1: 455a 386310i bk2: 477a 386799i bk3: 461a 387231i bk4: 459a 385570i bk5: 459a 385953i bk6: 418a 383834i bk7: 427a 383776i bk8: 376a 386274i bk9: 385a 385945i bk10: 374a 386975i bk11: 367a 387159i bk12: 392a 386487i bk13: 382a 387205i bk14: 369a 386808i bk15: 378a 386636i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824124
Row_Buffer_Locality_read = 0.831198
Row_Buffer_Locality_write = 0.340206
Bank_Level_Parallism = 1.571877
Bank_Level_Parallism_Col = 1.449480
Bank_Level_Parallism_Ready = 1.198584
write_to_read_ratio_blp_rw_average = 0.075129
GrpLevelPara = 1.351214 

BW Util details:
bwutil = 0.036018 
total_CMD = 389803 
util_bw = 14040 
Wasted_Col = 16986 
Wasted_Row = 11320 
Idle = 347457 

BW Util Bottlenecks: 
RCDc_limit = 15263 
RCDWRc_limit = 360 
WTRc_limit = 962 
RTWc_limit = 1363 
CCDLc_limit = 3304 
rwq = 0 
CCDLc_limit_alone = 3169 
WTRc_limit_alone = 913 
RTWc_limit_alone = 1277 

Commands details: 
total_CMD = 389803 
n_nop = 380428 
Read = 6635 
Write = 0 
L2_Alloc = 0 
L2_WB = 385 
n_act = 1195 
n_pre = 1179 
n_ref = 0 
n_req = 6732 
total_req = 7020 

Dual Bus Interface Util: 
issued_total_row = 2374 
issued_total_col = 7020 
Row_Bus_Util =  0.006090 
CoL_Bus_Util = 0.018009 
Either_Row_CoL_Bus_Util = 0.024051 
Issued_on_Two_Bus_Simul_Util = 0.000049 
issued_two_Eff = 0.002027 
queue_avg = 0.108031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.108031
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=389803 n_nop=380293 n_act=1235 n_pre=1219 n_ref_event=0 n_req=6777 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=418 bw_util=0.03638
n_activity=75341 dram_eff=0.1882
bk0: 450a 386414i bk1: 462a 386020i bk2: 456a 387014i bk3: 454a 387370i bk4: 463a 384968i bk5: 457a 384929i bk6: 426a 383402i bk7: 428a 383437i bk8: 396a 385459i bk9: 376a 385453i bk10: 395a 386834i bk11: 383a 387106i bk12: 385a 386441i bk13: 370a 386833i bk14: 396a 386823i bk15: 375a 386733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819242
Row_Buffer_Locality_read = 0.826289
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 1.632421
Bank_Level_Parallism_Col = 1.529555
Bank_Level_Parallism_Ready = 1.294662
write_to_read_ratio_blp_rw_average = 0.089149
GrpLevelPara = 1.401578 

BW Util details:
bwutil = 0.036377 
total_CMD = 389803 
util_bw = 14180 
Wasted_Col = 17856 
Wasted_Row = 11645 
Idle = 346122 

BW Util Bottlenecks: 
RCDc_limit = 15607 
RCDWRc_limit = 410 
WTRc_limit = 1472 
RTWc_limit = 1691 
CCDLc_limit = 3551 
rwq = 0 
CCDLc_limit_alone = 3331 
WTRc_limit_alone = 1394 
RTWc_limit_alone = 1549 

Commands details: 
total_CMD = 389803 
n_nop = 380293 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 418 
n_act = 1235 
n_pre = 1219 
n_ref = 0 
n_req = 6777 
total_req = 7090 

Dual Bus Interface Util: 
issued_total_row = 2454 
issued_total_col = 7090 
Row_Bus_Util =  0.006295 
CoL_Bus_Util = 0.018189 
Either_Row_CoL_Bus_Util = 0.024397 
Issued_on_Two_Bus_Simul_Util = 0.000087 
issued_two_Eff = 0.003575 
queue_avg = 0.128070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.12807

========= L2 cache stats =========
L2_cache_bank[0]: Access = 55632, Miss = 5519, Miss_rate = 0.099, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[1]: Access = 50558, Miss = 3451, Miss_rate = 0.068, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[2]: Access = 50096, Miss = 3390, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 50045, Miss = 3398, Miss_rate = 0.068, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[4]: Access = 50493, Miss = 3462, Miss_rate = 0.069, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[5]: Access = 50329, Miss = 3535, Miss_rate = 0.070, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 49855, Miss = 3392, Miss_rate = 0.068, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 49883, Miss = 3358, Miss_rate = 0.067, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 50436, Miss = 3582, Miss_rate = 0.071, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 51034, Miss = 3476, Miss_rate = 0.068, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 50438, Miss = 3448, Miss_rate = 0.068, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 50454, Miss = 3493, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 50777, Miss = 3523, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 50699, Miss = 3681, Miss_rate = 0.073, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 50902, Miss = 3605, Miss_rate = 0.071, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 50836, Miss = 3471, Miss_rate = 0.068, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 50029, Miss = 3472, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 50302, Miss = 3514, Miss_rate = 0.070, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 49809, Miss = 3399, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 49882, Miss = 3514, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 49670, Miss = 3419, Miss_rate = 0.069, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 50639, Miss = 3459, Miss_rate = 0.068, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 50141, Miss = 3554, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 50342, Miss = 3454, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1213281
L2_total_cache_misses = 85569
L2_total_cache_miss_rate = 0.0705
L2_total_cache_pending_hits = 363
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 855927
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51542
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 271370
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 454
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 5381
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 935693
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277224
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.216
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1213281
icnt_total_pkts_simt_to_mem=1213015
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 215.606
	minimum = 5
	maximum = 615
Network latency average = 78.7535
	minimum = 5
	maximum = 313
Slowest packet = 1029458
Flit latency average = 78.7535
	minimum = 5
	maximum = 313
Slowest flit = 2266801
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.438434
	minimum = 0.341195 (at node 16)
	maximum = 0.711665 (at node 4)
Accepted packet rate average = 0.438434
	minimum = 0.341195 (at node 16)
	maximum = 0.711665 (at node 4)
Injected flit rate average = 0.438434
	minimum = 0.341195 (at node 16)
	maximum = 0.711665 (at node 4)
Accepted flit rate average= 0.438434
	minimum = 0.341195 (at node 16)
	maximum = 0.711665 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 44.8448 (13 samples)
	minimum = 5 (13 samples)
	maximum = 196.231 (13 samples)
Network latency average = 27.7814 (13 samples)
	minimum = 5 (13 samples)
	maximum = 114.308 (13 samples)
Flit latency average = 27.7814 (13 samples)
	minimum = 5 (13 samples)
	maximum = 114.308 (13 samples)
Fragmentation average = 0 (13 samples)
	minimum = 0 (13 samples)
	maximum = 0 (13 samples)
Injected packet rate average = 0.148081 (13 samples)
	minimum = 0.104861 (13 samples)
	maximum = 0.363353 (13 samples)
Accepted packet rate average = 0.148081 (13 samples)
	minimum = 0.104861 (13 samples)
	maximum = 0.363829 (13 samples)
Injected flit rate average = 0.148081 (13 samples)
	minimum = 0.104861 (13 samples)
	maximum = 0.363353 (13 samples)
Accepted flit rate average = 0.148081 (13 samples)
	minimum = 0.104861 (13 samples)
	maximum = 0.363829 (13 samples)
Injected packet size average = 1 (13 samples)
Accepted packet size average = 1 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 24 sec (84 sec)
gpgpu_simulation_rate = 247547 (inst/sec)
gpgpu_simulation_rate = 2586 (cycle/sec)
gpgpu_silicon_slowdown = 323665x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 2932
gpu_sim_insn = 1323702
gpu_ipc =     451.4673
gpu_tot_sim_cycle = 220162
gpu_tot_sim_insn = 22117662
gpu_tot_ipc =     100.4609
gpu_tot_issued_cta = 1792
gpu_occupancy = 77.8140% 
gpu_tot_occupancy = 64.9091% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.4925
partiton_level_parallism_total  =       5.5562
partiton_level_parallism_util =       4.0141
partiton_level_parallism_util_total  =       7.0401
L2_BW  =      93.5430 GB/Sec
L2_BW_total  =     148.8485 GB/Sec
gpu_total_sim_rate=257182

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 948942
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0052
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 171136
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 945562
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 948942

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2655, 2765, 2817, 2894, 2714, 2445, 2651, 2664, 2765, 2532, 2695, 2557, 2962, 2545, 2453, 3003, 2182, 2332, 2309, 2378, 2736, 2319, 2556, 2305, 2594, 2165, 2510, 2507, 2736, 2348, 2365, 2560, 1862, 2533, 2612, 2322, 2305, 2250, 2334, 2156, 2024, 2073, 2012, 2047, 2126, 2059, 2379, 2195, 1977, 2139, 2043, 1993, 2104, 2251, 1853, 1637, 1871, 2058, 1851, 2158, 1795, 1679, 1659, 2052, 
gpgpu_n_tot_thrd_icount = 57485600
gpgpu_n_tot_w_icount = 1796425
gpgpu_n_stall_shd_mem = 926537
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 937741
gpgpu_n_mem_write_global = 285416
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 805487
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1467020	W0_Idle:852678	W0_Scoreboard:6393819	W1:392777	W2:190608	W3:134723	W4:109058	W5:84019	W6:56624	W7:40107	W8:25994	W9:20103	W10:17217	W11:17927	W12:19348	W13:22458	W14:22054	W15:24801	W16:22228	W17:18569	W18:13936	W19:8154	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
single_issue_nums: WS0:354804	WS1:354629	WS2:355196	WS3:358296	
dual_issue_nums: WS0:46592	WS1:46661	WS2:46586	WS3:46911	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7501928 {8:937741,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11416640 {40:285416,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 37509640 {40:937741,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2283328 {8:285416,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 225 
max_icnt2sh_latency = 617 
averagemflatency = 444 
avg_icnt2mem_latency = 239 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 75 
mrq_lat_table:61218 	3934 	2534 	2926 	8372 	1714 	171 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	353300 	381732 	477254 	10899 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	142222 	95372 	42004 	50753 	85216 	200833 	606384 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	271147 	262930 	155918 	131907 	149553 	150235 	96530 	4965 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	240 	109 	94 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        36        44        48        41        48        37        31        27        41        44        53        57        57        56        42        34 
dram[1]:        41        38        42        56        44        40        17        25        40        38        58        58        53        51        45        36 
dram[2]:        45        44        50        39        47        45        39        26        42        48        55        55        54        55        43        35 
dram[3]:        44        40        53        46        43        42        24        27        42        40        54        57        53        56        34        35 
dram[4]:        38        42        48        45        43        41        25        22        32        39        56        50        47        46        35        33 
dram[5]:        41        43        44        53        43        39        27        33        39        38        51        57        43        44        39        42 
dram[6]:        39        40        50        56        40        48        35        32        39        32        55        57        47        45        34        35 
dram[7]:        49        42        40        42        44        43        32        30        45        43        48        57        49        49        36        39 
dram[8]:        40        43        42        42        43        39        22        18        40        40        57        56        49        49        38        33 
dram[9]:        48        45        49        43        40        40        24        24        42        42        56        61        48        45        42        45 
dram[10]:        40        35        48        50        47        39        29        24        50        38        62        58        49        47        40        40 
dram[11]:        39        43        55        52        35        36        30        34        37        36        59        58        45        46        43        37 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      6552      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8754      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.775000  5.914634  7.476191  9.140000  7.138462  5.395349  3.523077  4.100000  4.348837  4.445783  6.610169  6.274194  5.950000  7.787234  7.615385  7.038462 
dram[1]:  5.828948  6.102564  6.213333  9.200000  6.647059  5.950000  3.352941  3.527559  5.388060  4.821918  7.076923  7.113207  6.886793  6.724138  8.326087  6.543859 
dram[2]:  5.357143  6.493333  9.411765  7.045455  5.891566  6.394737  3.713178  3.635659  5.171429  6.166667  6.637931  6.241379  6.534483  6.362069  6.631579  5.830769 
dram[3]:  5.675000  5.789474  9.000000  6.126582  5.072917  6.160000  3.703390  3.702479  5.130435  4.559524  7.375000  6.462963  7.400000  6.685185  6.338983  6.322034 
dram[4]:  5.825000  7.015385  9.893617  8.679245  5.239130  5.388889  3.515385  3.781250  4.055555  4.621951  7.576923  6.368421  6.360656  5.646154  5.707692  5.876923 
dram[5]:  5.444445  5.379310  9.354167  8.980769  6.184210  5.406977  4.016260  3.770992  4.367816  4.662500  5.298508  6.740741  7.560000  6.482759  6.586207  5.550725 
dram[6]:  6.561644  6.838235  8.070175  6.452055  5.494118  5.818182  3.527778  4.000000  4.920000  4.352941  6.607143  5.661539  6.410714  6.016129  6.078125  4.340659 
dram[7]:  6.407895  6.256757  8.133333  7.188406  6.351351  6.293334  3.578125  3.648438  4.737500  5.352941  6.568965  6.186440  5.940299  5.382353  6.209677  5.848485 
dram[8]:  7.233333  7.171875  7.546875  6.914286  5.103093  6.969697  3.432836  3.525926  4.578313  4.658228  6.344828  6.031746  5.235294  6.140625  7.392157  6.031746 
dram[9]:  5.416667  7.412698  9.058824  8.133333  5.825000  6.373333  3.237762  3.453237  4.524390  4.909091  5.529412  5.584615  5.625000  5.983333  6.703704  6.406780 
dram[10]:  7.600000  5.641975  8.135593  9.260000  5.511628  6.142857  3.655738  3.838983  5.295774  4.425287  6.800000  6.553571  5.458333  6.821429  5.723077  5.521739 
dram[11]:  6.550725  5.626506  9.520833 10.088889  4.810000  4.806122  3.783333  3.823529  4.658823  4.177778  6.810345  6.963636  5.301370  6.305085  6.540984  6.096774 
average row locality = 80883/14422 = 5.608307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       460       483       469       456       452       452       430       425       373       369       390       389       357       365       396       365 
dram[1]:       442       475       462       459       440       463       427       422       361       352       368       377       365       389       383       373 
dram[2]:       449       485       478       463       474       471       451       443       362       370       385       362       378       369       376       377 
dram[3]:       453       439       465       480       473       448       410       421       354       383       354       349       369       361       373       373 
dram[4]:       462       455       463       459       466       469       431       455       365       379       394       363       388       367       369       381 
dram[5]:       441       466       448       465       459       451       463       465       380       373       355       364       378       375       381       381 
dram[6]:       477       465       458       468       454       495       478       455       369       370       370       368       358       373       389       389 
dram[7]:       486       463       482       491       459       461       433       438       379       364       381       365       395       366       384       385 
dram[8]:       434       459       478       479       479       447       434       445       380       368       368       380       356       392       374       380 
dram[9]:       452       465       462       485       452       464       434       450       371       378       376       363       359       359       362       376 
dram[10]:       456       455       477       461       459       459       418       427       376       385       374       367       392       382       369       378 
dram[11]:       450       462       456       454       463       457       426       428       396       376       395       383       385       370       396       375 
total dram reads = 79734
bank skew: 495/349 = 1.42
chip skew: 6736/6505 = 1.04
number of total write accesses:
dram[0]:         8         7         8         3        48        47       112       104         1         0         0         0         0         4         0         4 
dram[1]:         4         4        13         4        48        49       116       104         0         0         0         0         0         4         0         0 
dram[2]:         4         8         8         8        60        60       111       101         0         0         0         0         4         0         8         8 
dram[3]:         4         4        12        16        56        56       108       108         0         0         0         0         4         0         4         0 
dram[4]:        16         4         8         1        64        64       104       116         0         0         0         0         0         0         8         4 
dram[5]:         0         8         4         8        44        56       123       115         0         0         0         0         0         4         4         8 
dram[6]:         8         0         6        12        52        65       119       100         0         0         0         0         4         0         0        24 
dram[7]:         4         0        24        20        44        44       100       116         0         0         0         0        12         0         4         4 
dram[8]:         0         0        18        20        61        52       104       124         0         0         0         0         0         4        12         0 
dram[9]:        12         8         0        12        56        56       116       120         0         0         0         0         4         0         0         8 
dram[10]:         0         8        12         7        59        56       112       104         0         0         0         0         4         0        11        12 
dram[11]:         8        18         4         0        72        56       112       108         0         0         0         0         8         8        12        12 
total dram writes = 4559
min_bank_accesses = 0!
chip skew: 418/346 = 1.21
average mf latency per bank:
dram[0]:       5120      4926      4731      5023      4373      4359      3943      4040     15412      8636     13047     12695     13131     12854      5007      5293
dram[1]:       5461      4584      4599      4377      4341      4037      3846      3685      8838      8231     13156     11445     12417     11043      5252      4753
dram[2]:       5283      4388      4605      4232      4118      3610      3701      3614      8739      7677     13092     12197     12509     11246      5113      4505
dram[3]:       5072      5159      4373      4169      4057      4164      3887      3778      8556      7802     13048     13078     11583     12381      4979      5015
dram[4]:       4654      5186      4349      4755      3851      4020      3544      3685      7921      8584     11520     13393     10946     12595      4798      5102
dram[5]:       5250      4665      4885      4382      4267      3907      3618      3248      8404      8197     14071     12486     12749     11267      5101      4745
dram[6]:       4939      4737      4654      4111      4271      3630      3340      3318      8287      7741     13343     12050     12682     11056      5156      4165
dram[7]:       4849      4942      4300      4105      4426      4133      3987      3572      8474      8252     13648     12597     11416     11850      5106      4667
dram[8]:       5350      4746      4511      4047      3855      4034      3821      3341      8332      7875     13905     11795     12334     10012      5095      4665
dram[9]:       4871      4416      4586      4073      4177      3852      3742      3314      8329      7454     12978     12114     11492     10609      5113      4439
dram[10]:       5003      5018      4329      4705      3958      4360      3587      4058      7994      8166     12727     13637     10448     11723      4854      4974
dram[11]:       4772      4625      4227      4531      3856      3905      3593      3545      7573      7769     11827     11907     10162     10793      4563      4619
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       929      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       958      1101       960
dram[2]:       1133       932      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151       993      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304       987      1281       931      1272       956      1323       979      1246       986      1264       992      1196      1033
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385771 n_act=1176 n_pre=1160 n_ref_event=94363668859552 n_req=6719 n_rd=6631 n_rd_L2_A=0 n_write=0 n_wr_bk=346 bw_util=0.03532
n_activity=74284 dram_eff=0.1878
bk0: 460a 391430i bk1: 483a 391233i bk2: 469a 391896i bk3: 456a 392560i bk4: 452a 391534i bk5: 452a 390980i bk6: 430a 388846i bk7: 425a 389052i bk8: 373a 390912i bk9: 369a 391009i bk10: 390a 392135i bk11: 389a 392234i bk12: 357a 392210i bk13: 365a 392579i bk14: 396a 392525i bk15: 365a 392590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826313
Row_Buffer_Locality_read = 0.832303
Row_Buffer_Locality_write = 0.375000
Bank_Level_Parallism = 1.563192
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.236509
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035321 
total_CMD = 395063 
util_bw = 13954 
Wasted_Col = 17293 
Wasted_Row = 11437 
Idle = 352379 

BW Util Bottlenecks: 
RCDc_limit = 15096 
RCDWRc_limit = 354 
WTRc_limit = 1305 
RTWc_limit = 1113 
CCDLc_limit = 3438 
rwq = 0 
CCDLc_limit_alone = 3295 
WTRc_limit_alone = 1237 
RTWc_limit_alone = 1038 

Commands details: 
total_CMD = 395063 
n_nop = 385771 
Read = 6631 
Write = 0 
L2_Alloc = 0 
L2_WB = 346 
n_act = 1176 
n_pre = 1160 
n_ref = 94363668859552 
n_req = 6719 
total_req = 6977 

Dual Bus Interface Util: 
issued_total_row = 2336 
issued_total_col = 6977 
Row_Bus_Util =  0.005913 
CoL_Bus_Util = 0.017660 
Either_Row_CoL_Bus_Util = 0.023520 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002260 
queue_avg = 0.111268 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.111268
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385881 n_act=1158 n_pre=1142 n_ref_event=94363669719184 n_req=6646 n_rd=6558 n_rd_L2_A=0 n_write=0 n_wr_bk=346 bw_util=0.03495
n_activity=73686 dram_eff=0.1874
bk0: 442a 391560i bk1: 475a 391695i bk2: 462a 391569i bk3: 459a 392350i bk4: 440a 391640i bk5: 463a 390945i bk6: 427a 388318i bk7: 422a 388740i bk8: 361a 391441i bk9: 352a 391417i bk10: 368a 392387i bk11: 377a 392402i bk12: 365a 392560i bk13: 389a 392398i bk14: 383a 392530i bk15: 373a 392377i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827114
Row_Buffer_Locality_read = 0.831961
Row_Buffer_Locality_write = 0.465909
Bank_Level_Parallism = 1.556805
Bank_Level_Parallism_Col = 1.463943
Bank_Level_Parallism_Ready = 1.218292
write_to_read_ratio_blp_rw_average = 0.074098
GrpLevelPara = 1.353087 

BW Util details:
bwutil = 0.034951 
total_CMD = 395063 
util_bw = 13808 
Wasted_Col = 17066 
Wasted_Row = 11457 
Idle = 352732 

BW Util Bottlenecks: 
RCDc_limit = 15003 
RCDWRc_limit = 268 
WTRc_limit = 1545 
RTWc_limit = 1219 
CCDLc_limit = 3431 
rwq = 0 
CCDLc_limit_alone = 3233 
WTRc_limit_alone = 1453 
RTWc_limit_alone = 1113 

Commands details: 
total_CMD = 395063 
n_nop = 385881 
Read = 6558 
Write = 0 
L2_Alloc = 0 
L2_WB = 346 
n_act = 1158 
n_pre = 1142 
n_ref = 94363669719184 
n_req = 6646 
total_req = 6904 

Dual Bus Interface Util: 
issued_total_row = 2300 
issued_total_col = 6904 
Row_Bus_Util =  0.005822 
CoL_Bus_Util = 0.017476 
Either_Row_CoL_Bus_Util = 0.023242 
Issued_on_Two_Bus_Simul_Util = 0.000056 
issued_two_Eff = 0.002396 
queue_avg = 0.114468 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.114468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385660 n_act=1187 n_pre=1171 n_ref_event=0 n_req=6789 n_rd=6693 n_rd_L2_A=0 n_write=0 n_wr_bk=380 bw_util=0.03581
n_activity=74252 dram_eff=0.1905
bk0: 449a 391238i bk1: 485a 391405i bk2: 478a 392494i bk3: 463a 391990i bk4: 474a 391146i bk5: 471a 391045i bk6: 451a 388533i bk7: 443a 388690i bk8: 362a 391440i bk9: 370a 391810i bk10: 385a 392272i bk11: 362a 392407i bk12: 378a 392139i bk13: 369a 392241i bk14: 376a 392051i bk15: 377a 391964i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.826631
Row_Buffer_Locality_read = 0.832810
Row_Buffer_Locality_write = 0.395833
Bank_Level_Parallism = 1.579105
Bank_Level_Parallism_Col = 1.479778
Bank_Level_Parallism_Ready = 1.242697
write_to_read_ratio_blp_rw_average = 0.073457
GrpLevelPara = 1.352964 

BW Util details:
bwutil = 0.035807 
total_CMD = 395063 
util_bw = 14146 
Wasted_Col = 17405 
Wasted_Row = 11277 
Idle = 352235 

BW Util Bottlenecks: 
RCDc_limit = 15237 
RCDWRc_limit = 348 
WTRc_limit = 1176 
RTWc_limit = 1136 
CCDLc_limit = 3652 
rwq = 0 
CCDLc_limit_alone = 3485 
WTRc_limit_alone = 1098 
RTWc_limit_alone = 1047 

Commands details: 
total_CMD = 395063 
n_nop = 385660 
Read = 6693 
Write = 0 
L2_Alloc = 0 
L2_WB = 380 
n_act = 1187 
n_pre = 1171 
n_ref = 0 
n_req = 6789 
total_req = 7073 

Dual Bus Interface Util: 
issued_total_row = 2358 
issued_total_col = 7073 
Row_Bus_Util =  0.005969 
CoL_Bus_Util = 0.017903 
Either_Row_CoL_Bus_Util = 0.023801 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002978 
queue_avg = 0.116918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.116918
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385862 n_act=1182 n_pre=1166 n_ref_event=0 n_req=6598 n_rd=6505 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.03481
n_activity=74857 dram_eff=0.1837
bk0: 453a 391296i bk1: 439a 391502i bk2: 465a 392275i bk3: 480a 391402i bk4: 473a 390583i bk5: 448a 391052i bk6: 410a 388913i bk7: 421a 388874i bk8: 354a 391484i bk9: 383a 391023i bk10: 354a 392608i bk11: 349a 392622i bk12: 369a 392625i bk13: 361a 392514i bk14: 373a 392404i bk15: 373a 392348i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822067
Row_Buffer_Locality_read = 0.827978
Row_Buffer_Locality_write = 0.408602
Bank_Level_Parallism = 1.566830
Bank_Level_Parallism_Col = 1.476396
Bank_Level_Parallism_Ready = 1.266541
write_to_read_ratio_blp_rw_average = 0.081052
GrpLevelPara = 1.366647 

BW Util details:
bwutil = 0.034815 
total_CMD = 395063 
util_bw = 13754 
Wasted_Col = 17244 
Wasted_Row = 11674 
Idle = 352391 

BW Util Bottlenecks: 
RCDc_limit = 15247 
RCDWRc_limit = 334 
WTRc_limit = 1224 
RTWc_limit = 1209 
CCDLc_limit = 3186 
rwq = 0 
CCDLc_limit_alone = 3037 
WTRc_limit_alone = 1154 
RTWc_limit_alone = 1130 

Commands details: 
total_CMD = 395063 
n_nop = 385862 
Read = 6505 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 1182 
n_pre = 1166 
n_ref = 0 
n_req = 6598 
total_req = 6877 

Dual Bus Interface Util: 
issued_total_row = 2348 
issued_total_col = 6877 
Row_Bus_Util =  0.005943 
CoL_Bus_Util = 0.017407 
Either_Row_CoL_Bus_Util = 0.023290 
Issued_on_Two_Bus_Simul_Util = 0.000061 
issued_two_Eff = 0.002608 
queue_avg = 0.120583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.120583
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385594 n_act=1229 n_pre=1213 n_ref_event=0 n_req=6764 n_rd=6666 n_rd_L2_A=0 n_write=0 n_wr_bk=389 bw_util=0.03572
n_activity=75880 dram_eff=0.186
bk0: 462a 391348i bk1: 455a 391935i bk2: 463a 392622i bk3: 459a 392528i bk4: 466a 390410i bk5: 469a 390546i bk6: 431a 388953i bk7: 455a 388655i bk8: 365a 390921i bk9: 379a 391095i bk10: 394a 392401i bk11: 363a 392458i bk12: 388a 392240i bk13: 367a 392282i bk14: 369a 392166i bk15: 381a 391968i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819338
Row_Buffer_Locality_read = 0.826283
Row_Buffer_Locality_write = 0.346939
Bank_Level_Parallism = 1.557230
Bank_Level_Parallism_Col = 1.432243
Bank_Level_Parallism_Ready = 1.206251
write_to_read_ratio_blp_rw_average = 0.086116
GrpLevelPara = 1.335746 

BW Util details:
bwutil = 0.035716 
total_CMD = 395063 
util_bw = 14110 
Wasted_Col = 17924 
Wasted_Row = 11639 
Idle = 351390 

BW Util Bottlenecks: 
RCDc_limit = 15680 
RCDWRc_limit = 372 
WTRc_limit = 1133 
RTWc_limit = 1464 
CCDLc_limit = 3696 
rwq = 0 
CCDLc_limit_alone = 3497 
WTRc_limit_alone = 1065 
RTWc_limit_alone = 1333 

Commands details: 
total_CMD = 395063 
n_nop = 385594 
Read = 6666 
Write = 0 
L2_Alloc = 0 
L2_WB = 389 
n_act = 1229 
n_pre = 1213 
n_ref = 0 
n_req = 6764 
total_req = 7055 

Dual Bus Interface Util: 
issued_total_row = 2442 
issued_total_col = 7055 
Row_Bus_Util =  0.006181 
CoL_Bus_Util = 0.017858 
Either_Row_CoL_Bus_Util = 0.023968 
Issued_on_Two_Bus_Simul_Util = 0.000071 
issued_two_Eff = 0.002957 
queue_avg = 0.109557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.109557
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385652 n_act=1217 n_pre=1201 n_ref_event=0 n_req=6739 n_rd=6645 n_rd_L2_A=0 n_write=0 n_wr_bk=374 bw_util=0.03553
n_activity=75351 dram_eff=0.1863
bk0: 441a 391273i bk1: 466a 390875i bk2: 448a 392502i bk3: 465a 392118i bk4: 459a 391483i bk5: 451a 390757i bk6: 463a 388192i bk7: 465a 388370i bk8: 380a 390868i bk9: 373a 391114i bk10: 355a 391956i bk11: 364a 392461i bk12: 378a 392580i bk13: 375a 392297i bk14: 381a 392118i bk15: 381a 391819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.820893
Row_Buffer_Locality_read = 0.826787
Row_Buffer_Locality_write = 0.404255
Bank_Level_Parallism = 1.608685
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.307312
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.035534 
total_CMD = 395063 
util_bw = 14038 
Wasted_Col = 17550 
Wasted_Row = 11803 
Idle = 351672 

BW Util Bottlenecks: 
RCDc_limit = 15547 
RCDWRc_limit = 350 
WTRc_limit = 1290 
RTWc_limit = 1391 
CCDLc_limit = 3412 
rwq = 0 
CCDLc_limit_alone = 3248 
WTRc_limit_alone = 1210 
RTWc_limit_alone = 1307 

Commands details: 
total_CMD = 395063 
n_nop = 385652 
Read = 6645 
Write = 0 
L2_Alloc = 0 
L2_WB = 374 
n_act = 1217 
n_pre = 1201 
n_ref = 0 
n_req = 6739 
total_req = 7019 

Dual Bus Interface Util: 
issued_total_row = 2418 
issued_total_col = 7019 
Row_Bus_Util =  0.006121 
CoL_Bus_Util = 0.017767 
Either_Row_CoL_Bus_Util = 0.023822 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002763 
queue_avg = 0.133447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=32 avg=0.133447
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385430 n_act=1272 n_pre=1256 n_ref_event=4568229571824690154 n_req=6835 n_rd=6736 n_rd_L2_A=0 n_write=0 n_wr_bk=390 bw_util=0.03608
n_activity=78918 dram_eff=0.1806
bk0: 477a 391231i bk1: 465a 391625i bk2: 458a 391993i bk3: 468a 391578i bk4: 454a 391078i bk5: 495a 390495i bk6: 478a 387872i bk7: 455a 388953i bk8: 369a 391290i bk9: 370a 391156i bk10: 370a 392336i bk11: 368a 392190i bk12: 358a 392416i bk13: 373a 392299i bk14: 389a 392071i bk15: 389a 391024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815362
Row_Buffer_Locality_read = 0.822595
Row_Buffer_Locality_write = 0.323232
Bank_Level_Parallism = 1.560282
Bank_Level_Parallism_Col = 1.476578
Bank_Level_Parallism_Ready = 1.271031
write_to_read_ratio_blp_rw_average = 0.075667
GrpLevelPara = 1.357485 

BW Util details:
bwutil = 0.036075 
total_CMD = 395063 
util_bw = 14252 
Wasted_Col = 18592 
Wasted_Row = 12663 
Idle = 349556 

BW Util Bottlenecks: 
RCDc_limit = 16414 
RCDWRc_limit = 402 
WTRc_limit = 1493 
RTWc_limit = 1349 
CCDLc_limit = 3461 
rwq = 0 
CCDLc_limit_alone = 3312 
WTRc_limit_alone = 1423 
RTWc_limit_alone = 1270 

Commands details: 
total_CMD = 395063 
n_nop = 385430 
Read = 6736 
Write = 0 
L2_Alloc = 0 
L2_WB = 390 
n_act = 1272 
n_pre = 1256 
n_ref = 4568229571824690154 
n_req = 6835 
total_req = 7126 

Dual Bus Interface Util: 
issued_total_row = 2528 
issued_total_col = 7126 
Row_Bus_Util =  0.006399 
CoL_Bus_Util = 0.018038 
Either_Row_CoL_Bus_Util = 0.024383 
Issued_on_Two_Bus_Simul_Util = 0.000053 
issued_two_Eff = 0.002180 
queue_avg = 0.117637 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.117637
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385556 n_act=1223 n_pre=1207 n_ref_event=0 n_req=6825 n_rd=6732 n_rd_L2_A=0 n_write=0 n_wr_bk=372 bw_util=0.03596
n_activity=75614 dram_eff=0.1879
bk0: 486a 391406i bk1: 463a 391584i bk2: 482a 391990i bk3: 491a 391836i bk4: 459a 391345i bk5: 461a 391510i bk6: 433a 388975i bk7: 438a 388368i bk8: 379a 391139i bk9: 364a 391671i bk10: 381a 392168i bk11: 365a 392132i bk12: 395a 391831i bk13: 366a 392145i bk14: 384a 392118i bk15: 385a 391850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822418
Row_Buffer_Locality_read = 0.827837
Row_Buffer_Locality_write = 0.430108
Bank_Level_Parallism = 1.582784
Bank_Level_Parallism_Col = 1.456798
Bank_Level_Parallism_Ready = 1.198938
write_to_read_ratio_blp_rw_average = 0.078861
GrpLevelPara = 1.359678 

BW Util details:
bwutil = 0.035964 
total_CMD = 395063 
util_bw = 14208 
Wasted_Col = 17576 
Wasted_Row = 11601 
Idle = 351678 

BW Util Bottlenecks: 
RCDc_limit = 15626 
RCDWRc_limit = 323 
WTRc_limit = 1467 
RTWc_limit = 1326 
CCDLc_limit = 3583 
rwq = 0 
CCDLc_limit_alone = 3387 
WTRc_limit_alone = 1369 
RTWc_limit_alone = 1228 

Commands details: 
total_CMD = 395063 
n_nop = 385556 
Read = 6732 
Write = 0 
L2_Alloc = 0 
L2_WB = 372 
n_act = 1223 
n_pre = 1207 
n_ref = 0 
n_req = 6825 
total_req = 7104 

Dual Bus Interface Util: 
issued_total_row = 2430 
issued_total_col = 7104 
Row_Bus_Util =  0.006151 
CoL_Bus_Util = 0.017982 
Either_Row_CoL_Bus_Util = 0.024065 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.002840 
queue_avg = 0.115916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.115916
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385601 n_act=1228 n_pre=1212 n_ref_event=0 n_req=6753 n_rd=6653 n_rd_L2_A=0 n_write=0 n_wr_bk=395 bw_util=0.03568
n_activity=75931 dram_eff=0.1856
bk0: 434a 392211i bk1: 459a 392066i bk2: 478a 391968i bk3: 479a 391725i bk4: 479a 390588i bk5: 447a 391441i bk6: 434a 388740i bk7: 445a 388038i bk8: 380a 390871i bk9: 368a 391208i bk10: 368a 392240i bk11: 380a 392133i bk12: 356a 392013i bk13: 392a 392231i bk14: 374a 392559i bk15: 380a 392070i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819488
Row_Buffer_Locality_read = 0.825492
Row_Buffer_Locality_write = 0.420000
Bank_Level_Parallism = 1.562893
Bank_Level_Parallism_Col = 1.449032
Bank_Level_Parallism_Ready = 1.221533
write_to_read_ratio_blp_rw_average = 0.080879
GrpLevelPara = 1.347201 

BW Util details:
bwutil = 0.035680 
total_CMD = 395063 
util_bw = 14096 
Wasted_Col = 17813 
Wasted_Row = 11797 
Idle = 351357 

BW Util Bottlenecks: 
RCDc_limit = 15723 
RCDWRc_limit = 329 
WTRc_limit = 1277 
RTWc_limit = 1328 
CCDLc_limit = 3419 
rwq = 0 
CCDLc_limit_alone = 3249 
WTRc_limit_alone = 1216 
RTWc_limit_alone = 1219 

Commands details: 
total_CMD = 395063 
n_nop = 385601 
Read = 6653 
Write = 0 
L2_Alloc = 0 
L2_WB = 395 
n_act = 1228 
n_pre = 1212 
n_ref = 0 
n_req = 6753 
total_req = 7048 

Dual Bus Interface Util: 
issued_total_row = 2440 
issued_total_col = 7048 
Row_Bus_Util =  0.006176 
CoL_Bus_Util = 0.017840 
Either_Row_CoL_Bus_Util = 0.023951 
Issued_on_Two_Bus_Simul_Util = 0.000066 
issued_two_Eff = 0.002748 
queue_avg = 0.112499 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.112499
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385630 n_act=1237 n_pre=1221 n_ref_event=0 n_req=6706 n_rd=6608 n_rd_L2_A=0 n_write=0 n_wr_bk=392 bw_util=0.03544
n_activity=75681 dram_eff=0.185
bk0: 452a 391321i bk1: 465a 392030i bk2: 462a 392629i bk3: 485a 392254i bk4: 452a 391195i bk5: 464a 391100i bk6: 434a 388042i bk7: 450a 388213i bk8: 371a 390841i bk9: 378a 391272i bk10: 376a 391840i bk11: 363a 391977i bk12: 359a 392046i bk13: 359a 392339i bk14: 362a 392480i bk15: 376a 392261i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.817477
Row_Buffer_Locality_read = 0.824607
Row_Buffer_Locality_write = 0.336735
Bank_Level_Parallism = 1.571696
Bank_Level_Parallism_Col = 1.453786
Bank_Level_Parallism_Ready = 1.222064
write_to_read_ratio_blp_rw_average = 0.082149
GrpLevelPara = 1.366939 

BW Util details:
bwutil = 0.035437 
total_CMD = 395063 
util_bw = 14000 
Wasted_Col = 17854 
Wasted_Row = 11859 
Idle = 351350 

BW Util Bottlenecks: 
RCDc_limit = 15902 
RCDWRc_limit = 407 
WTRc_limit = 1390 
RTWc_limit = 1466 
CCDLc_limit = 3258 
rwq = 0 
CCDLc_limit_alone = 3094 
WTRc_limit_alone = 1344 
RTWc_limit_alone = 1348 

Commands details: 
total_CMD = 395063 
n_nop = 385630 
Read = 6608 
Write = 0 
L2_Alloc = 0 
L2_WB = 392 
n_act = 1237 
n_pre = 1221 
n_ref = 0 
n_req = 6706 
total_req = 7000 

Dual Bus Interface Util: 
issued_total_row = 2458 
issued_total_col = 7000 
Row_Bus_Util =  0.006222 
CoL_Bus_Util = 0.017719 
Either_Row_CoL_Bus_Util = 0.023877 
Issued_on_Two_Bus_Simul_Util = 0.000063 
issued_two_Eff = 0.002650 
queue_avg = 0.113033 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=27 avg=0.113033
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385688 n_act=1195 n_pre=1179 n_ref_event=0 n_req=6732 n_rd=6635 n_rd_L2_A=0 n_write=0 n_wr_bk=385 bw_util=0.03554
n_activity=73962 dram_eff=0.1898
bk0: 456a 392087i bk1: 455a 391570i bk2: 477a 392059i bk3: 461a 392491i bk4: 459a 390830i bk5: 459a 391213i bk6: 418a 389094i bk7: 427a 389036i bk8: 376a 391534i bk9: 385a 391205i bk10: 374a 392235i bk11: 367a 392419i bk12: 392a 391747i bk13: 382a 392465i bk14: 369a 392068i bk15: 378a 391896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.824124
Row_Buffer_Locality_read = 0.831198
Row_Buffer_Locality_write = 0.340206
Bank_Level_Parallism = 1.571877
Bank_Level_Parallism_Col = 1.449480
Bank_Level_Parallism_Ready = 1.198584
write_to_read_ratio_blp_rw_average = 0.075129
GrpLevelPara = 1.351214 

BW Util details:
bwutil = 0.035539 
total_CMD = 395063 
util_bw = 14040 
Wasted_Col = 16986 
Wasted_Row = 11320 
Idle = 352717 

BW Util Bottlenecks: 
RCDc_limit = 15263 
RCDWRc_limit = 360 
WTRc_limit = 962 
RTWc_limit = 1363 
CCDLc_limit = 3304 
rwq = 0 
CCDLc_limit_alone = 3169 
WTRc_limit_alone = 913 
RTWc_limit_alone = 1277 

Commands details: 
total_CMD = 395063 
n_nop = 385688 
Read = 6635 
Write = 0 
L2_Alloc = 0 
L2_WB = 385 
n_act = 1195 
n_pre = 1179 
n_ref = 0 
n_req = 6732 
total_req = 7020 

Dual Bus Interface Util: 
issued_total_row = 2374 
issued_total_col = 7020 
Row_Bus_Util =  0.006009 
CoL_Bus_Util = 0.017769 
Either_Row_CoL_Bus_Util = 0.023730 
Issued_on_Two_Bus_Simul_Util = 0.000048 
issued_two_Eff = 0.002027 
queue_avg = 0.106593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.106593
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=395063 n_nop=385553 n_act=1235 n_pre=1219 n_ref_event=0 n_req=6777 n_rd=6672 n_rd_L2_A=0 n_write=0 n_wr_bk=418 bw_util=0.03589
n_activity=75341 dram_eff=0.1882
bk0: 450a 391674i bk1: 462a 391280i bk2: 456a 392274i bk3: 454a 392630i bk4: 463a 390228i bk5: 457a 390189i bk6: 426a 388662i bk7: 428a 388697i bk8: 396a 390719i bk9: 376a 390713i bk10: 395a 392094i bk11: 383a 392366i bk12: 385a 391701i bk13: 370a 392093i bk14: 396a 392083i bk15: 375a 391993i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.819242
Row_Buffer_Locality_read = 0.826289
Row_Buffer_Locality_write = 0.371429
Bank_Level_Parallism = 1.632421
Bank_Level_Parallism_Col = 1.529555
Bank_Level_Parallism_Ready = 1.294662
write_to_read_ratio_blp_rw_average = 0.089149
GrpLevelPara = 1.401578 

BW Util details:
bwutil = 0.035893 
total_CMD = 395063 
util_bw = 14180 
Wasted_Col = 17856 
Wasted_Row = 11645 
Idle = 351382 

BW Util Bottlenecks: 
RCDc_limit = 15607 
RCDWRc_limit = 410 
WTRc_limit = 1472 
RTWc_limit = 1691 
CCDLc_limit = 3551 
rwq = 0 
CCDLc_limit_alone = 3331 
WTRc_limit_alone = 1394 
RTWc_limit_alone = 1549 

Commands details: 
total_CMD = 395063 
n_nop = 385553 
Read = 6672 
Write = 0 
L2_Alloc = 0 
L2_WB = 418 
n_act = 1235 
n_pre = 1219 
n_ref = 0 
n_req = 6777 
total_req = 7090 

Dual Bus Interface Util: 
issued_total_row = 2454 
issued_total_col = 7090 
Row_Bus_Util =  0.006212 
CoL_Bus_Util = 0.017947 
Either_Row_CoL_Bus_Util = 0.024072 
Issued_on_Two_Bus_Simul_Util = 0.000086 
issued_two_Eff = 0.003575 
queue_avg = 0.126365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=31 avg=0.126365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 58024, Miss = 7639, Miss_rate = 0.132, Pending_hits = 82, Reservation_fails = 0
L2_cache_bank[1]: Access = 50902, Miss = 3515, Miss_rate = 0.069, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[2]: Access = 50440, Miss = 3454, Miss_rate = 0.068, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[3]: Access = 50389, Miss = 3462, Miss_rate = 0.069, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[4]: Access = 50837, Miss = 3526, Miss_rate = 0.069, Pending_hits = 56, Reservation_fails = 0
L2_cache_bank[5]: Access = 50673, Miss = 3591, Miss_rate = 0.071, Pending_hits = 55, Reservation_fails = 0
L2_cache_bank[6]: Access = 50199, Miss = 3456, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[7]: Access = 50227, Miss = 3426, Miss_rate = 0.068, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[8]: Access = 50776, Miss = 3634, Miss_rate = 0.072, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[9]: Access = 51374, Miss = 3536, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[10]: Access = 50778, Miss = 3508, Miss_rate = 0.069, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[11]: Access = 50794, Miss = 3549, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[12]: Access = 51117, Miss = 3575, Miss_rate = 0.070, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 51039, Miss = 3733, Miss_rate = 0.073, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 51242, Miss = 3661, Miss_rate = 0.071, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[15]: Access = 51176, Miss = 3531, Miss_rate = 0.069, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[16]: Access = 50369, Miss = 3532, Miss_rate = 0.070, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[17]: Access = 50642, Miss = 3582, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[18]: Access = 50149, Miss = 3463, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 50222, Miss = 3582, Miss_rate = 0.071, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[20]: Access = 50010, Miss = 3487, Miss_rate = 0.070, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[21]: Access = 50979, Miss = 3523, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[22]: Access = 50481, Miss = 3614, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[23]: Access = 50682, Miss = 3518, Miss_rate = 0.069, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1223521
L2_total_cache_misses = 89097
L2_total_cache_miss_rate = 0.0728
L2_total_cache_pending_hits = 363
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 857975
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 58
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 28166
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 51542
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 276034
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 825
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 8538
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 937741
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285416
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.215
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=1223521
icnt_total_pkts_simt_to_mem=1223255
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 100.81
	minimum = 5
	maximum = 458
Network latency average = 83.7448
	minimum = 5
	maximum = 336
Slowest packet = 2428313
Flit latency average = 83.7448
	minimum = 5
	maximum = 336
Slowest flit = 2434339
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.183816
	minimum = 0.115962 (at node 22)
	maximum = 0.815825 (at node 14)
Accepted packet rate average = 0.183816
	minimum = 0.115962 (at node 22)
	maximum = 0.815825 (at node 14)
Injected flit rate average = 0.183816
	minimum = 0.115962 (at node 22)
	maximum = 0.815825 (at node 14)
Accepted flit rate average= 0.183816
	minimum = 0.115962 (at node 22)
	maximum = 0.815825 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 48.8423 (14 samples)
	minimum = 5 (14 samples)
	maximum = 214.929 (14 samples)
Network latency average = 31.7788 (14 samples)
	minimum = 5 (14 samples)
	maximum = 130.143 (14 samples)
Flit latency average = 31.7788 (14 samples)
	minimum = 5 (14 samples)
	maximum = 130.143 (14 samples)
Fragmentation average = 0 (14 samples)
	minimum = 0 (14 samples)
	maximum = 0 (14 samples)
Injected packet rate average = 0.150633 (14 samples)
	minimum = 0.105654 (14 samples)
	maximum = 0.395672 (14 samples)
Accepted packet rate average = 0.150633 (14 samples)
	minimum = 0.105654 (14 samples)
	maximum = 0.396114 (14 samples)
Injected flit rate average = 0.150633 (14 samples)
	minimum = 0.105654 (14 samples)
	maximum = 0.395672 (14 samples)
Accepted flit rate average = 0.150633 (14 samples)
	minimum = 0.105654 (14 samples)
	maximum = 0.396114 (14 samples)
Injected packet size average = 1 (14 samples)
Accepted packet size average = 1 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 26 sec (86 sec)
gpgpu_simulation_rate = 257182 (inst/sec)
gpgpu_simulation_rate = 2560 (cycle/sec)
gpgpu_silicon_slowdown = 326953x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 32651
gpu_sim_insn = 2766132
gpu_ipc =      84.7181
gpu_tot_sim_cycle = 252813
gpu_tot_sim_insn = 24883794
gpu_tot_ipc =      98.4277
gpu_tot_issued_cta = 1920
gpu_occupancy = 76.6286% 
gpu_tot_occupancy = 66.5452% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       7.4677
partiton_level_parallism_total  =       5.8030
partiton_level_parallism_util =       8.0856
partiton_level_parallism_util_total  =       7.1947
L2_BW  =     200.0150 GB/Sec
L2_BW_total  =     155.4567 GB/Sec
gpu_total_sim_rate=248837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1118208
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0048
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 185472
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1114828
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1118208

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 1920, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3125, 3281, 3345, 3409, 3126, 2922, 3127, 3118, 3273, 3023, 3209, 3009, 3405, 2955, 2933, 3463, 2518, 2690, 2651, 2680, 3094, 2584, 2880, 2601, 2904, 2446, 2843, 2887, 3047, 2678, 2720, 2897, 2199, 2811, 2911, 2679, 2662, 2561, 2657, 2500, 2359, 2396, 2330, 2402, 2425, 2357, 2714, 2486, 2307, 2439, 2367, 2295, 2448, 2574, 2222, 1972, 2228, 2389, 2208, 2491, 2118, 1970, 1934, 2409, 
gpgpu_n_tot_thrd_icount = 66835232
gpgpu_n_tot_w_icount = 2088601
gpgpu_n_stall_shd_mem = 1117478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1175211
gpgpu_n_mem_write_global = 291774
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1559160	W0_Idle:894149	W0_Scoreboard:7681218	W1:443314	W2:211716	W3:149456	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
single_issue_nums: WS0:409366	WS1:408298	WS2:409438	WS3:411555	
dual_issue_nums: WS0:56200	WS1:56188	WS2:56181	WS3:56403	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9401688 {8:1175211,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11670960 {40:291774,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47008440 {40:1175211,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2334192 {8:291774,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 305 
max_icnt2sh_latency = 706 
averagemflatency = 433 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 82 
mrq_lat_table:88374 	5985 	4487 	5338 	13562 	4468 	1192 	162 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	438750 	473175 	544110 	10978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	165068 	132953 	69826 	80783 	123674 	248870 	645438 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	296900 	297357 	180894 	160250 	190042 	205205 	128980 	7385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	270 	133 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        51        58        31        27        41        44        53        57        57        56        52        51 
dram[1]:        47        57        49        56        55        55        23        25        40        38        58        58        53        51        56        54 
dram[2]:        52        51        51        53        54        54        39        26        42        48        55        55        54        55        43        45 
dram[3]:        56        49        53        53        54        57        24        27        42        40        54        57        53        56        53        50 
dram[4]:        49        51        50        49        51        59        25        22        32        39        56        50        47        50        46        56 
dram[5]:        52        50        52        53        57        59        27        33        39        38        51        57        43        50        52        46 
dram[6]:        50        50        50        56        50        59        35        32        39        32        55        57        47        45        50        44 
dram[7]:        52        49        51        50        53        53        32        30        45        43        48        57        49        49        42        56 
dram[8]:        57        54        58        55        58        60        30        19        40        40        57        56        49        49        48        56 
dram[9]:        48        55        52        54        58        52        24        24        42        42        56        61        48        45        55        51 
dram[10]:        43        51        53        55        53        58        29        24        50        38        62        58        49        47        40        48 
dram[11]:        52        47        55        54        61        54        30        34        37        36        59        58        45        46        43        49 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      7068      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8762      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.629032  5.722222  6.522522  7.329897  6.685185  5.251799  3.468899  3.742105  4.154412  4.183824  6.853659  5.633663  5.967033  5.989247  6.380435  6.470588 
dram[1]:  5.532787  6.033058  6.155172  7.354167  6.545455  5.170213  3.492891  3.448781  5.081818  4.765217  6.616279  6.219780  6.431818  6.000000  7.048780  5.670000 
dram[2]:  5.147059  6.008197  7.069307  6.161017  5.720000  6.115703  3.674877  3.567164  5.299066  5.673267  6.076923  5.913043  5.806122  5.793815  6.340659  5.314815 
dram[3]:  5.677166  6.035088  6.759259  5.362963  5.251748  5.846774  3.526829  3.500000  5.460000  4.569106  6.247059  5.880435  6.623529  6.418605  5.780000  5.894737 
dram[4]:  5.637795  6.500000  7.935484  7.652174  5.128378  5.272727  3.392344  3.541284  4.464000  4.320312  7.048780  6.386364  5.876289  5.054545  5.091743  5.358490 
dram[5]:  5.685950  5.014286  6.666667  7.116505  5.722222  5.090278  3.740000  3.509346  4.218045  4.669565  5.881721  6.974684  6.459770  6.564706  5.855670  5.627451 
dram[6]:  6.269565  6.243478  6.357143  5.918033  5.455883  5.503650  3.398230  3.467290  4.675000  4.317461  6.352941  5.490000  5.843750  5.540816  5.896907  4.369565 
dram[7]:  6.252174  5.852174  7.038095  6.486726  5.752000  5.744186  3.373832  3.387097  4.624000  4.680672  6.925000  6.086957  5.841584  5.095238  5.764706  5.078948 
dram[8]:  6.617647  6.196429  6.766355  6.206897  5.080000  5.966667  3.600000  3.528571  4.300000  4.745763  5.849463  6.438202  4.991150  5.447619  5.787879  5.647059 
dram[9]:  5.406250  6.173913  6.990291  7.515464  5.473282  5.658915  3.309417  3.289474  4.603306  4.702479  5.540000  5.451923  5.194445  5.595960  6.890244  5.808081 
dram[10]:  6.314815  5.293233  6.796296  8.164835  5.459259  5.669291  3.350467  3.453659  5.677083  4.396946  6.131868  6.833333  5.367925  6.500000  5.339622  5.504673 
dram[11]:  6.060345  5.822581  7.194175  7.922222  4.833333  4.852564  3.483412  3.730570  4.450382  4.270677  6.422222  6.097826  5.305555  6.075269  5.472727  5.272727 
average row locality = 123569/23484 = 5.261838
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       686       708       710       696       692       701       676       662       556       559       559       564       539       551       574       536 
dram[1]:       661       718       697       693       691       697       690       659       552       540       564       562       560       583       566       554 
dram[2]:       690       719       701       711       683       706       697       670       561       566       549       540       564       558       561       560 
dram[3]:       707       675       713       707       717       690       672       685       543       556       527       536       557       548       564       548 
dram[4]:       702       688       723       690       723       719       662       719       554       545       574       559       565       552       539       554 
dram[5]:       675       688       705       716       691       701       699       701       557       530       546       550       557       553       554       560 
dram[6]:       712       703       697       706       708       718       715       694       554       539       536       546       556       539       559       586 
dram[7]:       706       663       721       715       689       712       675       687       568       550       551       558       584       532       575       565 
dram[8]:       664       683       707       701       725       686       675       689       551       554       541       571       557       567       558       564 
dram[9]:       676       693       710       716       684       701       687       697       551       562       552       564       555       548       559       560 
dram[10]:       671       691       717       727       700       687       667       658       539       568       556       530       563       541       550       572 
dram[11]:       688       706       726       701       715       723       684       670       576       562       573       557       566       560       588       562 
total dram reads = 120209
bank skew: 727/527 = 1.38
chip skew: 10157/9937 = 1.02
number of total write accesses:
dram[0]:        48        51        56        59       119       115       195       196        30        40        12        20        16        23        52        56 
dram[1]:        55        48        63        52       116       125       188       192        28        32        20        16        21        20        48        52 
dram[2]:        40        55        52        64       127       134       194       185        24        28        16        16        20        16        64        56 
dram[3]:        56        52        64        65       134       138       204       196        12        24        16        20        24        16        55        48 
dram[4]:        56        54        60        53       143       136       188       207        16        32        16        12        20        16        63        56 
dram[5]:        52        56        60        67       120       127       195       197        16        28         4         4        20        20        55        56 
dram[6]:        36        60        58        64       136       138       211       191        28        20        16        12        20        16        52        66 
dram[7]:        52        40        72        71       119       116       186       190        40        28        12         8        24        12        52        56 
dram[8]:        44        44        65        76       145       120       180       207        32        24        12         8        22        20        60        48 
dram[9]:        64        68        40        52       131       116       203       208        24        28         8        12        24        24        24        60 
dram[10]:        44        52        66        63       147       132       199       198        24        32         8        12        24        20        63        67 
dram[11]:        59        60        57        48       154       136       203       199        28        24        20        16        28        20        55        67 
total dram writes = 13304
bank skew: 211/4 = 52.75
chip skew: 1174/1076 = 1.09
average mf latency per bank:
dram[0]:       3660      3506      3297      3368      3039      2981      2828      2826     10354      5745     10669      9989     10437      9826      3570      3667
dram[1]:       3876      3321      3304      3150      3048      2888      2889      2702      6191      5688     10637      9477     10147      9256      3793      3382
dram[2]:       3634      3218      3277      2986      2967      2618      2646      2681      5882      5381     10308      9864      9637      9297      3491      3248
dram[3]:       3523      3630      3153      3068      2900      2938      2791      2754      6162      5704     10846     10526      9825     10239      3499      3625
dram[4]:       3280      3585      2965      3270      2674      2812      2554      2612      5538      6069      9183     10202      8767      9746      3359      3584
dram[5]:       3664      3336      3329      3006      3042      2734      2782      2446      6173      5938     11587     10166     10641      9329      3691      3390
dram[6]:       3654      3259      3259      2894      2942      2625      2557      2397      5838      5547     11290      9579     10259      9099      3737      3030
dram[7]:       3504      3664      3114      2988      3080      2849      2881      2679      5792      5756     11114     10440      9511     10195      3569      3437
dram[8]:       3685      3336      3224      2884      2689      2802      2774      2450      5868      5492     10994      9364      9119      8131      3548      3262
dram[9]:       3388      3103      3170      3005      2908      2792      2664      2455      5780      5283     10282      9578      8581      8465      3593      3145
dram[10]:       3558      3493      3024      3111      2715      3026      2545      2855      5764      5689     10115     10966      8554      9509      3407      3418
dram[11]:       3332      3249      2895      3088      2707      2662      2580      2545      5424      5440      9677      9600      8405      8545      3271      3219
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       951      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       962      1101       960
dram[2]:       1133       989      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151      1020      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304      1009      1281       958      1272      1055      1323      1077      1246      1028      1264      1014      1196      1043
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438817 n_act=1929 n_pre=1913 n_ref_event=94363668859552 n_req=10244 n_rd=9969 n_rd_L2_A=0 n_write=0 n_wr_bk=1088 bw_util=0.04875
n_activity=105149 dram_eff=0.2103
bk0: 686a 447232i bk1: 708a 446813i bk2: 710a 447369i bk3: 696a 448217i bk4: 692a 446927i bk5: 701a 446223i bk6: 676a 442915i bk7: 662a 442567i bk8: 556a 446618i bk9: 559a 446303i bk10: 559a 448783i bk11: 564a 448245i bk12: 539a 448878i bk13: 551a 448447i bk14: 574a 448121i bk15: 536a 448449i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812573
Row_Buffer_Locality_read = 0.826362
Row_Buffer_Locality_write = 0.312727
Bank_Level_Parallism = 1.877320
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.338744
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048746 
total_CMD = 453654 
util_bw = 22114 
Wasted_Col = 26397 
Wasted_Row = 15878 
Idle = 389265 

BW Util Bottlenecks: 
RCDc_limit = 22253 
RCDWRc_limit = 1005 
WTRc_limit = 5095 
RTWc_limit = 3807 
CCDLc_limit = 5925 
rwq = 0 
CCDLc_limit_alone = 5296 
WTRc_limit_alone = 4762 
RTWc_limit_alone = 3511 

Commands details: 
total_CMD = 453654 
n_nop = 438817 
Read = 9969 
Write = 0 
L2_Alloc = 0 
L2_WB = 1088 
n_act = 1929 
n_pre = 1913 
n_ref = 94363668859552 
n_req = 10244 
total_req = 11057 

Dual Bus Interface Util: 
issued_total_row = 3842 
issued_total_col = 11057 
Row_Bus_Util =  0.008469 
CoL_Bus_Util = 0.024373 
Either_Row_CoL_Bus_Util = 0.032706 
Issued_on_Two_Bus_Simul_Util = 0.000137 
issued_two_Eff = 0.004179 
queue_avg = 0.214392 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.214392
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438869 n_act=1901 n_pre=1885 n_ref_event=94363669719184 n_req=10259 n_rd=9987 n_rd_L2_A=0 n_write=0 n_wr_bk=1076 bw_util=0.04877
n_activity=103491 dram_eff=0.2138
bk0: 661a 447016i bk1: 718a 446976i bk2: 697a 447344i bk3: 693a 447829i bk4: 691a 447134i bk5: 697a 445753i bk6: 690a 441921i bk7: 659a 442386i bk8: 552a 447275i bk9: 540a 447334i bk10: 564a 448762i bk11: 562a 448600i bk12: 560a 448481i bk13: 583a 448441i bk14: 566a 448638i bk15: 554a 448237i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815577
Row_Buffer_Locality_read = 0.828277
Row_Buffer_Locality_write = 0.349265
Bank_Level_Parallism = 1.897239
Bank_Level_Parallism_Col = 1.774301
Bank_Level_Parallism_Ready = 1.352250
write_to_read_ratio_blp_rw_average = 0.118616
GrpLevelPara = 1.530117 

BW Util details:
bwutil = 0.048773 
total_CMD = 453654 
util_bw = 22126 
Wasted_Col = 25680 
Wasted_Row = 15820 
Idle = 390028 

BW Util Bottlenecks: 
RCDc_limit = 21786 
RCDWRc_limit = 895 
WTRc_limit = 4656 
RTWc_limit = 3958 
CCDLc_limit = 5777 
rwq = 0 
CCDLc_limit_alone = 5171 
WTRc_limit_alone = 4362 
RTWc_limit_alone = 3646 

Commands details: 
total_CMD = 453654 
n_nop = 438869 
Read = 9987 
Write = 0 
L2_Alloc = 0 
L2_WB = 1076 
n_act = 1901 
n_pre = 1885 
n_ref = 94363669719184 
n_req = 10259 
total_req = 11063 

Dual Bus Interface Util: 
issued_total_row = 3786 
issued_total_col = 11063 
Row_Bus_Util =  0.008346 
CoL_Bus_Util = 0.024386 
Either_Row_CoL_Bus_Util = 0.032591 
Issued_on_Two_Bus_Simul_Util = 0.000141 
issued_two_Eff = 0.004329 
queue_avg = 0.239330 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.23933
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438769 n_act=1922 n_pre=1906 n_ref_event=0 n_req=10311 n_rd=10036 n_rd_L2_A=0 n_write=0 n_wr_bk=1091 bw_util=0.04906
n_activity=104053 dram_eff=0.2139
bk0: 690a 446920i bk1: 719a 447093i bk2: 701a 447927i bk3: 711a 446590i bk4: 683a 447054i bk5: 706a 446543i bk6: 697a 442364i bk7: 670a 442940i bk8: 561a 447844i bk9: 566a 447878i bk10: 549a 449013i bk11: 540a 448902i bk12: 564a 448555i bk13: 558a 448593i bk14: 561a 448066i bk15: 560a 447566i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814567
Row_Buffer_Locality_read = 0.828617
Row_Buffer_Locality_write = 0.301818
Bank_Level_Parallism = 1.867593
Bank_Level_Parallism_Col = 1.714742
Bank_Level_Parallism_Ready = 1.329173
write_to_read_ratio_blp_rw_average = 0.121100
GrpLevelPara = 1.512793 

BW Util details:
bwutil = 0.049055 
total_CMD = 453654 
util_bw = 22254 
Wasted_Col = 26114 
Wasted_Row = 15392 
Idle = 389894 

BW Util Bottlenecks: 
RCDc_limit = 22271 
RCDWRc_limit = 1027 
WTRc_limit = 4738 
RTWc_limit = 3506 
CCDLc_limit = 5934 
rwq = 0 
CCDLc_limit_alone = 5367 
WTRc_limit_alone = 4419 
RTWc_limit_alone = 3258 

Commands details: 
total_CMD = 453654 
n_nop = 438769 
Read = 10036 
Write = 0 
L2_Alloc = 0 
L2_WB = 1091 
n_act = 1922 
n_pre = 1906 
n_ref = 0 
n_req = 10311 
total_req = 11127 

Dual Bus Interface Util: 
issued_total_row = 3828 
issued_total_col = 11127 
Row_Bus_Util =  0.008438 
CoL_Bus_Util = 0.024528 
Either_Row_CoL_Bus_Util = 0.032811 
Issued_on_Two_Bus_Simul_Util = 0.000154 
issued_two_Eff = 0.004703 
queue_avg = 0.208818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.208818
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438795 n_act=1940 n_pre=1924 n_ref_event=0 n_req=10230 n_rd=9945 n_rd_L2_A=0 n_write=0 n_wr_bk=1124 bw_util=0.0488
n_activity=105676 dram_eff=0.2095
bk0: 707a 446881i bk1: 675a 447383i bk2: 713a 447289i bk3: 707a 446814i bk4: 717a 445508i bk5: 690a 446089i bk6: 672a 442046i bk7: 685a 441833i bk8: 543a 447945i bk9: 556a 447135i bk10: 527a 449083i bk11: 536a 448996i bk12: 557a 449010i bk13: 548a 449205i bk14: 564a 448135i bk15: 548a 448526i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.811144
Row_Buffer_Locality_read = 0.825540
Row_Buffer_Locality_write = 0.308772
Bank_Level_Parallism = 1.877645
Bank_Level_Parallism_Col = 1.742867
Bank_Level_Parallism_Ready = 1.352293
write_to_read_ratio_blp_rw_average = 0.129282
GrpLevelPara = 1.529925 

BW Util details:
bwutil = 0.048799 
total_CMD = 453654 
util_bw = 22138 
Wasted_Col = 26216 
Wasted_Row = 16149 
Idle = 389151 

BW Util Bottlenecks: 
RCDc_limit = 22299 
RCDWRc_limit = 988 
WTRc_limit = 4203 
RTWc_limit = 3997 
CCDLc_limit = 5507 
rwq = 0 
CCDLc_limit_alone = 4973 
WTRc_limit_alone = 4000 
RTWc_limit_alone = 3666 

Commands details: 
total_CMD = 453654 
n_nop = 438795 
Read = 9945 
Write = 0 
L2_Alloc = 0 
L2_WB = 1124 
n_act = 1940 
n_pre = 1924 
n_ref = 0 
n_req = 10230 
total_req = 11069 

Dual Bus Interface Util: 
issued_total_row = 3864 
issued_total_col = 11069 
Row_Bus_Util =  0.008518 
CoL_Bus_Util = 0.024400 
Either_Row_CoL_Bus_Util = 0.032754 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.004980 
queue_avg = 0.228388 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.228388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438576 n_act=1990 n_pre=1974 n_ref_event=0 n_req=10354 n_rd=10068 n_rd_L2_A=0 n_write=0 n_wr_bk=1128 bw_util=0.04936
n_activity=106807 dram_eff=0.2096
bk0: 702a 446762i bk1: 688a 447422i bk2: 723a 447680i bk3: 690a 448313i bk4: 723a 445016i bk5: 719a 445510i bk6: 662a 442777i bk7: 719a 441434i bk8: 554a 447007i bk9: 545a 446656i bk10: 574a 449057i bk11: 559a 449152i bk12: 565a 448316i bk13: 552a 448234i bk14: 539a 447780i bk15: 554a 447797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808480
Row_Buffer_Locality_read = 0.822507
Row_Buffer_Locality_write = 0.314685
Bank_Level_Parallism = 1.900135
Bank_Level_Parallism_Col = 1.750102
Bank_Level_Parallism_Ready = 1.321849
write_to_read_ratio_blp_rw_average = 0.127962
GrpLevelPara = 1.516698 

BW Util details:
bwutil = 0.049359 
total_CMD = 453654 
util_bw = 22392 
Wasted_Col = 26836 
Wasted_Row = 16178 
Idle = 388248 

BW Util Bottlenecks: 
RCDc_limit = 22934 
RCDWRc_limit = 992 
WTRc_limit = 4630 
RTWc_limit = 4365 
CCDLc_limit = 6213 
rwq = 0 
CCDLc_limit_alone = 5434 
WTRc_limit_alone = 4212 
RTWc_limit_alone = 4004 

Commands details: 
total_CMD = 453654 
n_nop = 438576 
Read = 10068 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128 
n_act = 1990 
n_pre = 1974 
n_ref = 0 
n_req = 10354 
total_req = 11196 

Dual Bus Interface Util: 
issued_total_row = 3964 
issued_total_col = 11196 
Row_Bus_Util =  0.008738 
CoL_Bus_Util = 0.024680 
Either_Row_CoL_Bus_Util = 0.033237 
Issued_on_Two_Bus_Simul_Util = 0.000181 
issued_two_Eff = 0.005438 
queue_avg = 0.238400 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.2384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438770 n_act=1957 n_pre=1941 n_ref_event=0 n_req=10254 n_rd=9983 n_rd_L2_A=0 n_write=0 n_wr_bk=1077 bw_util=0.04876
n_activity=105977 dram_eff=0.2087
bk0: 675a 447252i bk1: 688a 446125i bk2: 705a 447194i bk3: 716a 447326i bk4: 691a 446546i bk5: 701a 445438i bk6: 699a 442185i bk7: 701a 441844i bk8: 557a 446704i bk9: 530a 447386i bk10: 546a 448912i bk11: 550a 449520i bk12: 557a 448904i bk13: 553a 449308i bk14: 554a 448275i bk15: 560a 447970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810123
Row_Buffer_Locality_read = 0.823700
Row_Buffer_Locality_write = 0.309963
Bank_Level_Parallism = 1.884018
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.388216
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048760 
total_CMD = 453654 
util_bw = 22120 
Wasted_Col = 26294 
Wasted_Row = 16419 
Idle = 388821 

BW Util Bottlenecks: 
RCDc_limit = 22679 
RCDWRc_limit = 991 
WTRc_limit = 4350 
RTWc_limit = 3670 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 5044 
WTRc_limit_alone = 4085 
RTWc_limit_alone = 3406 

Commands details: 
total_CMD = 453654 
n_nop = 438770 
Read = 9983 
Write = 0 
L2_Alloc = 0 
L2_WB = 1077 
n_act = 1957 
n_pre = 1941 
n_ref = 0 
n_req = 10254 
total_req = 11060 

Dual Bus Interface Util: 
issued_total_row = 3898 
issued_total_col = 11060 
Row_Bus_Util =  0.008592 
CoL_Bus_Util = 0.024380 
Either_Row_CoL_Bus_Util = 0.032809 
Issued_on_Two_Bus_Simul_Util = 0.000163 
issued_two_Eff = 0.004972 
queue_avg = 0.249122 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.249122
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438444 n_act=2047 n_pre=2031 n_ref_event=4568229571824690154 n_req=10352 n_rd=10068 n_rd_L2_A=0 n_write=0 n_wr_bk=1124 bw_util=0.04934
n_activity=109434 dram_eff=0.2045
bk0: 712a 447218i bk1: 703a 447149i bk2: 697a 447011i bk3: 706a 447219i bk4: 708a 446447i bk5: 718a 445849i bk6: 715a 441578i bk7: 694a 442555i bk8: 554a 447050i bk9: 539a 447253i bk10: 536a 448929i bk11: 546a 448591i bk12: 556a 448660i bk13: 539a 448733i bk14: 559a 448058i bk15: 586a 446849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.803226
Row_Buffer_Locality_read = 0.817938
Row_Buffer_Locality_write = 0.281690
Bank_Level_Parallism = 1.844695
Bank_Level_Parallism_Col = 1.695947
Bank_Level_Parallism_Ready = 1.312334
write_to_read_ratio_blp_rw_average = 0.119103
GrpLevelPara = 1.485719 

BW Util details:
bwutil = 0.049342 
total_CMD = 453654 
util_bw = 22384 
Wasted_Col = 27667 
Wasted_Row = 17070 
Idle = 386533 

BW Util Bottlenecks: 
RCDc_limit = 23775 
RCDWRc_limit = 1055 
WTRc_limit = 5105 
RTWc_limit = 3789 
CCDLc_limit = 6116 
rwq = 0 
CCDLc_limit_alone = 5513 
WTRc_limit_alone = 4773 
RTWc_limit_alone = 3518 

Commands details: 
total_CMD = 453654 
n_nop = 438444 
Read = 10068 
Write = 0 
L2_Alloc = 0 
L2_WB = 1124 
n_act = 2047 
n_pre = 2031 
n_ref = 4568229571824690154 
n_req = 10352 
total_req = 11192 

Dual Bus Interface Util: 
issued_total_row = 4078 
issued_total_col = 11192 
Row_Bus_Util =  0.008989 
CoL_Bus_Util = 0.024671 
Either_Row_CoL_Bus_Util = 0.033528 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003945 
queue_avg = 0.218078 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.218078
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438656 n_act=1982 n_pre=1966 n_ref_event=0 n_req=10322 n_rd=10051 n_rd_L2_A=0 n_write=0 n_wr_bk=1078 bw_util=0.04906
n_activity=105591 dram_eff=0.2108
bk0: 706a 447259i bk1: 663a 447422i bk2: 721a 447546i bk3: 715a 447419i bk4: 689a 446164i bk5: 712a 446584i bk6: 675a 442476i bk7: 687a 441719i bk8: 568a 446551i bk9: 550a 447258i bk10: 551a 449218i bk11: 558a 448660i bk12: 584a 448212i bk13: 532a 448608i bk14: 575a 448037i bk15: 565a 447223i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809049
Row_Buffer_Locality_read = 0.822903
Row_Buffer_Locality_write = 0.295203
Bank_Level_Parallism = 1.900707
Bank_Level_Parallism_Col = 1.736373
Bank_Level_Parallism_Ready = 1.320299
write_to_read_ratio_blp_rw_average = 0.124081
GrpLevelPara = 1.520584 

BW Util details:
bwutil = 0.049064 
total_CMD = 453654 
util_bw = 22258 
Wasted_Col = 26263 
Wasted_Row = 16118 
Idle = 389015 

BW Util Bottlenecks: 
RCDc_limit = 22705 
RCDWRc_limit = 998 
WTRc_limit = 4337 
RTWc_limit = 3975 
CCDLc_limit = 5794 
rwq = 0 
CCDLc_limit_alone = 5226 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 3627 

Commands details: 
total_CMD = 453654 
n_nop = 438656 
Read = 10051 
Write = 0 
L2_Alloc = 0 
L2_WB = 1078 
n_act = 1982 
n_pre = 1966 
n_ref = 0 
n_req = 10322 
total_req = 11129 

Dual Bus Interface Util: 
issued_total_row = 3948 
issued_total_col = 11129 
Row_Bus_Util =  0.008703 
CoL_Bus_Util = 0.024532 
Either_Row_CoL_Bus_Util = 0.033060 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.005267 
queue_avg = 0.227319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.227319
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438698 n_act=1975 n_pre=1959 n_ref_event=0 n_req=10273 n_rd=9993 n_rd_L2_A=0 n_write=0 n_wr_bk=1107 bw_util=0.04894
n_activity=106676 dram_eff=0.2081
bk0: 664a 447851i bk1: 683a 447564i bk2: 707a 447489i bk3: 701a 447552i bk4: 725a 445632i bk5: 686a 446661i bk6: 675a 443298i bk7: 689a 441725i bk8: 551a 446525i bk9: 554a 447348i bk10: 541a 448826i bk11: 571a 449060i bk12: 557a 447890i bk13: 567a 448644i bk14: 558a 448008i bk15: 564a 448060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808625
Row_Buffer_Locality_read = 0.822276
Row_Buffer_Locality_write = 0.321429
Bank_Level_Parallism = 1.846751
Bank_Level_Parallism_Col = 1.692797
Bank_Level_Parallism_Ready = 1.307953
write_to_read_ratio_blp_rw_average = 0.121319
GrpLevelPara = 1.501483 

BW Util details:
bwutil = 0.048936 
total_CMD = 453654 
util_bw = 22200 
Wasted_Col = 26885 
Wasted_Row = 16262 
Idle = 388307 

BW Util Bottlenecks: 
RCDc_limit = 23004 
RCDWRc_limit = 987 
WTRc_limit = 5084 
RTWc_limit = 3843 
CCDLc_limit = 5818 
rwq = 0 
CCDLc_limit_alone = 5178 
WTRc_limit_alone = 4729 
RTWc_limit_alone = 3558 

Commands details: 
total_CMD = 453654 
n_nop = 438698 
Read = 9993 
Write = 0 
L2_Alloc = 0 
L2_WB = 1107 
n_act = 1975 
n_pre = 1959 
n_ref = 0 
n_req = 10273 
total_req = 11100 

Dual Bus Interface Util: 
issued_total_row = 3934 
issued_total_col = 11100 
Row_Bus_Util =  0.008672 
CoL_Bus_Util = 0.024468 
Either_Row_CoL_Bus_Util = 0.032968 
Issued_on_Two_Bus_Simul_Util = 0.000172 
issued_two_Eff = 0.005215 
queue_avg = 0.204008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.204008
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438646 n_act=2001 n_pre=1985 n_ref_event=0 n_req=10288 n_rd=10015 n_rd_L2_A=0 n_write=0 n_wr_bk=1086 bw_util=0.04894
n_activity=105717 dram_eff=0.21
bk0: 676a 446631i bk1: 693a 447174i bk2: 710a 447886i bk3: 716a 447936i bk4: 684a 446114i bk5: 701a 446150i bk6: 687a 441525i bk7: 697a 441374i bk8: 551a 447092i bk9: 562a 447385i bk10: 552a 448433i bk11: 564a 448244i bk12: 555a 447851i bk13: 548a 448253i bk14: 559a 448854i bk15: 560a 448099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806765
Row_Buffer_Locality_read = 0.820969
Row_Buffer_Locality_write = 0.285714
Bank_Level_Parallism = 1.905620
Bank_Level_Parallism_Col = 1.749977
Bank_Level_Parallism_Ready = 1.326511
write_to_read_ratio_blp_rw_average = 0.122413
GrpLevelPara = 1.544596 

BW Util details:
bwutil = 0.048940 
total_CMD = 453654 
util_bw = 22202 
Wasted_Col = 26679 
Wasted_Row = 16287 
Idle = 388486 

BW Util Bottlenecks: 
RCDc_limit = 23026 
RCDWRc_limit = 1009 
WTRc_limit = 5305 
RTWc_limit = 4129 
CCDLc_limit = 5853 
rwq = 0 
CCDLc_limit_alone = 5189 
WTRc_limit_alone = 4953 
RTWc_limit_alone = 3817 

Commands details: 
total_CMD = 453654 
n_nop = 438646 
Read = 10015 
Write = 0 
L2_Alloc = 0 
L2_WB = 1086 
n_act = 2001 
n_pre = 1985 
n_ref = 0 
n_req = 10288 
total_req = 11101 

Dual Bus Interface Util: 
issued_total_row = 3986 
issued_total_col = 11101 
Row_Bus_Util =  0.008786 
CoL_Bus_Util = 0.024470 
Either_Row_CoL_Bus_Util = 0.033082 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.005264 
queue_avg = 0.232926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.232926
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438787 n_act=1931 n_pre=1915 n_ref_event=0 n_req=10227 n_rd=9937 n_rd_L2_A=0 n_write=0 n_wr_bk=1151 bw_util=0.04888
n_activity=104546 dram_eff=0.2121
bk0: 671a 447810i bk1: 691a 446906i bk2: 717a 447703i bk3: 727a 447963i bk4: 700a 445915i bk5: 687a 446355i bk6: 667a 442338i bk7: 658a 442259i bk8: 539a 448281i bk9: 568a 447287i bk10: 556a 448637i bk11: 530a 449639i bk12: 563a 448412i bk13: 541a 449450i bk14: 550a 447808i bk15: 572a 447472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812262
Row_Buffer_Locality_read = 0.826004
Row_Buffer_Locality_write = 0.341379
Bank_Level_Parallism = 1.844021
Bank_Level_Parallism_Col = 1.695604
Bank_Level_Parallism_Ready = 1.271693
write_to_read_ratio_blp_rw_average = 0.125268
GrpLevelPara = 1.485692 

BW Util details:
bwutil = 0.048883 
total_CMD = 453654 
util_bw = 22176 
Wasted_Col = 26234 
Wasted_Row = 15871 
Idle = 389373 

BW Util Bottlenecks: 
RCDc_limit = 22273 
RCDWRc_limit = 1073 
WTRc_limit = 4477 
RTWc_limit = 3957 
CCDLc_limit = 5899 
rwq = 0 
CCDLc_limit_alone = 5160 
WTRc_limit_alone = 4107 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 453654 
n_nop = 438787 
Read = 9937 
Write = 0 
L2_Alloc = 0 
L2_WB = 1151 
n_act = 1931 
n_pre = 1915 
n_ref = 0 
n_req = 10227 
total_req = 11088 

Dual Bus Interface Util: 
issued_total_row = 3846 
issued_total_col = 11088 
Row_Bus_Util =  0.008478 
CoL_Bus_Util = 0.024442 
Either_Row_CoL_Bus_Util = 0.032772 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.004507 
queue_avg = 0.214809 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.214809
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=453654 n_nop=438371 n_act=2026 n_pre=2010 n_ref_event=0 n_req=10455 n_rd=10157 n_rd_L2_A=0 n_write=0 n_wr_bk=1174 bw_util=0.04995
n_activity=106783 dram_eff=0.2122
bk0: 688a 447126i bk1: 706a 447255i bk2: 726a 447474i bk3: 701a 448487i bk4: 715a 444769i bk5: 723a 445054i bk6: 684a 441697i bk7: 670a 442629i bk8: 576a 446636i bk9: 562a 446474i bk10: 573a 448598i bk11: 557a 448403i bk12: 566a 447768i bk13: 560a 448333i bk14: 588a 447414i bk15: 562a 447218i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807174
Row_Buffer_Locality_read = 0.821404
Row_Buffer_Locality_write = 0.322148
Bank_Level_Parallism = 1.941503
Bank_Level_Parallism_Col = 1.794730
Bank_Level_Parallism_Ready = 1.395290
write_to_read_ratio_blp_rw_average = 0.123653
GrpLevelPara = 1.542553 

BW Util details:
bwutil = 0.049954 
total_CMD = 453654 
util_bw = 22662 
Wasted_Col = 27182 
Wasted_Row = 16118 
Idle = 387692 

BW Util Bottlenecks: 
RCDc_limit = 23244 
RCDWRc_limit = 1035 
WTRc_limit = 4852 
RTWc_limit = 4115 
CCDLc_limit = 5990 
rwq = 0 
CCDLc_limit_alone = 5322 
WTRc_limit_alone = 4503 
RTWc_limit_alone = 3796 

Commands details: 
total_CMD = 453654 
n_nop = 438371 
Read = 10157 
Write = 0 
L2_Alloc = 0 
L2_WB = 1174 
n_act = 2026 
n_pre = 2010 
n_ref = 0 
n_req = 10455 
total_req = 11331 

Dual Bus Interface Util: 
issued_total_row = 4036 
issued_total_col = 11331 
Row_Bus_Util =  0.008897 
CoL_Bus_Util = 0.024977 
Either_Row_CoL_Bus_Util = 0.033689 
Issued_on_Two_Bus_Simul_Util = 0.000185 
issued_two_Eff = 0.005496 
queue_avg = 0.246069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.246069

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68050, Miss = 9339, Miss_rate = 0.137, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 60831, Miss = 5231, Miss_rate = 0.086, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 60765, Miss = 5218, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 60531, Miss = 5187, Miss_rate = 0.086, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 60755, Miss = 5216, Miss_rate = 0.086, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 60783, Miss = 5321, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 60625, Miss = 5250, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 60477, Miss = 5162, Miss_rate = 0.085, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 61168, Miss = 5380, Miss_rate = 0.088, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 61438, Miss = 5269, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61217, Miss = 5209, Miss_rate = 0.085, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61065, Miss = 5254, Miss_rate = 0.086, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 61375, Miss = 5308, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 61181, Miss = 5425, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 61485, Miss = 5352, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 61505, Miss = 5220, Miss_rate = 0.085, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 60422, Miss = 5244, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 60514, Miss = 5291, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60309, Miss = 5197, Miss_rate = 0.086, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 60383, Miss = 5323, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 60017, Miss = 5177, Miss_rate = 0.086, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 60909, Miss = 5213, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 60656, Miss = 5420, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 60888, Miss = 5304, Miss_rate = 0.087, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1467349
L2_total_cache_misses = 130510
L2_total_cache_miss_rate = 0.0889
L2_total_cache_pending_hits = 417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1054919
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 76479
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 281451
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1214
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9087
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1175211
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291774
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.220
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1467349
icnt_total_pkts_simt_to_mem=1467083
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 115.808
	minimum = 5
	maximum = 704
Network latency average = 66.7269
	minimum = 5
	maximum = 277
Slowest packet = 2450905
Flit latency average = 66.7269
	minimum = 5
	maximum = 277
Slowest flit = 2894458
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.393037
	minimum = 0.302349 (at node 31)
	maximum = 0.618113 (at node 5)
Accepted packet rate average = 0.393037
	minimum = 0.302349 (at node 31)
	maximum = 0.618113 (at node 5)
Injected flit rate average = 0.393037
	minimum = 0.302349 (at node 31)
	maximum = 0.618113 (at node 5)
Accepted flit rate average= 0.393037
	minimum = 0.302349 (at node 31)
	maximum = 0.618113 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 53.3067 (15 samples)
	minimum = 5 (15 samples)
	maximum = 247.533 (15 samples)
Network latency average = 34.1087 (15 samples)
	minimum = 5 (15 samples)
	maximum = 139.933 (15 samples)
Flit latency average = 34.1087 (15 samples)
	minimum = 5 (15 samples)
	maximum = 139.933 (15 samples)
Fragmentation average = 0 (15 samples)
	minimum = 0 (15 samples)
	maximum = 0 (15 samples)
Injected packet rate average = 0.166794 (15 samples)
	minimum = 0.118767 (15 samples)
	maximum = 0.410502 (15 samples)
Accepted packet rate average = 0.166794 (15 samples)
	minimum = 0.118767 (15 samples)
	maximum = 0.410914 (15 samples)
Injected flit rate average = 0.166794 (15 samples)
	minimum = 0.118767 (15 samples)
	maximum = 0.410502 (15 samples)
Accepted flit rate average = 0.166794 (15 samples)
	minimum = 0.118767 (15 samples)
	maximum = 0.410914 (15 samples)
Injected packet size average = 1 (15 samples)
Accepted packet size average = 1 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 40 sec (100 sec)
gpgpu_simulation_rate = 248837 (inst/sec)
gpgpu_simulation_rate = 2528 (cycle/sec)
gpgpu_silicon_slowdown = 331091x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 1796
gpu_sim_insn = 1122762
gpu_ipc =     625.1459
gpu_tot_sim_cycle = 254609
gpu_tot_sim_insn = 26006556
gpu_tot_ipc =     102.1431
gpu_tot_issued_cta = 2048
gpu_occupancy = 63.1667% 
gpu_tot_occupancy = 66.5193% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.7194
partiton_level_parallism_total  =       5.7813
partiton_level_parallism_util =       3.2823
partiton_level_parallism_util_total  =       7.1664
L2_BW  =      72.8358 GB/Sec
L2_BW_total  =     154.8739 GB/Sec
gpu_total_sim_rate=254966

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1142233
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0030
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0046
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 195712
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1138853
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1142233

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3212, 3368, 3432, 3484, 3201, 2997, 3202, 3205, 3336, 3086, 3284, 3072, 3492, 3042, 2996, 3538, 2560, 2756, 2693, 2734, 3136, 2626, 2922, 2667, 2958, 2488, 2909, 2929, 3101, 2732, 2762, 2963, 2253, 2865, 2953, 2733, 2716, 2603, 2711, 2566, 2413, 2462, 2372, 2444, 2479, 2399, 2756, 2540, 2349, 2481, 2409, 2337, 2490, 2628, 2264, 2014, 2294, 2443, 2250, 2533, 2160, 2024, 2000, 2463, 
gpgpu_n_tot_thrd_icount = 68264448
gpgpu_n_tot_w_icount = 2133264
gpgpu_n_stall_shd_mem = 1117478
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177259
gpgpu_n_mem_write_global = 294610
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996130
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1582104	W0_Idle:903060	W0_Scoreboard:7704619	W1:449584	W2:213058	W3:149643	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
single_issue_nums: WS0:417285	WS1:415974	WS2:417121	WS3:419238	
dual_issue_nums: WS0:57932	WS1:57893	WS2:57888	WS3:58110	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418072 {8:1177259,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11784400 {40:294610,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47090360 {40:1177259,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356880 {8:294610,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 305 
max_icnt2sh_latency = 706 
averagemflatency = 432 
avg_icnt2mem_latency = 218 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 82 
mrq_lat_table:89279 	5992 	4503 	5362 	13583 	4468 	1192 	162 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	443503 	473306 	544110 	10978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	168550 	134090 	70039 	80835 	123674 	248870 	645438 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	300746 	298066 	181145 	160328 	190042 	205205 	128980 	7385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	274 	133 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        51        58        31        27        41        44        53        57        57        56        52        51 
dram[1]:        47        57        49        56        55        55        23        25        40        38        58        58        53        51        56        54 
dram[2]:        52        51        51        53        54        54        39        26        42        48        55        55        54        55        43        45 
dram[3]:        56        49        53        53        54        57        24        27        42        40        54        57        53        56        53        50 
dram[4]:        49        51        50        49        51        59        25        22        32        39        56        50        47        50        46        56 
dram[5]:        52        50        52        53        57        59        27        33        39        38        51        57        43        50        52        46 
dram[6]:        50        50        50        56        50        59        35        32        39        32        55        57        47        45        50        44 
dram[7]:        52        49        51        50        53        53        32        30        45        43        48        57        49        49        42        56 
dram[8]:        57        54        58        55        58        60        30        19        40        40        57        56        49        49        48        56 
dram[9]:        48        55        52        54        58        52        24        24        42        42        56        61        48        45        55        51 
dram[10]:        43        51        53        55        53        58        29        24        50        38        62        58        49        47        40        48 
dram[11]:        52        47        55        54        61        54        30        34        37        36        59        58        45        46        43        49 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      7068      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8762      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.629032  5.722222  6.522522  7.329897  6.685185  5.251799  3.468899  3.742105  4.360294  4.445255  7.000000  5.774510  5.967033  5.989247  6.380435  6.470588 
dram[1]:  5.532787  5.991803  6.155172  7.354167  6.545455  5.170213  3.492891  3.448781  5.336364  5.000000  6.848837  6.326087  6.431818  6.000000  6.987952  5.623763 
dram[2]:  5.147059  6.008197  7.069307  6.161017  5.720000  6.115703  3.674877  3.567164  5.472222  5.892157  6.184783  6.021505  5.806122  5.793815  6.340659  5.314815 
dram[3]:  5.677166  6.035088  6.759259  5.362963  5.251748  5.846774  3.526829  3.500000  5.580000  4.764228  6.360465  6.097826  6.623529  6.418605  5.732673  5.894737 
dram[4]:  5.601562  6.500000  7.935484  7.652174  5.128378  5.272727  3.392344  3.541284  4.592000  4.570312  7.156627  6.449438  5.876289  5.054545  5.091743  5.358490 
dram[5]:  5.685950  5.014286  6.666667  7.116505  5.722222  5.090278  3.745000  3.509346  4.305970  4.870690  5.861702  6.937500  6.459770  6.564706  5.855670  5.582524 
dram[6]:  6.224138  6.243478  6.357143  5.918033  5.455883  5.503650  3.398230  3.467290  4.908333  4.476191  6.465117  5.554455  5.843750  5.540816  5.896907  4.345324 
dram[7]:  6.252174  5.810345  7.038095  6.486726  5.752000  5.744186  3.373832  3.387097  4.944000  4.875000  6.987654  6.107527  5.841584  5.056604  5.764706  5.078948 
dram[8]:  6.617647  6.196429  6.766355  6.206897  5.080000  5.966667  3.605000  3.528571  4.511450  4.949152  5.914894  6.455555  4.991150  5.447619  5.787879  5.647059 
dram[9]:  5.406250  6.173913  6.990291  7.515464  5.473282  5.658915  3.309417  3.289474  4.801653  4.893443  5.564356  5.514286  5.194445  5.595960  6.890244  5.760000 
dram[10]:  6.314815  5.293233  6.796296  8.164835  5.459259  5.669291  3.350467  3.453659  5.927083  4.641222  6.152174  6.898734  5.367925  6.500000  5.339622  5.504673 
dram[11]:  6.060345  5.784000  7.194175  7.922222  4.833333  4.852564  3.483412  3.730570  4.664122  4.417911  6.571429  6.271739  5.266055  6.075269  5.432433  5.272727 
average row locality = 124542/23528 = 5.293353
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       686       708       710       696       692       701       676       662       584       599       571       584       539       551       574       536 
dram[1]:       661       718       697       693       691       697       690       659       580       572       584       578       560       583       566       554 
dram[2]:       690       719       701       711       683       706       697       670       585       594       565       556       564       558       561       560 
dram[3]:       707       675       713       707       717       690       672       685       555       580       543       556       557       548       564       548 
dram[4]:       702       688       723       690       723       719       662       719       570       577       590       571       565       552       539       554 
dram[5]:       675       688       705       716       691       701       699       701       573       558       550       554       557       553       554       560 
dram[6]:       712       703       697       706       708       718       715       694       582       559       552       558       556       539       559       586 
dram[7]:       706       663       721       715       689       712       675       687       608       578       563       566       584       532       575       565 
dram[8]:       664       683       707       701       725       686       675       689       583       578       553       579       557       567       558       564 
dram[9]:       676       693       710       716       684       701       687       697       575       590       560       576       555       548       559       560 
dram[10]:       671       691       717       727       700       687       667       658       563       600       564       542       563       541       550       572 
dram[11]:       688       706       726       701       715       723       684       670       604       586       593       573       566       560       588       562 
total dram reads = 121165
bank skew: 727/532 = 1.37
chip skew: 10245/10013 = 1.02
number of total write accesses:
dram[0]:        48        51        56        59       119       115       195       196        30        40        12        20        16        23        52        56 
dram[1]:        55        52        63        52       116       125       188       192        28        32        20        16        21        20        56        56 
dram[2]:        40        55        52        64       127       134       194       185        24        28        16        16        20        16        64        56 
dram[3]:        56        52        64        65       134       138       204       196        12        24        16        20        24        16        59        48 
dram[4]:        60        54        60        53       143       136       188       207        16        32        16        12        20        16        63        56 
dram[5]:        52        56        60        67       120       127       199       197        16        28         4         4        20        20        55        60 
dram[6]:        40        60        58        64       136       138       211       191        28        20        16        12        20        16        52        70 
dram[7]:        52        44        72        71       119       116       186       190        40        28        12         8        24        16        52        56 
dram[8]:        44        44        65        76       145       120       184       207        32        24        12         8        22        20        60        48 
dram[9]:        64        68        40        52       131       116       203       208        24        28         8        12        24        24        24        64 
dram[10]:        44        52        66        63       147       132       199       198        24        32         8        12        24        20        63        67 
dram[11]:        59        64        57        48       154       136       203       199        28        24        20        16        32        20        57        67 
total dram writes = 13370
bank skew: 211/4 = 52.75
chip skew: 1184/1085 = 1.09
average mf latency per bank:
dram[0]:       3660      3506      3297      3368      3040      2982      2832      2829     10078      5410     10462      9673     10441      9830      3570      3667
dram[1]:       3876      3304      3304      3150      3050      2890      2893      2706      5931      5413     10298      9235     10151      9260      3745      3360
dram[2]:       3634      3218      3277      2986      2968      2620      2650      2685      5674      5164     10038      9602      9641      9301      3491      3248
dram[3]:       3523      3630      3153      3068      2900      2939      2795      2758      6055      5500     10551     10176      9827     10243      3476      3625
dram[4]:       3263      3585      2965      3270      2674      2813      2557      2616      5412      5775      8953     10003      8770      9749      3359      3584
dram[5]:       3664      3336      3329      3006      3043      2735      2772      2450      6029      5680     11515     10105     10645      9333      3691      3368
dram[6]:       3634      3259      3259      2894      2943      2626      2561      2401      5595      5382     10986      9390     10263      9103      3737      3012
dram[7]:       3504      3644      3114      2988      3081      2850      2885      2683      5459      5514     10894     10306      9516     10124      3569      3437
dram[8]:       3685      3336      3224      2884      2691      2803      2765      2452      5586      5298     10774      9247      9123      8134      3548      3262
dram[9]:       3388      3103      3170      3005      2909      2793      2668      2458      5572      5068     10150      9394      8585      8469      3593      3125
dram[10]:       3558      3493      3024      3111      2716      3028      2549      2859      5553      5426      9985     10743      8558      9512      3407      3418
dram[11]:       3332      3232      2895      3088      2708      2663      2584      2548      5209      5250      9371      9352      8353      8549      3261      3219
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       951      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       962      1101       960
dram[2]:       1133       989      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151      1020      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304      1009      1281       958      1272      1055      1323      1077      1246      1028      1264      1014      1196      1043
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441935 n_act=1931 n_pre=1915 n_ref_event=94363668859552 n_req=10344 n_rd=10069 n_rd_L2_A=0 n_write=0 n_wr_bk=1088 bw_util=0.04884
n_activity=106115 dram_eff=0.2103
bk0: 686a 450454i bk1: 708a 450035i bk2: 710a 450591i bk3: 696a 451439i bk4: 692a 450149i bk5: 701a 449446i bk6: 676a 446138i bk7: 662a 445790i bk8: 584a 449838i bk9: 599a 449464i bk10: 571a 452004i bk11: 584a 451426i bk12: 539a 452097i bk13: 551a 451667i bk14: 574a 451341i bk15: 536a 451670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814192
Row_Buffer_Locality_read = 0.827888
Row_Buffer_Locality_write = 0.312727
Bank_Level_Parallism = 1.874485
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.335733
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048840 
total_CMD = 456876 
util_bw = 22314 
Wasted_Col = 26454 
Wasted_Row = 15908 
Idle = 392200 

BW Util Bottlenecks: 
RCDc_limit = 22283 
RCDWRc_limit = 1005 
WTRc_limit = 5095 
RTWc_limit = 3807 
CCDLc_limit = 5952 
rwq = 0 
CCDLc_limit_alone = 5323 
WTRc_limit_alone = 4762 
RTWc_limit_alone = 3511 

Commands details: 
total_CMD = 456876 
n_nop = 441935 
Read = 10069 
Write = 0 
L2_Alloc = 0 
L2_WB = 1088 
n_act = 1931 
n_pre = 1915 
n_ref = 94363668859552 
n_req = 10344 
total_req = 11157 

Dual Bus Interface Util: 
issued_total_row = 3846 
issued_total_col = 11157 
Row_Bus_Util =  0.008418 
CoL_Bus_Util = 0.024420 
Either_Row_CoL_Bus_Util = 0.032703 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.004150 
queue_avg = 0.213380 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.21338
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441969 n_act=1906 n_pre=1890 n_ref_event=94363669719184 n_req=10359 n_rd=10083 n_rd_L2_A=0 n_write=0 n_wr_bk=1092 bw_util=0.04892
n_activity=104529 dram_eff=0.2138
bk0: 661a 450234i bk1: 718a 450159i bk2: 697a 450563i bk3: 693a 451050i bk4: 691a 450355i bk5: 697a 448975i bk6: 690a 445143i bk7: 659a 445608i bk8: 580a 450488i bk9: 572a 450492i bk10: 584a 451943i bk11: 578a 451770i bk12: 560a 451702i bk13: 583a 451665i bk14: 566a 451791i bk15: 554a 451419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.816874
Row_Buffer_Locality_read = 0.829713
Row_Buffer_Locality_write = 0.347826
Bank_Level_Parallism = 1.893303
Bank_Level_Parallism_Col = 1.770429
Bank_Level_Parallism_Ready = 1.348837
write_to_read_ratio_blp_rw_average = 0.119586
GrpLevelPara = 1.527608 

BW Util details:
bwutil = 0.048919 
total_CMD = 456876 
util_bw = 22350 
Wasted_Col = 25826 
Wasted_Row = 15877 
Idle = 392823 

BW Util Bottlenecks: 
RCDc_limit = 21818 
RCDWRc_limit = 917 
WTRc_limit = 4703 
RTWc_limit = 3985 
CCDLc_limit = 5835 
rwq = 0 
CCDLc_limit_alone = 5223 
WTRc_limit_alone = 4405 
RTWc_limit_alone = 3671 

Commands details: 
total_CMD = 456876 
n_nop = 441969 
Read = 10083 
Write = 0 
L2_Alloc = 0 
L2_WB = 1092 
n_act = 1906 
n_pre = 1890 
n_ref = 94363669719184 
n_req = 10359 
total_req = 11175 

Dual Bus Interface Util: 
issued_total_row = 3796 
issued_total_col = 11175 
Row_Bus_Util =  0.008309 
CoL_Bus_Util = 0.024460 
Either_Row_CoL_Bus_Util = 0.032628 
Issued_on_Two_Bus_Simul_Util = 0.000140 
issued_two_Eff = 0.004293 
queue_avg = 0.237760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.23776
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441899 n_act=1926 n_pre=1910 n_ref_event=0 n_req=10395 n_rd=10120 n_rd_L2_A=0 n_write=0 n_wr_bk=1091 bw_util=0.04908
n_activity=104894 dram_eff=0.2138
bk0: 690a 450142i bk1: 719a 450315i bk2: 701a 451149i bk3: 711a 449812i bk4: 683a 450276i bk5: 706a 449765i bk6: 697a 445587i bk7: 670a 446163i bk8: 585a 451016i bk9: 594a 451038i bk10: 565a 452198i bk11: 556a 452079i bk12: 564a 451775i bk13: 558a 451813i bk14: 561a 451286i bk15: 560a 450788i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.815681
Row_Buffer_Locality_read = 0.829644
Row_Buffer_Locality_write = 0.301818
Bank_Level_Parallism = 1.863979
Bank_Level_Parallism_Col = 1.711357
Bank_Level_Parallism_Ready = 1.326726
write_to_read_ratio_blp_rw_average = 0.120526
GrpLevelPara = 1.510364 

BW Util details:
bwutil = 0.049077 
total_CMD = 456876 
util_bw = 22422 
Wasted_Col = 26223 
Wasted_Row = 15443 
Idle = 392788 

BW Util Bottlenecks: 
RCDc_limit = 22334 
RCDWRc_limit = 1027 
WTRc_limit = 4738 
RTWc_limit = 3506 
CCDLc_limit = 5980 
rwq = 0 
CCDLc_limit_alone = 5413 
WTRc_limit_alone = 4419 
RTWc_limit_alone = 3258 

Commands details: 
total_CMD = 456876 
n_nop = 441899 
Read = 10120 
Write = 0 
L2_Alloc = 0 
L2_WB = 1091 
n_act = 1926 
n_pre = 1910 
n_ref = 0 
n_req = 10395 
total_req = 11211 

Dual Bus Interface Util: 
issued_total_row = 3836 
issued_total_col = 11211 
Row_Bus_Util =  0.008396 
CoL_Bus_Util = 0.024538 
Either_Row_CoL_Bus_Util = 0.032781 
Issued_on_Two_Bus_Simul_Util = 0.000153 
issued_two_Eff = 0.004674 
queue_avg = 0.207838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.207838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441937 n_act=1942 n_pre=1926 n_ref_event=0 n_req=10303 n_rd=10017 n_rd_L2_A=0 n_write=0 n_wr_bk=1128 bw_util=0.04879
n_activity=106383 dram_eff=0.2095
bk0: 707a 450100i bk1: 675a 450602i bk2: 713a 450510i bk3: 707a 450036i bk4: 717a 448731i bk5: 690a 449312i bk6: 672a 445269i bk7: 685a 445057i bk8: 555a 451169i bk9: 580a 450352i bk10: 543a 452242i bk11: 556a 452178i bk12: 557a 452232i bk13: 548a 452427i bk14: 564a 451285i bk15: 548a 451745i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812288
Row_Buffer_Locality_read = 0.826695
Row_Buffer_Locality_write = 0.307692
Bank_Level_Parallism = 1.876263
Bank_Level_Parallism_Col = 1.741236
Bank_Level_Parallism_Ready = 1.350000
write_to_read_ratio_blp_rw_average = 0.129606
GrpLevelPara = 1.528701 

BW Util details:
bwutil = 0.048788 
total_CMD = 456876 
util_bw = 22290 
Wasted_Col = 26287 
Wasted_Row = 16165 
Idle = 392134 

BW Util Bottlenecks: 
RCDc_limit = 22315 
RCDWRc_limit = 996 
WTRc_limit = 4236 
RTWc_limit = 4018 
CCDLc_limit = 5541 
rwq = 0 
CCDLc_limit_alone = 4998 
WTRc_limit_alone = 4030 
RTWc_limit_alone = 3681 

Commands details: 
total_CMD = 456876 
n_nop = 441937 
Read = 10017 
Write = 0 
L2_Alloc = 0 
L2_WB = 1128 
n_act = 1942 
n_pre = 1926 
n_ref = 0 
n_req = 10303 
total_req = 11145 

Dual Bus Interface Util: 
issued_total_row = 3868 
issued_total_col = 11145 
Row_Bus_Util =  0.008466 
CoL_Bus_Util = 0.024394 
Either_Row_CoL_Bus_Util = 0.032698 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.004953 
queue_avg = 0.226893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.226893
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441712 n_act=1993 n_pre=1977 n_ref_event=0 n_req=10431 n_rd=10144 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.04936
n_activity=107588 dram_eff=0.2096
bk0: 702a 449947i bk1: 688a 450643i bk2: 723a 450901i bk3: 690a 451535i bk4: 723a 448238i bk5: 719a 448732i bk6: 662a 446000i bk7: 719a 444657i bk8: 570a 450219i bk9: 577a 449858i bk10: 590a 452239i bk11: 571a 452327i bk12: 565a 451536i bk13: 552a 451454i bk14: 539a 451001i bk15: 554a 451019i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809606
Row_Buffer_Locality_read = 0.823640
Row_Buffer_Locality_write = 0.313589
Bank_Level_Parallism = 1.896804
Bank_Level_Parallism_Col = 1.747069
Bank_Level_Parallism_Ready = 1.319585
write_to_read_ratio_blp_rw_average = 0.127914
GrpLevelPara = 1.514616 

BW Util details:
bwutil = 0.049361 
total_CMD = 456876 
util_bw = 22552 
Wasted_Col = 26921 
Wasted_Row = 16226 
Idle = 391177 

BW Util Bottlenecks: 
RCDc_limit = 22966 
RCDWRc_limit = 1001 
WTRc_limit = 4630 
RTWc_limit = 4365 
CCDLc_limit = 6257 
rwq = 0 
CCDLc_limit_alone = 5478 
WTRc_limit_alone = 4212 
RTWc_limit_alone = 4004 

Commands details: 
total_CMD = 456876 
n_nop = 441712 
Read = 10144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 1993 
n_pre = 1977 
n_ref = 0 
n_req = 10431 
total_req = 11276 

Dual Bus Interface Util: 
issued_total_row = 3970 
issued_total_col = 11276 
Row_Bus_Util =  0.008689 
CoL_Bus_Util = 0.024681 
Either_Row_CoL_Bus_Util = 0.033191 
Issued_on_Two_Bus_Simul_Util = 0.000179 
issued_two_Eff = 0.005408 
queue_avg = 0.236861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.236861
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441922 n_act=1962 n_pre=1946 n_ref_event=0 n_req=10308 n_rd=10035 n_rd_L2_A=0 n_write=0 n_wr_bk=1085 bw_util=0.04868
n_activity=106676 dram_eff=0.2085
bk0: 675a 450472i bk1: 688a 449346i bk2: 705a 450417i bk3: 716a 450549i bk4: 691a 449769i bk5: 701a 448661i bk6: 699a 445367i bk7: 701a 445069i bk8: 573a 449883i bk9: 558a 450554i bk10: 550a 452095i bk11: 554a 452708i bk12: 557a 452123i bk13: 553a 452527i bk14: 554a 451495i bk15: 560a 451152i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810633
Row_Buffer_Locality_read = 0.824215
Row_Buffer_Locality_write = 0.311355
Bank_Level_Parallism = 1.879815
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.386139
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048678 
total_CMD = 456876 
util_bw = 22240 
Wasted_Col = 26430 
Wasted_Row = 16499 
Idle = 391707 

BW Util Bottlenecks: 
RCDc_limit = 22743 
RCDWRc_limit = 1000 
WTRc_limit = 4350 
RTWc_limit = 3696 
CCDLc_limit = 5610 
rwq = 0 
CCDLc_limit_alone = 5081 
WTRc_limit_alone = 4085 
RTWc_limit_alone = 3432 

Commands details: 
total_CMD = 456876 
n_nop = 441922 
Read = 10035 
Write = 0 
L2_Alloc = 0 
L2_WB = 1085 
n_act = 1962 
n_pre = 1946 
n_ref = 0 
n_req = 10308 
total_req = 11120 

Dual Bus Interface Util: 
issued_total_row = 3908 
issued_total_col = 11120 
Row_Bus_Util =  0.008554 
CoL_Bus_Util = 0.024339 
Either_Row_CoL_Bus_Util = 0.032731 
Issued_on_Two_Bus_Simul_Util = 0.000162 
issued_two_Eff = 0.004949 
queue_avg = 0.247927 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.247927
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441574 n_act=2051 n_pre=2035 n_ref_event=4568229571824690154 n_req=10430 n_rd=10144 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.04936
n_activity=110299 dram_eff=0.2045
bk0: 712a 450400i bk1: 703a 450367i bk2: 697a 450230i bk3: 706a 450440i bk4: 708a 449669i bk5: 718a 449072i bk6: 715a 444802i bk7: 694a 445779i bk8: 582a 450263i bk9: 559a 450471i bk10: 552a 452105i bk11: 558a 451766i bk12: 556a 451880i bk13: 539a 451955i bk14: 559a 451280i bk15: 586a 450024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804314
Row_Buffer_Locality_read = 0.819105
Row_Buffer_Locality_write = 0.279720
Bank_Level_Parallism = 1.841281
Bank_Level_Parallism_Col = 1.692977
Bank_Level_Parallism_Ready = 1.310114
write_to_read_ratio_blp_rw_average = 0.119657
GrpLevelPara = 1.483644 

BW Util details:
bwutil = 0.049361 
total_CMD = 456876 
util_bw = 22552 
Wasted_Col = 27768 
Wasted_Row = 17131 
Idle = 389425 

BW Util Bottlenecks: 
RCDc_limit = 23805 
RCDWRc_limit = 1071 
WTRc_limit = 5112 
RTWc_limit = 3801 
CCDLc_limit = 6159 
rwq = 0 
CCDLc_limit_alone = 5554 
WTRc_limit_alone = 4780 
RTWc_limit_alone = 3528 

Commands details: 
total_CMD = 456876 
n_nop = 441574 
Read = 10144 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 2051 
n_pre = 2035 
n_ref = 4568229571824690154 
n_req = 10430 
total_req = 11276 

Dual Bus Interface Util: 
issued_total_row = 4086 
issued_total_col = 11276 
Row_Bus_Util =  0.008943 
CoL_Bus_Util = 0.024681 
Either_Row_CoL_Bus_Util = 0.033493 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.003921 
queue_avg = 0.216691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.216691
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441772 n_act=1987 n_pre=1971 n_ref_event=0 n_req=10412 n_rd=10139 n_rd_L2_A=0 n_write=0 n_wr_bk=1086 bw_util=0.04914
n_activity=106543 dram_eff=0.2107
bk0: 706a 450480i bk1: 663a 450606i bk2: 721a 450767i bk3: 715a 450640i bk4: 689a 449386i bk5: 712a 449806i bk6: 675a 445699i bk7: 687a 444942i bk8: 608a 449746i bk9: 578a 450422i bk10: 563a 452410i bk11: 566a 451848i bk12: 584a 451431i bk13: 532a 451789i bk14: 575a 451256i bk15: 565a 450444i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810219
Row_Buffer_Locality_read = 0.824144
Row_Buffer_Locality_write = 0.293040
Bank_Level_Parallism = 1.896482
Bank_Level_Parallism_Col = 1.732619
Bank_Level_Parallism_Ready = 1.317584
write_to_read_ratio_blp_rw_average = 0.124390
GrpLevelPara = 1.517957 

BW Util details:
bwutil = 0.049138 
total_CMD = 456876 
util_bw = 22450 
Wasted_Col = 26376 
Wasted_Row = 16185 
Idle = 391865 

BW Util Bottlenecks: 
RCDc_limit = 22745 
RCDWRc_limit = 1016 
WTRc_limit = 4337 
RTWc_limit = 3977 
CCDLc_limit = 5849 
rwq = 0 
CCDLc_limit_alone = 5281 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 3629 

Commands details: 
total_CMD = 456876 
n_nop = 441772 
Read = 10139 
Write = 0 
L2_Alloc = 0 
L2_WB = 1086 
n_act = 1987 
n_pre = 1971 
n_ref = 0 
n_req = 10412 
total_req = 11225 

Dual Bus Interface Util: 
issued_total_row = 3958 
issued_total_col = 11225 
Row_Bus_Util =  0.008663 
CoL_Bus_Util = 0.024569 
Either_Row_CoL_Bus_Util = 0.033059 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.005230 
queue_avg = 0.225871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.225871
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441834 n_act=1978 n_pre=1962 n_ref_event=0 n_req=10350 n_rd=10069 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04894
n_activity=107488 dram_eff=0.208
bk0: 664a 451072i bk1: 683a 450785i bk2: 707a 450711i bk3: 701a 450774i bk4: 725a 448855i bk5: 686a 449884i bk6: 675a 446509i bk7: 689a 444948i bk8: 583a 449673i bk9: 578a 450562i bk10: 553a 452013i bk11: 579a 452244i bk12: 557a 451110i bk13: 567a 451865i bk14: 558a 451229i bk15: 564a 451281i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809758
Row_Buffer_Locality_read = 0.823319
Row_Buffer_Locality_write = 0.323843
Bank_Level_Parallism = 1.843631
Bank_Level_Parallism_Col = 1.690034
Bank_Level_Parallism_Ready = 1.305768
write_to_read_ratio_blp_rw_average = 0.121033
GrpLevelPara = 1.499527 

BW Util details:
bwutil = 0.048941 
total_CMD = 456876 
util_bw = 22360 
Wasted_Col = 26982 
Wasted_Row = 16310 
Idle = 391224 

BW Util Bottlenecks: 
RCDc_limit = 23050 
RCDWRc_limit = 987 
WTRc_limit = 5100 
RTWc_limit = 3843 
CCDLc_limit = 5856 
rwq = 0 
CCDLc_limit_alone = 5216 
WTRc_limit_alone = 4745 
RTWc_limit_alone = 3558 

Commands details: 
total_CMD = 456876 
n_nop = 441834 
Read = 10069 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 1978 
n_pre = 1962 
n_ref = 0 
n_req = 10350 
total_req = 11180 

Dual Bus Interface Util: 
issued_total_row = 3940 
issued_total_col = 11180 
Row_Bus_Util =  0.008624 
CoL_Bus_Util = 0.024471 
Either_Row_CoL_Bus_Util = 0.032924 
Issued_on_Two_Bus_Simul_Util = 0.000171 
issued_two_Eff = 0.005185 
queue_avg = 0.202797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.202797
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441784 n_act=2005 n_pre=1989 n_ref_event=0 n_req=10361 n_rd=10087 n_rd_L2_A=0 n_write=0 n_wr_bk=1090 bw_util=0.04893
n_activity=106575 dram_eff=0.2097
bk0: 676a 449852i bk1: 693a 450395i bk2: 710a 451108i bk3: 716a 451158i bk4: 684a 449336i bk5: 701a 449372i bk6: 687a 444747i bk7: 697a 444596i bk8: 575a 450307i bk9: 590a 450556i bk10: 560a 451619i bk11: 576a 451427i bk12: 555a 451070i bk13: 548a 451475i bk14: 559a 452077i bk15: 560a 451284i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807741
Row_Buffer_Locality_read = 0.821949
Row_Buffer_Locality_write = 0.284672
Bank_Level_Parallism = 1.902156
Bank_Level_Parallism_Col = 1.747058
Bank_Level_Parallism_Ready = 1.324396
write_to_read_ratio_blp_rw_average = 0.122409
GrpLevelPara = 1.542482 

BW Util details:
bwutil = 0.048928 
total_CMD = 456876 
util_bw = 22354 
Wasted_Col = 26767 
Wasted_Row = 16349 
Idle = 391406 

BW Util Bottlenecks: 
RCDc_limit = 23074 
RCDWRc_limit = 1018 
WTRc_limit = 5305 
RTWc_limit = 4129 
CCDLc_limit = 5884 
rwq = 0 
CCDLc_limit_alone = 5220 
WTRc_limit_alone = 4953 
RTWc_limit_alone = 3817 

Commands details: 
total_CMD = 456876 
n_nop = 441784 
Read = 10087 
Write = 0 
L2_Alloc = 0 
L2_WB = 1090 
n_act = 2005 
n_pre = 1989 
n_ref = 0 
n_req = 10361 
total_req = 11177 

Dual Bus Interface Util: 
issued_total_row = 3994 
issued_total_col = 11177 
Row_Bus_Util =  0.008742 
CoL_Bus_Util = 0.024464 
Either_Row_CoL_Bus_Util = 0.033033 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.005235 
queue_avg = 0.231643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.231643
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441929 n_act=1933 n_pre=1917 n_ref_event=0 n_req=10303 n_rd=10013 n_rd_L2_A=0 n_write=0 n_wr_bk=1151 bw_util=0.04887
n_activity=105343 dram_eff=0.212
bk0: 671a 451032i bk1: 691a 450128i bk2: 717a 450925i bk3: 727a 451185i bk4: 700a 449137i bk5: 687a 449577i bk6: 667a 445561i bk7: 658a 445482i bk8: 563a 451494i bk9: 600a 450495i bk10: 564a 451824i bk11: 542a 452824i bk12: 563a 451632i bk13: 541a 452670i bk14: 550a 451028i bk15: 572a 450692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.813452
Row_Buffer_Locality_read = 0.827125
Row_Buffer_Locality_write = 0.341379
Bank_Level_Parallism = 1.841641
Bank_Level_Parallism_Col = 1.693398
Bank_Level_Parallism_Ready = 1.269857
write_to_read_ratio_blp_rw_average = 0.124867
GrpLevelPara = 1.484158 

BW Util details:
bwutil = 0.048871 
total_CMD = 456876 
util_bw = 22328 
Wasted_Col = 26290 
Wasted_Row = 15903 
Idle = 392355 

BW Util Bottlenecks: 
RCDc_limit = 22303 
RCDWRc_limit = 1073 
WTRc_limit = 4477 
RTWc_limit = 3957 
CCDLc_limit = 5925 
rwq = 0 
CCDLc_limit_alone = 5186 
WTRc_limit_alone = 4107 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 456876 
n_nop = 441929 
Read = 10013 
Write = 0 
L2_Alloc = 0 
L2_WB = 1151 
n_act = 1933 
n_pre = 1917 
n_ref = 0 
n_req = 10303 
total_req = 11164 

Dual Bus Interface Util: 
issued_total_row = 3850 
issued_total_col = 11164 
Row_Bus_Util =  0.008427 
CoL_Bus_Util = 0.024436 
Either_Row_CoL_Bus_Util = 0.032716 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.004483 
queue_avg = 0.213299 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.213299
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=456876 n_nop=441485 n_act=2031 n_pre=2015 n_ref_event=0 n_req=10546 n_rd=10245 n_rd_L2_A=0 n_write=0 n_wr_bk=1184 bw_util=0.05003
n_activity=107818 dram_eff=0.212
bk0: 688a 450348i bk1: 706a 450439i bk2: 726a 450695i bk3: 701a 451708i bk4: 715a 447990i bk5: 723a 448275i bk6: 684a 444919i bk7: 670a 445851i bk8: 604a 449837i bk9: 586a 449662i bk10: 593a 451766i bk11: 573a 451599i bk12: 566a 450952i bk13: 560a 451555i bk14: 588a 450597i bk15: 562a 450439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808363
Row_Buffer_Locality_read = 0.822743
Row_Buffer_Locality_write = 0.318937
Bank_Level_Parallism = 1.936920
Bank_Level_Parallism_Col = 1.790916
Bank_Level_Parallism_Ready = 1.392101
write_to_read_ratio_blp_rw_average = 0.124397
GrpLevelPara = 1.540047 

BW Util details:
bwutil = 0.050031 
total_CMD = 456876 
util_bw = 22858 
Wasted_Col = 27309 
Wasted_Row = 16200 
Idle = 390509 

BW Util Bottlenecks: 
RCDc_limit = 23276 
RCDWRc_limit = 1060 
WTRc_limit = 4888 
RTWc_limit = 4127 
CCDLc_limit = 6032 
rwq = 0 
CCDLc_limit_alone = 5360 
WTRc_limit_alone = 4537 
RTWc_limit_alone = 3806 

Commands details: 
total_CMD = 456876 
n_nop = 441485 
Read = 10245 
Write = 0 
L2_Alloc = 0 
L2_WB = 1184 
n_act = 2031 
n_pre = 2015 
n_ref = 0 
n_req = 10546 
total_req = 11429 

Dual Bus Interface Util: 
issued_total_row = 4046 
issued_total_col = 11429 
Row_Bus_Util =  0.008856 
CoL_Bus_Util = 0.025016 
Either_Row_CoL_Bus_Util = 0.033687 
Issued_on_Two_Bus_Simul_Util = 0.000184 
issued_two_Eff = 0.005458 
queue_avg = 0.244368 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.244368

========= L2 cache stats =========
L2_cache_bank[0]: Access = 68935, Miss = 10104, Miss_rate = 0.147, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 60998, Miss = 5300, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 60945, Miss = 5281, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 60708, Miss = 5246, Miss_rate = 0.086, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 60934, Miss = 5265, Miss_rate = 0.086, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 60970, Miss = 5387, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 60801, Miss = 5286, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 60648, Miss = 5218, Miss_rate = 0.086, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 61340, Miss = 5418, Miss_rate = 0.088, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 61601, Miss = 5329, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61393, Miss = 5240, Miss_rate = 0.085, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61238, Miss = 5298, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 61550, Miss = 5364, Miss_rate = 0.087, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 61364, Miss = 5470, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 61657, Miss = 5421, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 61672, Miss = 5267, Miss_rate = 0.085, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 60594, Miss = 5304, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 60677, Miss = 5334, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60485, Miss = 5240, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 60556, Miss = 5378, Miss_rate = 0.089, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 60192, Miss = 5222, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61092, Miss = 5275, Miss_rate = 0.086, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 60828, Miss = 5482, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 61055, Miss = 5355, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1472233
L2_total_cache_misses = 132484
L2_total_cache_miss_rate = 0.0900
L2_total_cache_pending_hits = 417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1056011
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 43821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 77318
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1405
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9914
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1177259
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294610
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1472233
icnt_total_pkts_simt_to_mem=1471967
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.56235
	minimum = 5
	maximum = 40
Network latency average = 6.56235
	minimum = 5
	maximum = 40
Slowest packet = 2936742
Flit latency average = 6.56235
	minimum = 5
	maximum = 40
Slowest flit = 2936742
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.143125
	minimum = 0.0907572 (at node 23)
	maximum = 0.492762 (at node 14)
Accepted packet rate average = 0.143125
	minimum = 0.0907572 (at node 23)
	maximum = 0.492762 (at node 14)
Injected flit rate average = 0.143125
	minimum = 0.0907572 (at node 23)
	maximum = 0.492762 (at node 14)
Accepted flit rate average= 0.143125
	minimum = 0.0907572 (at node 23)
	maximum = 0.492762 (at node 14)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 50.3852 (16 samples)
	minimum = 5 (16 samples)
	maximum = 234.562 (16 samples)
Network latency average = 32.3871 (16 samples)
	minimum = 5 (16 samples)
	maximum = 133.688 (16 samples)
Flit latency average = 32.3871 (16 samples)
	minimum = 5 (16 samples)
	maximum = 133.688 (16 samples)
Fragmentation average = 0 (16 samples)
	minimum = 0 (16 samples)
	maximum = 0 (16 samples)
Injected packet rate average = 0.165314 (16 samples)
	minimum = 0.117016 (16 samples)
	maximum = 0.415643 (16 samples)
Accepted packet rate average = 0.165314 (16 samples)
	minimum = 0.117016 (16 samples)
	maximum = 0.41603 (16 samples)
Injected flit rate average = 0.165314 (16 samples)
	minimum = 0.117016 (16 samples)
	maximum = 0.415643 (16 samples)
Accepted flit rate average = 0.165314 (16 samples)
	minimum = 0.117016 (16 samples)
	maximum = 0.41603 (16 samples)
Injected packet size average = 1 (16 samples)
Accepted packet size average = 1 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 42 sec (102 sec)
gpgpu_simulation_rate = 254966 (inst/sec)
gpgpu_simulation_rate = 2496 (cycle/sec)
gpgpu_silicon_slowdown = 335336x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 7663
gpu_sim_insn = 1283661
gpu_ipc =     167.5142
gpu_tot_sim_cycle = 262272
gpu_tot_sim_insn = 27290217
gpu_tot_ipc =     104.0531
gpu_tot_issued_cta = 2176
gpu_occupancy = 32.9483% 
gpu_tot_occupancy = 65.5565% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1674
partiton_level_parallism_total  =       5.6465
partiton_level_parallism_util =       1.9955
partiton_level_parallism_util_total  =       7.0559
L2_BW  =      31.2684 GB/Sec
L2_BW_total  =     151.2624 GB/Sec
gpu_total_sim_rate=262405

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1184013
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0029
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0042
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 210048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1180633
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1184013

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 2176, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3281, 3500, 3564, 3615, 3345, 3166, 3322, 3399, 3580, 3205, 3427, 3203, 3732, 3185, 3240, 3707, 2754, 2825, 2839, 2803, 3205, 2695, 3142, 2848, 3090, 2608, 3063, 3036, 3259, 2801, 2894, 3145, 2361, 2934, 3136, 2940, 2899, 2747, 2780, 2635, 2533, 2693, 2504, 2513, 2599, 2531, 2900, 2757, 2509, 2653, 2455, 2383, 2536, 2800, 2310, 2060, 2490, 2489, 2383, 2642, 2206, 2120, 2046, 2622, 
gpgpu_n_tot_thrd_icount = 70689952
gpgpu_n_tot_w_icount = 2209061
gpgpu_n_stall_shd_mem = 1118342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1185482
gpgpu_n_mem_write_global = 295333
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1616181	W0_Idle:940177	W0_Scoreboard:7928152	W1:478788	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
single_issue_nums: WS0:429845	WS1:427918	WS2:429198	WS3:431470	
dual_issue_nums: WS0:61492	WS1:61185	WS2:61206	WS3:61432	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9483856 {8:1185482,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11813320 {40:295333,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47419280 {40:1185482,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362664 {8:295333,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 305 
max_icnt2sh_latency = 706 
averagemflatency = 430 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 81 
mrq_lat_table:91136 	6080 	4580 	5481 	13671 	4471 	1192 	162 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	451449 	474306 	544110 	10978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	176981 	134605 	70039 	80835 	123674 	248870 	645438 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	309408 	298350 	181145 	160328 	190042 	205205 	128980 	7385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	290 	133 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        51        58        31        27        41        44        53        57        57        56        52        51 
dram[1]:        47        57        49        56        55        55        23        25        40        38        58        58        53        51        56        54 
dram[2]:        52        51        51        53        54        54        39        26        42        48        55        55        54        55        43        45 
dram[3]:        56        49        53        53        54        57        24        27        42        40        54        57        53        56        53        50 
dram[4]:        49        51        50        49        51        59        25        22        32        39        56        50        47        50        46        56 
dram[5]:        52        50        52        53        57        59        27        33        39        38        51        57        43        50        52        46 
dram[6]:        50        50        50        56        50        59        35        32        39        32        55        57        47        45        50        44 
dram[7]:        52        49        51        50        53        53        32        30        45        43        48        57        49        49        42        56 
dram[8]:        57        54        58        55        58        60        30        19        40        40        57        56        49        49        48        56 
dram[9]:        48        55        52        54        58        52        24        24        42        42        56        61        48        45        55        51 
dram[10]:        43        51        53        55        53        58        29        24        50        38        62        58        49        47        40        48 
dram[11]:        52        47        55        54        61        54        30        34        37        36        59        58        45        46        43        49 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      7068      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8762      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.511628  5.572519  6.256410  7.148515  6.738739  5.263889  3.470046  3.793814  4.262411  4.354610  6.755814  5.560748  5.808511  5.824742  6.287234  6.211111 
dram[1]:  5.370079  5.811024  6.084033  7.288660  6.435897  5.248276  3.530233  3.476191  5.267857  4.851240  6.662921  6.223404  6.311111  5.813725  6.747127  5.543689 
dram[2]:  4.923611  5.857143  6.839622  6.066116  5.759690  6.193548  3.716346  3.570048  5.369370  5.798077  6.021053  5.835052  5.720000  5.588235  6.180851  5.245454 
dram[3]:  5.549618  5.931624  6.562500  5.226950  5.308219  5.829457  3.545024  3.537383  5.509804  4.682539  6.321839  6.000000  6.454545  6.356322  5.640777  5.696970 
dram[4]:  5.440299  6.309734  7.670103  7.412371  5.116883  5.290541  3.436620  3.613636  4.535433  4.414815  7.023530  6.362638  5.750000  4.964602  5.000000  5.284404 
dram[5]:  5.596774  4.810811  6.522522  7.000000  5.738461  5.170068  3.774510  3.550459  4.171429  4.798319  5.781250  6.738095  6.288889  6.500000  5.693069  5.448598 
dram[6]:  5.991803  6.162393  6.196581  5.742188  5.457747  5.493055  3.429184  3.472973  4.716536  4.403101  6.352273  5.442307  5.707071  5.470000  5.611650  4.319149 
dram[7]:  6.041322  5.647541  6.772727  6.288136  5.820312  5.825758  3.397260  3.376106  4.905512  4.774194  6.879518  5.968750  5.711538  4.891892  5.685714  4.876033 
dram[8]:  6.471698  5.991453  6.678899  6.066667  5.175324  6.073171  3.639024  3.546296  4.459259  4.829268  5.773196  6.301075  4.905172  5.178571  5.693069  5.398148 
dram[9]:  5.167883  6.025000  6.669725  7.306931  5.525926  5.671642  3.353982  3.305085  4.709677  4.787402  5.485437  5.398148  5.099099  5.427185  6.627907  5.596154 
dram[10]:  5.991379  5.175182  6.607143  7.957447  5.598540  5.689394  3.380734  3.495238  5.787879  4.586466  5.896907  6.626506  5.287037  6.224719  5.218182  5.431193 
dram[11]:  5.891667  5.583333  6.935185  7.627660  4.900000  4.987342  3.504587  3.740000  4.619403  4.330935  6.451613  6.191489  5.189189  5.896907  5.304348  5.086207 
average row locality = 126774/24308 = 5.215320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       717       717       707       718       729       703       687       592       604       578       590       542       559       578       544 
dram[1]:       668       725       707       694       724       728       712       682       583       579       588       581       562       588       573       557 
dram[2]:       698       724       711       718       711       734       724       691       590       596       568       562       567       566       565       563 
dram[3]:       713       681       718       720       741       717       697       707       559       584       546       559       562       549       566       551 
dram[4]:       712       698       729       704       752       748       685       742       572       588       593       576       570       557       544       562 
dram[5]:       681       697       709       725       716       728       720       724       580       564       554       565       561       554       561       567 
dram[6]:       720       706       710       718       741       755       745       722       592       563       555       563       559       543       565       591 
dram[7]:       717       677       726       723       715       740       697       715       613       585       568       571       586       539       584       575 
dram[8]:       675       687       711       709       760       717       700       714       594       588       557       584       561       574       559       569 
dram[9]:       691       706       716       725       713       731       707       726       578       601       563       580       559       552       563       566 
dram[10]:       683       696       723       732       730       718       687       684       567       602       570       547       565       549       558       575 
dram[11]:       692       718       734       705       745       754       713       697       612       596       595       578       568       565       595       572 
total dram reads = 123351
bank skew: 760/539 = 1.41
chip skew: 10439/10170 = 1.03
number of total write accesses:
dram[0]:        48        51        60        59       119       115       199       196        30        40        12        20        16        23        52        60 
dram[1]:        55        52        63        52       116       129       188       192        28        32        20        16        21        20        56        56 
dram[2]:        44        55        56        64       127       134       194       189        24        28        16        16        20        16        64        56 
dram[3]:        56        52        64        65       134       138       204       196        12        24        16        20        24        16        59        52 
dram[4]:        68        58        60        54       143       136       188       207        16        32        16        12        20        16        63        56 
dram[5]:        52        60        60        67       120       127       199       197        16        28         4         4        20        20        55        64 
dram[6]:        44        60        58        65       136       138       215       195        28        20        16        12        24        16        52        70 
dram[7]:        56        48        76        72       119       116       186       190        40        28        12         8        32        16        52        60 
dram[8]:        44        56        65        76       145       120       184       207        32        24        12         8        26        24        64        56 
dram[9]:        68        68        44        52       131       116       203       212        24        28         8        12        28        25        28        64 
dram[10]:        48        52        66        63       147       132       199       198        24        32         8        12        24        20        63        67 
dram[11]:        59        72        57        48       154       136       203       203        28        24        20        16        32        28        57        67 
total dram writes = 13542
bank skew: 215/4 = 53.75
chip skew: 1204/1093 = 1.10
average mf latency per bank:
dram[0]:       3604      3470      3257      3327      2956      2895      2754      2768      9954      5372     10357      9593     10400      9709      3552      3602
dram[1]:       3843      3279      3267      3147      2944      2785      2842      2654      5904      5357     10240      9201     10130      9197      3710      3348
dram[2]:       3582      3202      3223      2965      2880      2549      2593      2627      5633      5153     10002      9517      9604      9191      3473      3235
dram[3]:       3499      3605      3135      3026      2829      2858      2735      2709      6017      5467     10508     10136      9761     10240      3468      3588
dram[4]:       3194      3524      2947      3214      2600      2733      2509      2572      5397      5681      8924      9932      8712      9679      3335      3544
dram[5]:       3640      3285      3316      2978      2961      2659      2727      2407      5963      5627     11450      9934     10592      9329      3655      3316
dram[6]:       3584      3247      3214      2853      2846      2532      2492      2338      5512      5349     10946      9328     10152      9055      3705      2993
dram[7]:       3443      3562      3082      2959      2997      2770      2832      2622      5420      5456     10817     10232      9378     10013      3524      3369
dram[8]:       3637      3267      3210      2860      2600      2713      2707      2405      5496      5220     10717      9188      9013      8001      3521      3199
dram[9]:       3312      3059      3134      2976      2821      2706      2626      2391      5548      4987     10115      9350      8481      8413      3549      3100
dram[10]:       3490      3474      3006      3095      2636      2930      2511      2794      5522      5410      9896     10666      8540      9399      3369      3405
dram[11]:       3318      3159      2872      3076      2629      2581      2523      2478      5149      5173      9358      9288      8336      8376      3233      3177
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       951      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       962      1101       960
dram[2]:       1133       989      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151      1020      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304      1009      1281       958      1272      1055      1323      1077      1246      1028      1264      1014      1196      1043
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455334 n_act=2003 n_pre=1987 n_ref_event=94363668859552 n_req=10542 n_rd=10264 n_rd_L2_A=0 n_write=0 n_wr_bk=1100 bw_util=0.04829
n_activity=110011 dram_eff=0.2066
bk0: 699a 464028i bk1: 717a 463603i bk2: 717a 464126i bk3: 707a 465053i bk4: 718a 463757i bk5: 729a 462989i bk6: 703a 459553i bk7: 687a 459372i bk8: 592a 463401i bk9: 604a 463076i bk10: 578a 465613i bk11: 590a 464963i bk12: 542a 465741i bk13: 559a 465286i bk14: 578a 465029i bk15: 544a 465234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810852
Row_Buffer_Locality_read = 0.824435
Row_Buffer_Locality_write = 0.309353
Bank_Level_Parallism = 1.853688
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.330046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048293 
total_CMD = 470626 
util_bw = 22728 
Wasted_Col = 27579 
Wasted_Row = 16703 
Idle = 403616 

BW Util Bottlenecks: 
RCDc_limit = 23326 
RCDWRc_limit = 1030 
WTRc_limit = 5158 
RTWc_limit = 3843 
CCDLc_limit = 6089 
rwq = 0 
CCDLc_limit_alone = 5460 
WTRc_limit_alone = 4825 
RTWc_limit_alone = 3547 

Commands details: 
total_CMD = 470626 
n_nop = 455334 
Read = 10264 
Write = 0 
L2_Alloc = 0 
L2_WB = 1100 
n_act = 2003 
n_pre = 1987 
n_ref = 94363668859552 
n_req = 10542 
total_req = 11364 

Dual Bus Interface Util: 
issued_total_row = 3990 
issued_total_col = 11364 
Row_Bus_Util =  0.008478 
CoL_Bus_Util = 0.024147 
Either_Row_CoL_Bus_Util = 0.032493 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.004054 
queue_avg = 0.207938 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.207938
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455431 n_act=1964 n_pre=1948 n_ref_event=94363669719184 n_req=10528 n_rd=10251 n_rd_L2_A=0 n_write=0 n_wr_bk=1096 bw_util=0.04822
n_activity=107921 dram_eff=0.2103
bk0: 668a 463826i bk1: 725a 463735i bk2: 707a 464203i bk3: 694a 464769i bk4: 724a 463826i bk5: 728a 462521i bk6: 712a 458707i bk7: 682a 459138i bk8: 583a 464163i bk9: 579a 464071i bk10: 588a 465582i bk11: 581a 465452i bk12: 562a 465389i bk13: 588a 465288i bk14: 573a 465411i bk15: 557a 465107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814305
Row_Buffer_Locality_read = 0.826944
Row_Buffer_Locality_write = 0.346570
Bank_Level_Parallism = 1.873771
Bank_Level_Parallism_Col = 1.753430
Bank_Level_Parallism_Ready = 1.343824
write_to_read_ratio_blp_rw_average = 0.117183
GrpLevelPara = 1.516675 

BW Util details:
bwutil = 0.048221 
total_CMD = 470626 
util_bw = 22694 
Wasted_Col = 26750 
Wasted_Row = 16540 
Idle = 404642 

BW Util Bottlenecks: 
RCDc_limit = 22681 
RCDWRc_limit = 925 
WTRc_limit = 4718 
RTWc_limit = 3997 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5354 
WTRc_limit_alone = 4420 
RTWc_limit_alone = 3683 

Commands details: 
total_CMD = 470626 
n_nop = 455431 
Read = 10251 
Write = 0 
L2_Alloc = 0 
L2_WB = 1096 
n_act = 1964 
n_pre = 1948 
n_ref = 94363669719184 
n_req = 10528 
total_req = 11347 

Dual Bus Interface Util: 
issued_total_row = 3912 
issued_total_col = 11347 
Row_Bus_Util =  0.008312 
CoL_Bus_Util = 0.024110 
Either_Row_CoL_Bus_Util = 0.032287 
Issued_on_Two_Bus_Simul_Util = 0.000136 
issued_two_Eff = 0.004212 
queue_avg = 0.231847 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.231847
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455345 n_act=1988 n_pre=1972 n_ref_event=0 n_req=10566 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1103 bw_util=0.04841
n_activity=108215 dram_eff=0.2105
bk0: 698a 463613i bk1: 724a 463936i bk2: 711a 464695i bk3: 718a 463462i bk4: 711a 463864i bk5: 734a 463378i bk6: 724a 459132i bk7: 691a 459653i bk8: 590a 464656i bk9: 596a 464718i bk10: 568a 465846i bk11: 562a 465703i bk12: 567a 465447i bk13: 566a 465396i bk14: 565a 464937i bk15: 563a 464466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812796
Row_Buffer_Locality_read = 0.826691
Row_Buffer_Locality_write = 0.298561
Bank_Level_Parallism = 1.844592
Bank_Level_Parallism_Col = 1.695410
Bank_Level_Parallism_Ready = 1.321777
write_to_read_ratio_blp_rw_average = 0.119280
GrpLevelPara = 1.499309 

BW Util details:
bwutil = 0.048408 
total_CMD = 470626 
util_bw = 22782 
Wasted_Col = 27190 
Wasted_Row = 16150 
Idle = 404504 

BW Util Bottlenecks: 
RCDc_limit = 23234 
RCDWRc_limit = 1050 
WTRc_limit = 4738 
RTWc_limit = 3533 
CCDLc_limit = 6094 
rwq = 0 
CCDLc_limit_alone = 5525 
WTRc_limit_alone = 4419 
RTWc_limit_alone = 3283 

Commands details: 
total_CMD = 470626 
n_nop = 455345 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1103 
n_act = 1988 
n_pre = 1972 
n_ref = 0 
n_req = 10566 
total_req = 11391 

Dual Bus Interface Util: 
issued_total_row = 3960 
issued_total_col = 11391 
Row_Bus_Util =  0.008414 
CoL_Bus_Util = 0.024204 
Either_Row_CoL_Bus_Util = 0.032470 
Issued_on_Two_Bus_Simul_Util = 0.000149 
issued_two_Eff = 0.004581 
queue_avg = 0.203159 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.203159
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455425 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10457 n_rd=10170 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.04803
n_activity=109337 dram_eff=0.2067
bk0: 713a 463714i bk1: 681a 464246i bk2: 718a 464125i bk3: 720a 463593i bk4: 741a 462332i bk5: 717a 462862i bk6: 697a 458768i bk7: 707a 458630i bk8: 559a 464840i bk9: 584a 464001i bk10: 546a 465958i bk11: 559a 465864i bk12: 562a 465866i bk13: 549a 466149i bk14: 566a 464974i bk15: 551a 465343i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809984
Row_Buffer_Locality_read = 0.824189
Row_Buffer_Locality_write = 0.306620
Bank_Level_Parallism = 1.859668
Bank_Level_Parallism_Col = 1.726879
Bank_Level_Parallism_Ready = 1.345442
write_to_read_ratio_blp_rw_average = 0.127241
GrpLevelPara = 1.518783 

BW Util details:
bwutil = 0.048030 
total_CMD = 470626 
util_bw = 22604 
Wasted_Col = 27125 
Wasted_Row = 16755 
Idle = 404142 

BW Util Bottlenecks: 
RCDc_limit = 23099 
RCDWRc_limit = 1002 
WTRc_limit = 4264 
RTWc_limit = 4036 
CCDLc_limit = 5651 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 4058 
RTWc_limit_alone = 3697 

Commands details: 
total_CMD = 470626 
n_nop = 455425 
Read = 10170 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10457 
total_req = 11302 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11302 
Row_Bus_Util =  0.008444 
CoL_Bus_Util = 0.024015 
Either_Row_CoL_Bus_Util = 0.032300 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.004934 
queue_avg = 0.221669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.221669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455138 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10623 n_rd=10332 n_rd_L2_A=0 n_write=0 n_wr_bk=1145 bw_util=0.04877
n_activity=110973 dram_eff=0.2068
bk0: 712a 463433i bk1: 698a 464202i bk2: 729a 464520i bk3: 704a 465089i bk4: 752a 461769i bk5: 748a 462280i bk6: 685a 459574i bk7: 742a 458294i bk8: 572a 463895i bk9: 588a 463365i bk10: 593a 465913i bk11: 576a 466003i bk12: 570a 465178i bk13: 557a 465114i bk14: 544a 464649i bk15: 562a 464679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807211
Row_Buffer_Locality_read = 0.821235
Row_Buffer_Locality_write = 0.309278
Bank_Level_Parallism = 1.877179
Bank_Level_Parallism_Col = 1.730167
Bank_Level_Parallism_Ready = 1.314180
write_to_read_ratio_blp_rw_average = 0.126607
GrpLevelPara = 1.503208 

BW Util details:
bwutil = 0.048773 
total_CMD = 470626 
util_bw = 22954 
Wasted_Col = 27914 
Wasted_Row = 16895 
Idle = 402863 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 1034 
WTRc_limit = 4664 
RTWc_limit = 4418 
CCDLc_limit = 6391 
rwq = 0 
CCDLc_limit_alone = 5608 
WTRc_limit_alone = 4246 
RTWc_limit_alone = 4053 

Commands details: 
total_CMD = 470626 
n_nop = 455138 
Read = 10332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1145 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10623 
total_req = 11477 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11477 
Row_Bus_Util =  0.008699 
CoL_Bus_Util = 0.024387 
Either_Row_CoL_Bus_Util = 0.032909 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.005359 
queue_avg = 0.231192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.231192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455375 n_act=2021 n_pre=2005 n_ref_event=0 n_req=10481 n_rd=10206 n_rd_L2_A=0 n_write=0 n_wr_bk=1093 bw_util=0.04802
n_activity=110020 dram_eff=0.2054
bk0: 681a 464123i bk1: 697a 462779i bk2: 709a 464060i bk3: 725a 464198i bk4: 716a 463367i bk5: 728a 462297i bk6: 720a 458954i bk7: 724a 458656i bk8: 580a 463403i bk9: 564a 464181i bk10: 554a 465758i bk11: 565a 466327i bk12: 561a 465770i bk13: 554a 466249i bk14: 561a 465121i bk15: 567a 464744i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808129
Row_Buffer_Locality_read = 0.821478
Row_Buffer_Locality_write = 0.312727
Bank_Level_Parallism = 1.863910
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.380409
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048017 
total_CMD = 470626 
util_bw = 22598 
Wasted_Col = 27315 
Wasted_Row = 17131 
Idle = 403582 

BW Util Bottlenecks: 
RCDc_limit = 23589 
RCDWRc_limit = 1008 
WTRc_limit = 4382 
RTWc_limit = 3744 
CCDLc_limit = 5691 
rwq = 0 
CCDLc_limit_alone = 5154 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 3472 

Commands details: 
total_CMD = 470626 
n_nop = 455375 
Read = 10206 
Write = 0 
L2_Alloc = 0 
L2_WB = 1093 
n_act = 2021 
n_pre = 2005 
n_ref = 0 
n_req = 10481 
total_req = 11299 

Dual Bus Interface Util: 
issued_total_row = 4026 
issued_total_col = 11299 
Row_Bus_Util =  0.008555 
CoL_Bus_Util = 0.024008 
Either_Row_CoL_Bus_Util = 0.032406 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.004852 
queue_avg = 0.241657 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.241657
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=454955 n_act=2126 n_pre=2110 n_ref_event=4568229571824690154 n_req=10639 n_rd=10348 n_rd_L2_A=0 n_write=0 n_wr_bk=1149 bw_util=0.04886
n_activity=114441 dram_eff=0.2009
bk0: 720a 463922i bk1: 706a 464048i bk2: 710a 463810i bk3: 718a 463952i bk4: 741a 463208i bk5: 755a 462566i bk6: 745a 458225i bk7: 722a 459187i bk8: 592a 463714i bk9: 563a 464105i bk10: 555a 465773i bk11: 563a 465411i bk12: 559a 465481i bk13: 543a 465643i bk14: 565a 464829i bk15: 591a 463705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801109
Row_Buffer_Locality_read = 0.815906
Row_Buffer_Locality_write = 0.274914
Bank_Level_Parallism = 1.822201
Bank_Level_Parallism_Col = 1.675637
Bank_Level_Parallism_Ready = 1.304322
write_to_read_ratio_blp_rw_average = 0.119070
GrpLevelPara = 1.472027 

BW Util details:
bwutil = 0.048858 
total_CMD = 470626 
util_bw = 22994 
Wasted_Col = 28948 
Wasted_Row = 17968 
Idle = 400716 

BW Util Bottlenecks: 
RCDc_limit = 24868 
RCDWRc_limit = 1108 
WTRc_limit = 5141 
RTWc_limit = 3883 
CCDLc_limit = 6302 
rwq = 0 
CCDLc_limit_alone = 5685 
WTRc_limit_alone = 4809 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 470626 
n_nop = 454955 
Read = 10348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149 
n_act = 2126 
n_pre = 2110 
n_ref = 4568229571824690154 
n_req = 10639 
total_req = 11497 

Dual Bus Interface Util: 
issued_total_row = 4236 
issued_total_col = 11497 
Row_Bus_Util =  0.009001 
CoL_Bus_Util = 0.024429 
Either_Row_CoL_Bus_Util = 0.033298 
Issued_on_Two_Bus_Simul_Util = 0.000132 
issued_two_Eff = 0.003956 
queue_avg = 0.212375 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.212375
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455163 n_act=2058 n_pre=2042 n_ref_event=0 n_req=10611 n_rd=10331 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04862
n_activity=110142 dram_eff=0.2078
bk0: 717a 464004i bk1: 677a 464090i bk2: 726a 464319i bk3: 723a 464199i bk4: 715a 462995i bk5: 740a 463433i bk6: 697a 459252i bk7: 715a 458337i bk8: 613a 463414i bk9: 585a 464031i bk10: 568a 466092i bk11: 571a 465499i bk12: 586a 464949i bk13: 539a 465371i bk14: 584a 464903i bk15: 575a 463945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807087
Row_Buffer_Locality_read = 0.821121
Row_Buffer_Locality_write = 0.289286
Bank_Level_Parallism = 1.877975
Bank_Level_Parallism_Col = 1.715393
Bank_Level_Parallism_Ready = 1.311758
write_to_read_ratio_blp_rw_average = 0.124935
GrpLevelPara = 1.506824 

BW Util details:
bwutil = 0.048625 
total_CMD = 470626 
util_bw = 22884 
Wasted_Col = 27525 
Wasted_Row = 16885 
Idle = 403332 

BW Util Bottlenecks: 
RCDc_limit = 23691 
RCDWRc_limit = 1062 
WTRc_limit = 4447 
RTWc_limit = 4099 
CCDLc_limit = 6000 
rwq = 0 
CCDLc_limit_alone = 5425 
WTRc_limit_alone = 4226 
RTWc_limit_alone = 3745 

Commands details: 
total_CMD = 470626 
n_nop = 455163 
Read = 10331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2058 
n_pre = 2042 
n_ref = 0 
n_req = 10611 
total_req = 11442 

Dual Bus Interface Util: 
issued_total_row = 4100 
issued_total_col = 11442 
Row_Bus_Util =  0.008712 
CoL_Bus_Util = 0.024312 
Either_Row_CoL_Bus_Util = 0.032856 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.005109 
queue_avg = 0.220744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.220744
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455231 n_act=2044 n_pre=2028 n_ref_event=0 n_req=10548 n_rd=10259 n_rd_L2_A=0 n_write=0 n_wr_bk=1143 bw_util=0.04845
n_activity=111039 dram_eff=0.2054
bk0: 675a 464686i bk1: 687a 464289i bk2: 711a 464384i bk3: 709a 464389i bk4: 760a 462436i bk5: 717a 463479i bk6: 700a 460047i bk7: 714a 458452i bk8: 594a 463269i bk9: 588a 464104i bk10: 557a 465660i bk11: 584a 465887i bk12: 561a 464757i bk13: 574a 465320i bk14: 559a 464876i bk15: 569a 464767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807072
Row_Buffer_Locality_read = 0.820743
Row_Buffer_Locality_write = 0.321799
Bank_Level_Parallism = 1.826224
Bank_Level_Parallism_Col = 1.676642
Bank_Level_Parallism_Ready = 1.301000
write_to_read_ratio_blp_rw_average = 0.121647
GrpLevelPara = 1.489645 

BW Util details:
bwutil = 0.048455 
total_CMD = 470626 
util_bw = 22804 
Wasted_Col = 28036 
Wasted_Row = 17059 
Idle = 402727 

BW Util Bottlenecks: 
RCDc_limit = 23945 
RCDWRc_limit = 1031 
WTRc_limit = 5214 
RTWc_limit = 3955 
CCDLc_limit = 6010 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 470626 
n_nop = 455231 
Read = 10259 
Write = 0 
L2_Alloc = 0 
L2_WB = 1143 
n_act = 2044 
n_pre = 2028 
n_ref = 0 
n_req = 10548 
total_req = 11402 

Dual Bus Interface Util: 
issued_total_row = 4072 
issued_total_col = 11402 
Row_Bus_Util =  0.008652 
CoL_Bus_Util = 0.024227 
Either_Row_CoL_Bus_Util = 0.032712 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.005132 
queue_avg = 0.197837 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.197837
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455180 n_act=2077 n_pre=2061 n_ref_event=0 n_req=10557 n_rd=10277 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.0484
n_activity=110311 dram_eff=0.2065
bk0: 691a 463243i bk1: 706a 463951i bk2: 716a 464588i bk3: 725a 464746i bk4: 713a 462904i bk5: 731a 462907i bk6: 707a 458371i bk7: 726a 458021i bk8: 578a 463951i bk9: 601a 464136i bk10: 563a 465301i bk11: 580a 465086i bk12: 559a 464698i bk13: 552a 465059i bk14: 563a 465649i bk15: 566a 464899i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804490
Row_Buffer_Locality_read = 0.818819
Row_Buffer_Locality_write = 0.278571
Bank_Level_Parallism = 1.883342
Bank_Level_Parallism_Col = 1.730917
Bank_Level_Parallism_Ready = 1.319132
write_to_read_ratio_blp_rw_average = 0.122229
GrpLevelPara = 1.530315 

BW Util details:
bwutil = 0.048395 
total_CMD = 470626 
util_bw = 22776 
Wasted_Col = 27875 
Wasted_Row = 17132 
Idle = 402843 

BW Util Bottlenecks: 
RCDc_limit = 24060 
RCDWRc_limit = 1065 
WTRc_limit = 5398 
RTWc_limit = 4220 
CCDLc_limit = 6051 
rwq = 0 
CCDLc_limit_alone = 5363 
WTRc_limit_alone = 5034 
RTWc_limit_alone = 3896 

Commands details: 
total_CMD = 470626 
n_nop = 455180 
Read = 10277 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2077 
n_pre = 2061 
n_ref = 0 
n_req = 10557 
total_req = 11388 

Dual Bus Interface Util: 
issued_total_row = 4138 
issued_total_col = 11388 
Row_Bus_Util =  0.008793 
CoL_Bus_Util = 0.024198 
Either_Row_CoL_Bus_Util = 0.032820 
Issued_on_Two_Bus_Simul_Util = 0.000170 
issued_two_Eff = 0.005179 
queue_avg = 0.226097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.226097
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=455379 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10477 n_rd=10186 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.0482
n_activity=108986 dram_eff=0.2081
bk0: 683a 464494i bk1: 696a 463737i bk2: 723a 464524i bk3: 732a 464835i bk4: 730a 462782i bk5: 718a 463123i bk6: 687a 459143i bk7: 684a 459037i bk8: 567a 465131i bk9: 602a 464178i bk10: 570a 465415i bk11: 547a 466441i bk12: 565a 465318i bk13: 549a 466257i bk14: 558a 464639i bk15: 575a 464376i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810633
Row_Buffer_Locality_read = 0.824072
Row_Buffer_Locality_write = 0.340206
Bank_Level_Parallism = 1.822633
Bank_Level_Parallism_Col = 1.678297
Bank_Level_Parallism_Ready = 1.265937
write_to_read_ratio_blp_rw_average = 0.122146
GrpLevelPara = 1.473889 

BW Util details:
bwutil = 0.048195 
total_CMD = 470626 
util_bw = 22682 
Wasted_Col = 27227 
Wasted_Row = 16640 
Idle = 404077 

BW Util Bottlenecks: 
RCDc_limit = 23221 
RCDWRc_limit = 1082 
WTRc_limit = 4477 
RTWc_limit = 3957 
CCDLc_limit = 6039 
rwq = 0 
CCDLc_limit_alone = 5300 
WTRc_limit_alone = 4107 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 470626 
n_nop = 455379 
Read = 10186 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10477 
total_req = 11341 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11341 
Row_Bus_Util =  0.008444 
CoL_Bus_Util = 0.024098 
Either_Row_CoL_Bus_Util = 0.032397 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.004460 
queue_avg = 0.207638 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.207638
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=470626 n_nop=454887 n_act=2099 n_pre=2083 n_ref_event=0 n_req=10745 n_rd=10439 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.04948
n_activity=111597 dram_eff=0.2087
bk0: 692a 463963i bk1: 718a 463926i bk2: 734a 464267i bk3: 705a 465318i bk4: 745a 461570i bk5: 754a 461952i bk6: 713a 458419i bk7: 697a 459313i bk8: 612a 463474i bk9: 596a 463232i bk10: 595a 465442i bk11: 578a 465279i bk12: 568a 464638i bk13: 565a 465152i bk14: 595a 464220i bk15: 572a 463949i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805584
Row_Buffer_Locality_read = 0.819906
Row_Buffer_Locality_write = 0.316993
Bank_Level_Parallism = 1.915665
Bank_Level_Parallism_Col = 1.773195
Bank_Level_Parallism_Ready = 1.385035
write_to_read_ratio_blp_rw_average = 0.122968
GrpLevelPara = 1.528437 

BW Util details:
bwutil = 0.049479 
total_CMD = 470626 
util_bw = 23286 
Wasted_Col = 28335 
Wasted_Row = 16947 
Idle = 402058 

BW Util Bottlenecks: 
RCDc_limit = 24228 
RCDWRc_limit = 1086 
WTRc_limit = 4929 
RTWc_limit = 4157 
CCDLc_limit = 6163 
rwq = 0 
CCDLc_limit_alone = 5481 
WTRc_limit_alone = 4570 
RTWc_limit_alone = 3834 

Commands details: 
total_CMD = 470626 
n_nop = 454887 
Read = 10439 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2099 
n_pre = 2083 
n_ref = 0 
n_req = 10745 
total_req = 11643 

Dual Bus Interface Util: 
issued_total_row = 4182 
issued_total_col = 11643 
Row_Bus_Util =  0.008886 
CoL_Bus_Util = 0.024739 
Either_Row_CoL_Bus_Util = 0.033443 
Issued_on_Two_Bus_Simul_Util = 0.000183 
issued_two_Eff = 0.005464 
queue_avg = 0.238011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.238011

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69323, Miss = 10199, Miss_rate = 0.147, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61368, Miss = 5400, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 61297, Miss = 5369, Miss_rate = 0.088, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 61048, Miss = 5326, Miss_rate = 0.087, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 61291, Miss = 5353, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 61337, Miss = 5467, Miss_rate = 0.089, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61107, Miss = 5360, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 61008, Miss = 5297, Miss_rate = 0.087, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 61706, Miss = 5501, Miss_rate = 0.089, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 61990, Miss = 5437, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61761, Miss = 5318, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61620, Miss = 5392, Miss_rate = 0.088, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 61973, Miss = 5471, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 61755, Miss = 5568, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62019, Miss = 5506, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 62068, Miss = 5374, Miss_rate = 0.087, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 60976, Miss = 5399, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 61064, Miss = 5429, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60839, Miss = 5324, Miss_rate = 0.088, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 60963, Miss = 5484, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 60575, Miss = 5310, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61455, Miss = 5361, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 61198, Miss = 5572, Miss_rate = 0.091, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 61438, Miss = 5459, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1481179
L2_total_cache_misses = 134676
L2_total_cache_miss_rate = 0.0909
L2_total_cache_pending_hits = 417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1062048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283986
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9917
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1185482
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295333
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.214
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1481179
icnt_total_pkts_simt_to_mem=1480913
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0498
	minimum = 5
	maximum = 9
Network latency average = 5.0498
	minimum = 5
	maximum = 9
Slowest packet = 2945887
Flit latency average = 5.0498
	minimum = 5
	maximum = 9
Slowest flit = 2945887
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0614436
	minimum = 0.0399321 (at node 20)
	maximum = 0.116795 (at node 0)
Accepted packet rate average = 0.0614436
	minimum = 0.0399321 (at node 20)
	maximum = 0.116795 (at node 0)
Injected flit rate average = 0.0614436
	minimum = 0.0399321 (at node 20)
	maximum = 0.116795 (at node 0)
Accepted flit rate average= 0.0614436
	minimum = 0.0399321 (at node 20)
	maximum = 0.116795 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 47.7184 (17 samples)
	minimum = 5 (17 samples)
	maximum = 221.294 (17 samples)
Network latency average = 30.779 (17 samples)
	minimum = 5 (17 samples)
	maximum = 126.353 (17 samples)
Flit latency average = 30.779 (17 samples)
	minimum = 5 (17 samples)
	maximum = 126.353 (17 samples)
Fragmentation average = 0 (17 samples)
	minimum = 0 (17 samples)
	maximum = 0 (17 samples)
Injected packet rate average = 0.159204 (17 samples)
	minimum = 0.112482 (17 samples)
	maximum = 0.398064 (17 samples)
Accepted packet rate average = 0.159204 (17 samples)
	minimum = 0.112482 (17 samples)
	maximum = 0.398428 (17 samples)
Injected flit rate average = 0.159204 (17 samples)
	minimum = 0.112482 (17 samples)
	maximum = 0.398064 (17 samples)
Accepted flit rate average = 0.159204 (17 samples)
	minimum = 0.112482 (17 samples)
	maximum = 0.398428 (17 samples)
Injected packet size average = 1 (17 samples)
Accepted packet size average = 1 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 44 sec (104 sec)
gpgpu_simulation_rate = 262405 (inst/sec)
gpgpu_simulation_rate = 2521 (cycle/sec)
gpgpu_silicon_slowdown = 332011x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1204
gpu_sim_insn = 1114172
gpu_ipc =     925.3920
gpu_tot_sim_cycle = 263476
gpu_tot_sim_insn = 28404389
gpu_tot_ipc =     107.8064
gpu_tot_issued_cta = 2304
gpu_occupancy = 75.1914% 
gpu_tot_occupancy = 65.6035% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7209
partiton_level_parallism_total  =       5.6285
partiton_level_parallism_util =       2.5771
partiton_level_parallism_util_total  =       7.0388
L2_BW  =      46.0934 GB/Sec
L2_BW_total  =     150.7818 GB/Sec
gpu_total_sim_rate=270517

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1204523
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 220288
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1201143
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1204523

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3323, 3542, 3606, 3657, 3387, 3208, 3364, 3441, 3622, 3247, 3469, 3245, 3774, 3239, 3282, 3749, 2817, 2888, 2902, 2866, 3268, 2758, 3205, 2911, 3153, 2671, 3126, 3099, 3322, 2864, 2957, 3208, 2403, 2976, 3177, 2982, 2941, 2789, 2822, 2677, 2575, 2735, 2546, 2555, 2641, 2573, 2942, 2799, 2551, 2695, 2497, 2425, 2578, 2842, 2352, 2102, 2532, 2531, 2425, 2684, 2248, 2162, 2088, 2664, 
gpgpu_n_tot_thrd_icount = 71871712
gpgpu_n_tot_w_icount = 2245991
gpgpu_n_stall_shd_mem = 1118342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1187530
gpgpu_n_mem_write_global = 295357
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1635937	W0_Idle:942260	W0_Scoreboard:7936690	W1:478854	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
single_issue_nums: WS0:436009	WS1:434089	WS2:435346	WS3:437623	
dual_issue_nums: WS0:63029	WS1:62724	WS2:62740	WS3:62969	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9500240 {8:1187530,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814280 {40:295357,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47501200 {40:1187530,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362856 {8:295357,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 305 
max_icnt2sh_latency = 706 
averagemflatency = 430 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 81 
mrq_lat_table:91136 	6080 	4580 	5481 	13671 	4471 	1192 	162 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	453521 	474306 	544110 	10978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	178804 	134854 	70039 	80835 	123674 	248870 	645438 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	311480 	298350 	181145 	160328 	190042 	205205 	128980 	7385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	293 	133 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        51        58        31        27        41        44        53        57        57        56        52        51 
dram[1]:        47        57        49        56        55        55        23        25        40        38        58        58        53        51        56        54 
dram[2]:        52        51        51        53        54        54        39        26        42        48        55        55        54        55        43        45 
dram[3]:        56        49        53        53        54        57        24        27        42        40        54        57        53        56        53        50 
dram[4]:        49        51        50        49        51        59        25        22        32        39        56        50        47        50        46        56 
dram[5]:        52        50        52        53        57        59        27        33        39        38        51        57        43        50        52        46 
dram[6]:        50        50        50        56        50        59        35        32        39        32        55        57        47        45        50        44 
dram[7]:        52        49        51        50        53        53        32        30        45        43        48        57        49        49        42        56 
dram[8]:        57        54        58        55        58        60        30        19        40        40        57        56        49        49        48        56 
dram[9]:        48        55        52        54        58        52        24        24        42        42        56        61        48        45        55        51 
dram[10]:        43        51        53        55        53        58        29        24        50        38        62        58        49        47        40        48 
dram[11]:        52        47        55        54        61        54        30        34        37        36        59        58        45        46        43        49 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      7068      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8762      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.511628  5.572519  6.256410  7.148515  6.738739  5.263889  3.470046  3.793814  4.262411  4.354610  6.755814  5.560748  5.808511  5.824742  6.287234  6.211111 
dram[1]:  5.370079  5.811024  6.084033  7.288660  6.435897  5.248276  3.530233  3.476191  5.267857  4.851240  6.662921  6.223404  6.311111  5.813725  6.747127  5.543689 
dram[2]:  4.923611  5.857143  6.839622  6.066116  5.759690  6.193548  3.716346  3.570048  5.369370  5.798077  6.021053  5.835052  5.720000  5.588235  6.180851  5.245454 
dram[3]:  5.549618  5.931624  6.562500  5.226950  5.308219  5.829457  3.545024  3.537383  5.509804  4.682539  6.321839  6.000000  6.454545  6.356322  5.640777  5.696970 
dram[4]:  5.440299  6.309734  7.670103  7.412371  5.116883  5.290541  3.436620  3.613636  4.535433  4.414815  7.023530  6.362638  5.750000  4.964602  5.000000  5.284404 
dram[5]:  5.596774  4.810811  6.522522  7.000000  5.738461  5.170068  3.774510  3.550459  4.171429  4.798319  5.781250  6.738095  6.288889  6.500000  5.693069  5.448598 
dram[6]:  5.991803  6.162393  6.196581  5.742188  5.457747  5.493055  3.429184  3.472973  4.716536  4.403101  6.352273  5.442307  5.707071  5.470000  5.611650  4.319149 
dram[7]:  6.041322  5.647541  6.772727  6.288136  5.820312  5.825758  3.397260  3.376106  4.905512  4.774194  6.879518  5.968750  5.711538  4.891892  5.685714  4.876033 
dram[8]:  6.471698  5.991453  6.678899  6.066667  5.175324  6.073171  3.639024  3.546296  4.459259  4.829268  5.773196  6.301075  4.905172  5.178571  5.693069  5.398148 
dram[9]:  5.167883  6.025000  6.669725  7.306931  5.525926  5.671642  3.353982  3.305085  4.709677  4.787402  5.485437  5.398148  5.099099  5.427185  6.627907  5.596154 
dram[10]:  5.991379  5.175182  6.607143  7.957447  5.598540  5.689394  3.380734  3.495238  5.787879  4.586466  5.896907  6.626506  5.287037  6.224719  5.218182  5.431193 
dram[11]:  5.891667  5.583333  6.935185  7.627660  4.900000  4.987342  3.504587  3.740000  4.619403  4.330935  6.451613  6.191489  5.189189  5.896907  5.304348  5.086207 
average row locality = 126774/24308 = 5.215320
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       717       717       707       718       729       703       687       592       604       578       590       542       559       578       544 
dram[1]:       668       725       707       694       724       728       712       682       583       579       588       581       562       588       573       557 
dram[2]:       698       724       711       718       711       734       724       691       590       596       568       562       567       566       565       563 
dram[3]:       713       681       718       720       741       717       697       707       559       584       546       559       562       549       566       551 
dram[4]:       712       698       729       704       752       748       685       742       572       588       593       576       570       557       544       562 
dram[5]:       681       697       709       725       716       728       720       724       580       564       554       565       561       554       561       567 
dram[6]:       720       706       710       718       741       755       745       722       592       563       555       563       559       543       565       591 
dram[7]:       717       677       726       723       715       740       697       715       613       585       568       571       586       539       584       575 
dram[8]:       675       687       711       709       760       717       700       714       594       588       557       584       561       574       559       569 
dram[9]:       691       706       716       725       713       731       707       726       578       601       563       580       559       552       563       566 
dram[10]:       683       696       723       732       730       718       687       684       567       602       570       547       565       549       558       575 
dram[11]:       692       718       734       705       745       754       713       697       612       596       595       578       568       565       595       572 
total dram reads = 123351
bank skew: 760/539 = 1.41
chip skew: 10439/10170 = 1.03
number of total write accesses:
dram[0]:        48        51        60        59       119       115       199       196        30        40        12        20        16        23        52        60 
dram[1]:        55        52        63        52       116       129       188       192        28        32        20        16        21        20        56        56 
dram[2]:        44        55        56        64       127       134       194       189        24        28        16        16        20        16        64        56 
dram[3]:        56        52        64        65       134       138       204       196        12        24        16        20        24        16        59        52 
dram[4]:        68        58        60        54       143       136       188       207        16        32        16        12        20        16        63        56 
dram[5]:        52        60        60        67       120       127       199       197        16        28         4         4        20        20        55        64 
dram[6]:        44        60        58        65       136       138       215       195        28        20        16        12        24        16        52        70 
dram[7]:        56        48        76        72       119       116       186       190        40        28        12         8        32        16        52        60 
dram[8]:        44        56        65        76       145       120       184       207        32        24        12         8        26        24        64        56 
dram[9]:        68        68        44        52       131       116       203       212        24        28         8        12        28        25        28        64 
dram[10]:        48        52        66        63       147       132       199       198        24        32         8        12        24        20        63        67 
dram[11]:        59        72        57        48       154       136       203       203        28        24        20        16        32        28        57        67 
total dram writes = 13542
bank skew: 215/4 = 53.75
chip skew: 1204/1093 = 1.10
average mf latency per bank:
dram[0]:       3604      3470      3257      3327      2956      2895      2754      2768      9970      5386     10363      9599     10400      9709      3552      3602
dram[1]:       3843      3279      3267      3147      2944      2785      2842      2654      5918      5371     10245      9207     10130      9197      3710      3348
dram[2]:       3582      3202      3223      2965      2880      2549      2593      2627      5647      5167     10007      9523      9604      9192      3473      3235
dram[3]:       3499      3605      3135      3026      2829      2858      2735      2709      6032      5482     10514     10142      9761     10240      3468      3588
dram[4]:       3194      3524      2947      3214      2600      2733      2509      2572      5412      5695      8928      9937      8712      9679      3335      3544
dram[5]:       3640      3285      3316      2978      2961      2659      2727      2407      5978      5642     11455      9938     10592      9329      3655      3316
dram[6]:       3584      3247      3214      2853      2846      2532      2492      2338      5526      5364     10951      9332     10152      9055      3705      2993
dram[7]:       3443      3562      3082      2959      2997      2770      2832      2622      5434      5470     10821     10237      9378     10013      3524      3369
dram[8]:       3637      3267      3210      2860      2600      2713      2707      2405      5510      5234     10721      9192      9013      8001      3521      3199
dram[9]:       3312      3059      3134      2976      2821      2706      2626      2391      5562      5001     10120      9355      8481      8413      3549      3100
dram[10]:       3490      3474      3006      3095      2636      2930      2511      2794      5537      5424      9900     10671      8540      9399      3369      3405
dram[11]:       3318      3159      2872      3076      2629      2581      2523      2478      5163      5187      9363      9293      8336      8376      3233      3177
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       951      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       962      1101       960
dram[2]:       1133       989      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151      1020      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304      1009      1281       958      1272      1055      1323      1077      1246      1028      1264      1014      1196      1043
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457493 n_act=2003 n_pre=1987 n_ref_event=94363668859552 n_req=10542 n_rd=10264 n_rd_L2_A=0 n_write=0 n_wr_bk=1100 bw_util=0.04807
n_activity=110011 dram_eff=0.2066
bk0: 699a 466187i bk1: 717a 465762i bk2: 717a 466285i bk3: 707a 467212i bk4: 718a 465916i bk5: 729a 465148i bk6: 703a 461712i bk7: 687a 461531i bk8: 592a 465560i bk9: 604a 465235i bk10: 578a 467772i bk11: 590a 467122i bk12: 542a 467900i bk13: 559a 467445i bk14: 578a 467188i bk15: 544a 467393i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810852
Row_Buffer_Locality_read = 0.824435
Row_Buffer_Locality_write = 0.309353
Bank_Level_Parallism = 1.853688
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.330046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.048073 
total_CMD = 472785 
util_bw = 22728 
Wasted_Col = 27579 
Wasted_Row = 16703 
Idle = 405775 

BW Util Bottlenecks: 
RCDc_limit = 23326 
RCDWRc_limit = 1030 
WTRc_limit = 5158 
RTWc_limit = 3843 
CCDLc_limit = 6089 
rwq = 0 
CCDLc_limit_alone = 5460 
WTRc_limit_alone = 4825 
RTWc_limit_alone = 3547 

Commands details: 
total_CMD = 472785 
n_nop = 457493 
Read = 10264 
Write = 0 
L2_Alloc = 0 
L2_WB = 1100 
n_act = 2003 
n_pre = 1987 
n_ref = 94363668859552 
n_req = 10542 
total_req = 11364 

Dual Bus Interface Util: 
issued_total_row = 3990 
issued_total_col = 11364 
Row_Bus_Util =  0.008439 
CoL_Bus_Util = 0.024036 
Either_Row_CoL_Bus_Util = 0.032345 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.004054 
queue_avg = 0.206988 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.206988
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457590 n_act=1964 n_pre=1948 n_ref_event=94363669719184 n_req=10528 n_rd=10251 n_rd_L2_A=0 n_write=0 n_wr_bk=1096 bw_util=0.048
n_activity=107921 dram_eff=0.2103
bk0: 668a 465985i bk1: 725a 465894i bk2: 707a 466362i bk3: 694a 466928i bk4: 724a 465985i bk5: 728a 464680i bk6: 712a 460866i bk7: 682a 461297i bk8: 583a 466322i bk9: 579a 466230i bk10: 588a 467741i bk11: 581a 467611i bk12: 562a 467548i bk13: 588a 467447i bk14: 573a 467570i bk15: 557a 467266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814305
Row_Buffer_Locality_read = 0.826944
Row_Buffer_Locality_write = 0.346570
Bank_Level_Parallism = 1.873771
Bank_Level_Parallism_Col = 1.753430
Bank_Level_Parallism_Ready = 1.343824
write_to_read_ratio_blp_rw_average = 0.117183
GrpLevelPara = 1.516675 

BW Util details:
bwutil = 0.048001 
total_CMD = 472785 
util_bw = 22694 
Wasted_Col = 26750 
Wasted_Row = 16540 
Idle = 406801 

BW Util Bottlenecks: 
RCDc_limit = 22681 
RCDWRc_limit = 925 
WTRc_limit = 4718 
RTWc_limit = 3997 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5354 
WTRc_limit_alone = 4420 
RTWc_limit_alone = 3683 

Commands details: 
total_CMD = 472785 
n_nop = 457590 
Read = 10251 
Write = 0 
L2_Alloc = 0 
L2_WB = 1096 
n_act = 1964 
n_pre = 1948 
n_ref = 94363669719184 
n_req = 10528 
total_req = 11347 

Dual Bus Interface Util: 
issued_total_row = 3912 
issued_total_col = 11347 
Row_Bus_Util =  0.008274 
CoL_Bus_Util = 0.024000 
Either_Row_CoL_Bus_Util = 0.032139 
Issued_on_Two_Bus_Simul_Util = 0.000135 
issued_two_Eff = 0.004212 
queue_avg = 0.230788 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.230788
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457504 n_act=1988 n_pre=1972 n_ref_event=0 n_req=10566 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1103 bw_util=0.04819
n_activity=108215 dram_eff=0.2105
bk0: 698a 465772i bk1: 724a 466095i bk2: 711a 466854i bk3: 718a 465621i bk4: 711a 466023i bk5: 734a 465537i bk6: 724a 461291i bk7: 691a 461812i bk8: 590a 466815i bk9: 596a 466877i bk10: 568a 468005i bk11: 562a 467862i bk12: 567a 467606i bk13: 566a 467555i bk14: 565a 467096i bk15: 563a 466625i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812796
Row_Buffer_Locality_read = 0.826691
Row_Buffer_Locality_write = 0.298561
Bank_Level_Parallism = 1.844592
Bank_Level_Parallism_Col = 1.695410
Bank_Level_Parallism_Ready = 1.321777
write_to_read_ratio_blp_rw_average = 0.119280
GrpLevelPara = 1.499309 

BW Util details:
bwutil = 0.048187 
total_CMD = 472785 
util_bw = 22782 
Wasted_Col = 27190 
Wasted_Row = 16150 
Idle = 406663 

BW Util Bottlenecks: 
RCDc_limit = 23234 
RCDWRc_limit = 1050 
WTRc_limit = 4738 
RTWc_limit = 3533 
CCDLc_limit = 6094 
rwq = 0 
CCDLc_limit_alone = 5525 
WTRc_limit_alone = 4419 
RTWc_limit_alone = 3283 

Commands details: 
total_CMD = 472785 
n_nop = 457504 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1103 
n_act = 1988 
n_pre = 1972 
n_ref = 0 
n_req = 10566 
total_req = 11391 

Dual Bus Interface Util: 
issued_total_row = 3960 
issued_total_col = 11391 
Row_Bus_Util =  0.008376 
CoL_Bus_Util = 0.024093 
Either_Row_CoL_Bus_Util = 0.032321 
Issued_on_Two_Bus_Simul_Util = 0.000148 
issued_two_Eff = 0.004581 
queue_avg = 0.202231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.202231
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457584 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10457 n_rd=10170 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.04781
n_activity=109337 dram_eff=0.2067
bk0: 713a 465873i bk1: 681a 466405i bk2: 718a 466284i bk3: 720a 465752i bk4: 741a 464491i bk5: 717a 465021i bk6: 697a 460927i bk7: 707a 460789i bk8: 559a 466999i bk9: 584a 466160i bk10: 546a 468117i bk11: 559a 468023i bk12: 562a 468025i bk13: 549a 468308i bk14: 566a 467133i bk15: 551a 467502i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809984
Row_Buffer_Locality_read = 0.824189
Row_Buffer_Locality_write = 0.306620
Bank_Level_Parallism = 1.859668
Bank_Level_Parallism_Col = 1.726879
Bank_Level_Parallism_Ready = 1.345442
write_to_read_ratio_blp_rw_average = 0.127241
GrpLevelPara = 1.518783 

BW Util details:
bwutil = 0.047810 
total_CMD = 472785 
util_bw = 22604 
Wasted_Col = 27125 
Wasted_Row = 16755 
Idle = 406301 

BW Util Bottlenecks: 
RCDc_limit = 23099 
RCDWRc_limit = 1002 
WTRc_limit = 4264 
RTWc_limit = 4036 
CCDLc_limit = 5651 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 4058 
RTWc_limit_alone = 3697 

Commands details: 
total_CMD = 472785 
n_nop = 457584 
Read = 10170 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10457 
total_req = 11302 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11302 
Row_Bus_Util =  0.008406 
CoL_Bus_Util = 0.023905 
Either_Row_CoL_Bus_Util = 0.032152 
Issued_on_Two_Bus_Simul_Util = 0.000159 
issued_two_Eff = 0.004934 
queue_avg = 0.220656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.220656
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457297 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10623 n_rd=10332 n_rd_L2_A=0 n_write=0 n_wr_bk=1145 bw_util=0.04855
n_activity=110973 dram_eff=0.2068
bk0: 712a 465592i bk1: 698a 466361i bk2: 729a 466679i bk3: 704a 467248i bk4: 752a 463928i bk5: 748a 464439i bk6: 685a 461733i bk7: 742a 460453i bk8: 572a 466054i bk9: 588a 465524i bk10: 593a 468072i bk11: 576a 468162i bk12: 570a 467337i bk13: 557a 467273i bk14: 544a 466808i bk15: 562a 466838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807211
Row_Buffer_Locality_read = 0.821235
Row_Buffer_Locality_write = 0.309278
Bank_Level_Parallism = 1.877179
Bank_Level_Parallism_Col = 1.730167
Bank_Level_Parallism_Ready = 1.314180
write_to_read_ratio_blp_rw_average = 0.126607
GrpLevelPara = 1.503208 

BW Util details:
bwutil = 0.048551 
total_CMD = 472785 
util_bw = 22954 
Wasted_Col = 27914 
Wasted_Row = 16895 
Idle = 405022 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 1034 
WTRc_limit = 4664 
RTWc_limit = 4418 
CCDLc_limit = 6391 
rwq = 0 
CCDLc_limit_alone = 5608 
WTRc_limit_alone = 4246 
RTWc_limit_alone = 4053 

Commands details: 
total_CMD = 472785 
n_nop = 457297 
Read = 10332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1145 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10623 
total_req = 11477 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11477 
Row_Bus_Util =  0.008659 
CoL_Bus_Util = 0.024275 
Either_Row_CoL_Bus_Util = 0.032759 
Issued_on_Two_Bus_Simul_Util = 0.000176 
issued_two_Eff = 0.005359 
queue_avg = 0.230136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.230136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457534 n_act=2021 n_pre=2005 n_ref_event=0 n_req=10481 n_rd=10206 n_rd_L2_A=0 n_write=0 n_wr_bk=1093 bw_util=0.0478
n_activity=110020 dram_eff=0.2054
bk0: 681a 466282i bk1: 697a 464938i bk2: 709a 466219i bk3: 725a 466357i bk4: 716a 465526i bk5: 728a 464456i bk6: 720a 461113i bk7: 724a 460815i bk8: 580a 465562i bk9: 564a 466340i bk10: 554a 467917i bk11: 565a 468486i bk12: 561a 467929i bk13: 554a 468408i bk14: 561a 467280i bk15: 567a 466903i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.808129
Row_Buffer_Locality_read = 0.821478
Row_Buffer_Locality_write = 0.312727
Bank_Level_Parallism = 1.863910
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.380409
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047798 
total_CMD = 472785 
util_bw = 22598 
Wasted_Col = 27315 
Wasted_Row = 17131 
Idle = 405741 

BW Util Bottlenecks: 
RCDc_limit = 23589 
RCDWRc_limit = 1008 
WTRc_limit = 4382 
RTWc_limit = 3744 
CCDLc_limit = 5691 
rwq = 0 
CCDLc_limit_alone = 5154 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 3472 

Commands details: 
total_CMD = 472785 
n_nop = 457534 
Read = 10206 
Write = 0 
L2_Alloc = 0 
L2_WB = 1093 
n_act = 2021 
n_pre = 2005 
n_ref = 0 
n_req = 10481 
total_req = 11299 

Dual Bus Interface Util: 
issued_total_row = 4026 
issued_total_col = 11299 
Row_Bus_Util =  0.008515 
CoL_Bus_Util = 0.023899 
Either_Row_CoL_Bus_Util = 0.032258 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.004852 
queue_avg = 0.240553 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.240553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457114 n_act=2126 n_pre=2110 n_ref_event=4568229571824690154 n_req=10639 n_rd=10348 n_rd_L2_A=0 n_write=0 n_wr_bk=1149 bw_util=0.04864
n_activity=114441 dram_eff=0.2009
bk0: 720a 466081i bk1: 706a 466207i bk2: 710a 465969i bk3: 718a 466111i bk4: 741a 465367i bk5: 755a 464725i bk6: 745a 460384i bk7: 722a 461346i bk8: 592a 465873i bk9: 563a 466264i bk10: 555a 467932i bk11: 563a 467570i bk12: 559a 467640i bk13: 543a 467802i bk14: 565a 466988i bk15: 591a 465864i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801109
Row_Buffer_Locality_read = 0.815906
Row_Buffer_Locality_write = 0.274914
Bank_Level_Parallism = 1.822201
Bank_Level_Parallism_Col = 1.675637
Bank_Level_Parallism_Ready = 1.304322
write_to_read_ratio_blp_rw_average = 0.119070
GrpLevelPara = 1.472027 

BW Util details:
bwutil = 0.048635 
total_CMD = 472785 
util_bw = 22994 
Wasted_Col = 28948 
Wasted_Row = 17968 
Idle = 402875 

BW Util Bottlenecks: 
RCDc_limit = 24868 
RCDWRc_limit = 1108 
WTRc_limit = 5141 
RTWc_limit = 3883 
CCDLc_limit = 6302 
rwq = 0 
CCDLc_limit_alone = 5685 
WTRc_limit_alone = 4809 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 472785 
n_nop = 457114 
Read = 10348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149 
n_act = 2126 
n_pre = 2110 
n_ref = 4568229571824690154 
n_req = 10639 
total_req = 11497 

Dual Bus Interface Util: 
issued_total_row = 4236 
issued_total_col = 11497 
Row_Bus_Util =  0.008960 
CoL_Bus_Util = 0.024318 
Either_Row_CoL_Bus_Util = 0.033146 
Issued_on_Two_Bus_Simul_Util = 0.000131 
issued_two_Eff = 0.003956 
queue_avg = 0.211405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.211405
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457322 n_act=2058 n_pre=2042 n_ref_event=0 n_req=10611 n_rd=10331 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.0484
n_activity=110142 dram_eff=0.2078
bk0: 717a 466163i bk1: 677a 466249i bk2: 726a 466478i bk3: 723a 466358i bk4: 715a 465154i bk5: 740a 465592i bk6: 697a 461411i bk7: 715a 460496i bk8: 613a 465573i bk9: 585a 466190i bk10: 568a 468251i bk11: 571a 467658i bk12: 586a 467108i bk13: 539a 467530i bk14: 584a 467062i bk15: 575a 466104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807087
Row_Buffer_Locality_read = 0.821121
Row_Buffer_Locality_write = 0.289286
Bank_Level_Parallism = 1.877975
Bank_Level_Parallism_Col = 1.715393
Bank_Level_Parallism_Ready = 1.311758
write_to_read_ratio_blp_rw_average = 0.124935
GrpLevelPara = 1.506824 

BW Util details:
bwutil = 0.048403 
total_CMD = 472785 
util_bw = 22884 
Wasted_Col = 27525 
Wasted_Row = 16885 
Idle = 405491 

BW Util Bottlenecks: 
RCDc_limit = 23691 
RCDWRc_limit = 1062 
WTRc_limit = 4447 
RTWc_limit = 4099 
CCDLc_limit = 6000 
rwq = 0 
CCDLc_limit_alone = 5425 
WTRc_limit_alone = 4226 
RTWc_limit_alone = 3745 

Commands details: 
total_CMD = 472785 
n_nop = 457322 
Read = 10331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2058 
n_pre = 2042 
n_ref = 0 
n_req = 10611 
total_req = 11442 

Dual Bus Interface Util: 
issued_total_row = 4100 
issued_total_col = 11442 
Row_Bus_Util =  0.008672 
CoL_Bus_Util = 0.024201 
Either_Row_CoL_Bus_Util = 0.032706 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.005109 
queue_avg = 0.219736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.219736
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457390 n_act=2044 n_pre=2028 n_ref_event=0 n_req=10548 n_rd=10259 n_rd_L2_A=0 n_write=0 n_wr_bk=1143 bw_util=0.04823
n_activity=111039 dram_eff=0.2054
bk0: 675a 466845i bk1: 687a 466448i bk2: 711a 466543i bk3: 709a 466548i bk4: 760a 464595i bk5: 717a 465638i bk6: 700a 462206i bk7: 714a 460611i bk8: 594a 465428i bk9: 588a 466263i bk10: 557a 467819i bk11: 584a 468046i bk12: 561a 466916i bk13: 574a 467479i bk14: 559a 467035i bk15: 569a 466926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807072
Row_Buffer_Locality_read = 0.820743
Row_Buffer_Locality_write = 0.321799
Bank_Level_Parallism = 1.826224
Bank_Level_Parallism_Col = 1.676642
Bank_Level_Parallism_Ready = 1.301000
write_to_read_ratio_blp_rw_average = 0.121647
GrpLevelPara = 1.489645 

BW Util details:
bwutil = 0.048233 
total_CMD = 472785 
util_bw = 22804 
Wasted_Col = 28036 
Wasted_Row = 17059 
Idle = 404886 

BW Util Bottlenecks: 
RCDc_limit = 23945 
RCDWRc_limit = 1031 
WTRc_limit = 5214 
RTWc_limit = 3955 
CCDLc_limit = 6010 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 472785 
n_nop = 457390 
Read = 10259 
Write = 0 
L2_Alloc = 0 
L2_WB = 1143 
n_act = 2044 
n_pre = 2028 
n_ref = 0 
n_req = 10548 
total_req = 11402 

Dual Bus Interface Util: 
issued_total_row = 4072 
issued_total_col = 11402 
Row_Bus_Util =  0.008613 
CoL_Bus_Util = 0.024117 
Either_Row_CoL_Bus_Util = 0.032562 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.005132 
queue_avg = 0.196933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.196933
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457339 n_act=2077 n_pre=2061 n_ref_event=0 n_req=10557 n_rd=10277 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04817
n_activity=110311 dram_eff=0.2065
bk0: 691a 465402i bk1: 706a 466110i bk2: 716a 466747i bk3: 725a 466905i bk4: 713a 465063i bk5: 731a 465066i bk6: 707a 460530i bk7: 726a 460180i bk8: 578a 466110i bk9: 601a 466295i bk10: 563a 467460i bk11: 580a 467245i bk12: 559a 466857i bk13: 552a 467218i bk14: 563a 467808i bk15: 566a 467058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804490
Row_Buffer_Locality_read = 0.818819
Row_Buffer_Locality_write = 0.278571
Bank_Level_Parallism = 1.883342
Bank_Level_Parallism_Col = 1.730917
Bank_Level_Parallism_Ready = 1.319132
write_to_read_ratio_blp_rw_average = 0.122229
GrpLevelPara = 1.530315 

BW Util details:
bwutil = 0.048174 
total_CMD = 472785 
util_bw = 22776 
Wasted_Col = 27875 
Wasted_Row = 17132 
Idle = 405002 

BW Util Bottlenecks: 
RCDc_limit = 24060 
RCDWRc_limit = 1065 
WTRc_limit = 5398 
RTWc_limit = 4220 
CCDLc_limit = 6051 
rwq = 0 
CCDLc_limit_alone = 5363 
WTRc_limit_alone = 5034 
RTWc_limit_alone = 3896 

Commands details: 
total_CMD = 472785 
n_nop = 457339 
Read = 10277 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2077 
n_pre = 2061 
n_ref = 0 
n_req = 10557 
total_req = 11388 

Dual Bus Interface Util: 
issued_total_row = 4138 
issued_total_col = 11388 
Row_Bus_Util =  0.008752 
CoL_Bus_Util = 0.024087 
Either_Row_CoL_Bus_Util = 0.032670 
Issued_on_Two_Bus_Simul_Util = 0.000169 
issued_two_Eff = 0.005179 
queue_avg = 0.225064 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.225064
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457538 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10477 n_rd=10186 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.04798
n_activity=108986 dram_eff=0.2081
bk0: 683a 466653i bk1: 696a 465896i bk2: 723a 466683i bk3: 732a 466994i bk4: 730a 464941i bk5: 718a 465282i bk6: 687a 461302i bk7: 684a 461196i bk8: 567a 467290i bk9: 602a 466337i bk10: 570a 467574i bk11: 547a 468600i bk12: 565a 467477i bk13: 549a 468416i bk14: 558a 466798i bk15: 575a 466535i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810633
Row_Buffer_Locality_read = 0.824072
Row_Buffer_Locality_write = 0.340206
Bank_Level_Parallism = 1.822633
Bank_Level_Parallism_Col = 1.678297
Bank_Level_Parallism_Ready = 1.265937
write_to_read_ratio_blp_rw_average = 0.122146
GrpLevelPara = 1.473889 

BW Util details:
bwutil = 0.047975 
total_CMD = 472785 
util_bw = 22682 
Wasted_Col = 27227 
Wasted_Row = 16640 
Idle = 406236 

BW Util Bottlenecks: 
RCDc_limit = 23221 
RCDWRc_limit = 1082 
WTRc_limit = 4477 
RTWc_limit = 3957 
CCDLc_limit = 6039 
rwq = 0 
CCDLc_limit_alone = 5300 
WTRc_limit_alone = 4107 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 472785 
n_nop = 457538 
Read = 10186 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10477 
total_req = 11341 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11341 
Row_Bus_Util =  0.008406 
CoL_Bus_Util = 0.023988 
Either_Row_CoL_Bus_Util = 0.032249 
Issued_on_Two_Bus_Simul_Util = 0.000144 
issued_two_Eff = 0.004460 
queue_avg = 0.206690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.20669
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=472785 n_nop=457046 n_act=2099 n_pre=2083 n_ref_event=0 n_req=10745 n_rd=10439 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.04925
n_activity=111597 dram_eff=0.2087
bk0: 692a 466122i bk1: 718a 466085i bk2: 734a 466426i bk3: 705a 467477i bk4: 745a 463729i bk5: 754a 464111i bk6: 713a 460578i bk7: 697a 461472i bk8: 612a 465633i bk9: 596a 465391i bk10: 595a 467601i bk11: 578a 467438i bk12: 568a 466797i bk13: 565a 467311i bk14: 595a 466379i bk15: 572a 466108i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805584
Row_Buffer_Locality_read = 0.819906
Row_Buffer_Locality_write = 0.316993
Bank_Level_Parallism = 1.915665
Bank_Level_Parallism_Col = 1.773195
Bank_Level_Parallism_Ready = 1.385035
write_to_read_ratio_blp_rw_average = 0.122968
GrpLevelPara = 1.528437 

BW Util details:
bwutil = 0.049253 
total_CMD = 472785 
util_bw = 23286 
Wasted_Col = 28335 
Wasted_Row = 16947 
Idle = 404217 

BW Util Bottlenecks: 
RCDc_limit = 24228 
RCDWRc_limit = 1086 
WTRc_limit = 4929 
RTWc_limit = 4157 
CCDLc_limit = 6163 
rwq = 0 
CCDLc_limit_alone = 5481 
WTRc_limit_alone = 4570 
RTWc_limit_alone = 3834 

Commands details: 
total_CMD = 472785 
n_nop = 457046 
Read = 10439 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2099 
n_pre = 2083 
n_ref = 0 
n_req = 10745 
total_req = 11643 

Dual Bus Interface Util: 
issued_total_row = 4182 
issued_total_col = 11643 
Row_Bus_Util =  0.008845 
CoL_Bus_Util = 0.024626 
Either_Row_CoL_Bus_Util = 0.033290 
Issued_on_Two_Bus_Simul_Util = 0.000182 
issued_two_Eff = 0.005464 
queue_avg = 0.236924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.236924

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69417, Miss = 10199, Miss_rate = 0.147, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61456, Miss = 5400, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 61386, Miss = 5369, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 61137, Miss = 5326, Miss_rate = 0.087, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 61379, Miss = 5353, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 61426, Miss = 5467, Miss_rate = 0.089, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61197, Miss = 5360, Miss_rate = 0.088, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 61097, Miss = 5297, Miss_rate = 0.087, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 61790, Miss = 5501, Miss_rate = 0.089, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 62074, Miss = 5437, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61846, Miss = 5318, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61705, Miss = 5392, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 62057, Miss = 5471, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 61840, Miss = 5568, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62105, Miss = 5506, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 62153, Miss = 5374, Miss_rate = 0.086, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 61060, Miss = 5399, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 61148, Miss = 5429, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 60924, Miss = 5324, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 61048, Miss = 5484, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 60659, Miss = 5310, Miss_rate = 0.088, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61540, Miss = 5361, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 61284, Miss = 5572, Miss_rate = 0.091, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 61523, Miss = 5459, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1483251
L2_total_cache_misses = 134676
L2_total_cache_miss_rate = 0.0908
L2_total_cache_pending_hits = 417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1064096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78704
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284010
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9917
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1187530
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295357
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.213
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=1483251
icnt_total_pkts_simt_to_mem=1482985
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.0736
	minimum = 5
	maximum = 10
Network latency average = 5.0736
	minimum = 5
	maximum = 10
Slowest packet = 2962179
Flit latency average = 5.0736
	minimum = 5
	maximum = 10
Slowest flit = 2962179
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0905753
	minimum = 0.0697674 (at node 22)
	maximum = 0.136213 (at node 1)
Accepted packet rate average = 0.0905753
	minimum = 0.0697674 (at node 22)
	maximum = 0.136213 (at node 1)
Injected flit rate average = 0.0905753
	minimum = 0.0697674 (at node 22)
	maximum = 0.136213 (at node 1)
Accepted flit rate average= 0.0905753
	minimum = 0.0697674 (at node 22)
	maximum = 0.136213 (at node 1)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 45.3492 (18 samples)
	minimum = 5 (18 samples)
	maximum = 209.556 (18 samples)
Network latency average = 29.3509 (18 samples)
	minimum = 5 (18 samples)
	maximum = 119.889 (18 samples)
Flit latency average = 29.3509 (18 samples)
	minimum = 5 (18 samples)
	maximum = 119.889 (18 samples)
Fragmentation average = 0 (18 samples)
	minimum = 0 (18 samples)
	maximum = 0 (18 samples)
Injected packet rate average = 0.155392 (18 samples)
	minimum = 0.110109 (18 samples)
	maximum = 0.383516 (18 samples)
Accepted packet rate average = 0.155392 (18 samples)
	minimum = 0.110109 (18 samples)
	maximum = 0.38386 (18 samples)
Injected flit rate average = 0.155392 (18 samples)
	minimum = 0.110109 (18 samples)
	maximum = 0.383516 (18 samples)
Accepted flit rate average = 0.155392 (18 samples)
	minimum = 0.110109 (18 samples)
	maximum = 0.38386 (18 samples)
Injected packet size average = 1 (18 samples)
Accepted packet size average = 1 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 45 sec (105 sec)
gpgpu_simulation_rate = 270517 (inst/sec)
gpgpu_simulation_rate = 2509 (cycle/sec)
gpgpu_silicon_slowdown = 333599x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94eb0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ea0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e98..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94e90..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94f40..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869dc3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S2_S1_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2257
gpu_sim_insn = 1245357
gpu_ipc =     551.7754
gpu_tot_sim_cycle = 265733
gpu_tot_sim_insn = 29649746
gpu_tot_ipc =     111.5772
gpu_tot_issued_cta = 2432
gpu_occupancy = 66.8796% 
gpu_tot_occupancy = 65.6123% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.9216
partiton_level_parallism_total  =       5.5886
partiton_level_parallism_util =       2.2270
partiton_level_parallism_util_total  =       7.0176
L2_BW  =      24.6835 GB/Sec
L2_BW_total  =     149.7108 GB/Sec
gpu_total_sim_rate=277100

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1227148
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0028
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 234624
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1223768
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1227148

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 2432, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3392, 3611, 3675, 3726, 3456, 3277, 3433, 3510, 3691, 3316, 3538, 3314, 3843, 3308, 3351, 3818, 2886, 2957, 2971, 2935, 3337, 2827, 3274, 2980, 3222, 2740, 3195, 3168, 3391, 2933, 3026, 3277, 2449, 3022, 3223, 3028, 2987, 2835, 2868, 2723, 2621, 2781, 2592, 2601, 2687, 2619, 2988, 2845, 2597, 2741, 2543, 2471, 2624, 2888, 2398, 2148, 2578, 2577, 2471, 2730, 2294, 2208, 2134, 2710, 
gpgpu_n_tot_thrd_icount = 73188544
gpgpu_n_tot_w_icount = 2287142
gpgpu_n_stall_shd_mem = 1118342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1189604
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1667499	W0_Idle:950798	W0_Scoreboard:7948512	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
single_issue_nums: WS0:443205	WS1:441310	WS2:442514	WS3:444803	
dual_issue_nums: WS0:64581	WS1:64284	WS2:64276	WS3:64514	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9516832 {8:1189604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47584160 {40:1189604,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 305 
max_icnt2sh_latency = 706 
averagemflatency = 429 
avg_icnt2mem_latency = 216 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 81 
mrq_lat_table:91144 	6080 	4580 	5481 	13671 	4471 	1192 	162 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	455594 	474313 	544110 	10978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	180650 	135088 	70039 	80835 	123674 	248870 	645438 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	313560 	298350 	181145 	160328 	190042 	205205 	128980 	7385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	298 	133 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        51        58        31        27        41        44        53        57        57        56        52        51 
dram[1]:        47        57        49        56        55        55        23        25        40        38        58        58        53        51        56        54 
dram[2]:        52        51        51        53        54        54        39        26        42        48        55        55        54        55        43        45 
dram[3]:        56        49        53        53        54        57        24        27        42        40        54        57        53        56        53        50 
dram[4]:        49        51        50        49        51        59        25        22        32        39        56        50        47        50        46        56 
dram[5]:        52        50        52        53        57        59        27        33        39        38        51        57        43        50        52        46 
dram[6]:        50        50        50        56        50        59        35        32        39        32        55        57        47        45        50        44 
dram[7]:        52        49        51        50        53        53        32        30        45        43        48        57        49        49        42        56 
dram[8]:        57        54        58        55        58        60        30        19        40        40        57        56        49        49        48        56 
dram[9]:        48        55        52        54        58        52        24        24        42        42        56        61        48        45        55        51 
dram[10]:        43        51        53        55        53        58        29        24        50        38        62        58        49        47        40        48 
dram[11]:        52        47        55        54        61        54        30        34        37        36        59        58        45        46        43        49 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      7068      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8762      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.511628  5.572519  6.211864  7.148515  6.738739  5.263889  3.470046  3.793814  4.262411  4.354610  6.755814  5.560748  5.808511  5.824742  6.287234  6.211111 
dram[1]:  5.370079  5.811024  6.084033  7.288660  6.435897  5.248276  3.530233  3.476191  5.230089  4.851240  6.662921  6.223404  6.311111  5.813725  6.747127  5.543689 
dram[2]:  4.923611  5.857143  6.839622  6.066116  5.759690  6.193548  3.716346  3.570048  5.369370  5.798077  6.021053  5.835052  5.720000  5.588235  6.180851  5.245454 
dram[3]:  5.549618  5.931624  6.562500  5.226950  5.308219  5.829457  3.545024  3.537383  5.509804  4.682539  6.321839  6.000000  6.454545  6.356322  5.640777  5.696970 
dram[4]:  5.440299  6.309734  7.670103  7.412371  5.116883  5.290541  3.436620  3.613636  4.535433  4.414815  7.023530  6.362638  5.750000  4.964602  5.000000  5.284404 
dram[5]:  5.596774  4.810811  6.522522  6.943925  5.738461  5.170068  3.774510  3.538813  4.171429  4.798319  5.781250  6.738095  6.288889  6.500000  5.693069  5.448598 
dram[6]:  5.991803  6.162393  6.196581  5.742188  5.457747  5.493055  3.429184  3.472973  4.716536  4.403101  6.352273  5.442307  5.707071  5.470000  5.611650  4.319149 
dram[7]:  6.041322  5.647541  6.772727  6.288136  5.820312  5.825758  3.397260  3.376106  4.905512  4.774194  6.879518  5.968750  5.711538  4.891892  5.685714  4.876033 
dram[8]:  6.471698  5.991453  6.678899  6.066667  5.175324  6.073171  3.626214  3.546296  4.459259  4.798387  5.773196  6.301075  4.905172  5.178571  5.693069  5.398148 
dram[9]:  5.167883  6.025000  6.669725  7.306931  5.525926  5.671642  3.353982  3.305085  4.709677  4.787402  5.485437  5.398148  5.099099  5.427185  6.627907  5.596154 
dram[10]:  5.991379  5.182482  6.607143  7.957447  5.598540  5.689394  3.380734  3.495238  5.787879  4.586466  5.896907  6.626506  5.287037  6.224719  5.218182  5.431193 
dram[11]:  5.891667  5.583333  6.935185  7.627660  4.900000  4.987342  3.504587  3.740000  4.619403  4.330935  6.451613  6.191489  5.189189  5.846939  5.304348  5.086207 
average row locality = 126782/24315 = 5.214148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       717       718       707       718       729       703       687       592       604       578       590       542       559       578       544 
dram[1]:       668       725       707       694       724       728       712       682       584       579       588       581       562       588       573       557 
dram[2]:       698       724       711       718       711       734       724       691       590       596       568       562       567       566       565       563 
dram[3]:       713       681       718       720       741       717       697       707       559       584       546       559       562       549       566       551 
dram[4]:       712       698       729       704       752       748       685       742       572       588       593       576       570       557       544       562 
dram[5]:       681       697       709       726       716       728       720       725       580       564       554       565       561       554       561       567 
dram[6]:       720       706       710       718       741       755       745       722       592       563       555       563       559       543       565       591 
dram[7]:       717       677       726       723       715       740       697       715       613       585       568       571       586       539       584       575 
dram[8]:       675       687       711       709       760       717       701       714       594       589       557       584       561       574       559       569 
dram[9]:       691       706       716       725       713       731       707       726       578       601       563       580       559       552       563       566 
dram[10]:       683       697       723       732       730       718       687       684       567       602       570       547       565       549       558       575 
dram[11]:       692       718       734       705       745       754       713       697       612       596       595       578       568       566       595       572 
total dram reads = 123359
bank skew: 760/539 = 1.41
chip skew: 10440/10170 = 1.03
number of total write accesses:
dram[0]:        48        51        60        59       119       115       199       196        30        40        12        20        16        23        52        60 
dram[1]:        55        52        63        52       116       129       188       192        28        32        20        16        21        20        56        56 
dram[2]:        44        55        56        64       127       134       194       189        24        28        16        16        20        16        64        56 
dram[3]:        56        52        64        65       134       138       204       196        12        24        16        20        24        16        59        52 
dram[4]:        68        58        60        54       143       136       188       207        16        32        16        12        20        16        63        56 
dram[5]:        52        60        60        67       120       127       199       197        16        28         4         4        20        20        55        64 
dram[6]:        44        60        58        65       136       138       215       195        28        20        16        12        24        16        52        70 
dram[7]:        56        48        76        72       119       116       186       190        40        28        12         8        32        16        52        60 
dram[8]:        44        56        65        76       145       120       184       207        32        24        12         8        26        24        64        56 
dram[9]:        68        68        44        52       131       116       203       212        24        28         8        12        28        25        28        64 
dram[10]:        48        52        66        63       147       132       199       198        24        32         8        12        24        20        63        67 
dram[11]:        59        72        57        48       154       136       203       203        28        24        20        16        32        28        57        67 
total dram writes = 13542
bank skew: 215/4 = 53.75
chip skew: 1204/1093 = 1.10
average mf latency per bank:
dram[0]:       3604      3470      3254      3327      2960      2898      2764      2778      9970      5386     10363      9599     10400      9709      3552      3602
dram[1]:       3843      3279      3267      3147      2948      2789      2852      2664      5909      5371     10245      9207     10130      9197      3710      3348
dram[2]:       3582      3202      3223      2965      2884      2552      2603      2637      5647      5167     10007      9523      9604      9192      3473      3235
dram[3]:       3499      3605      3135      3026      2832      2861      2745      2719      6032      5482     10514     10142      9761     10240      3468      3588
dram[4]:       3194      3524      2947      3214      2603      2736      2519      2581      5412      5695      8928      9937      8712      9679      3335      3544
dram[5]:       3640      3285      3316      2974      2965      2662      2737      2415      5978      5642     11455      9938     10592      9329      3655      3316
dram[6]:       3584      3247      3214      2853      2849      2535      2501      2348      5526      5364     10951      9332     10152      9055      3705      2993
dram[7]:       3443      3562      3082      2959      3000      2773      2842      2631      5434      5470     10821     10237      9378     10013      3524      3369
dram[8]:       3637      3267      3210      2860      2604      2717      2714      2414      5510      5226     10722      9192      9013      8001      3521      3199
dram[9]:       3312      3059      3134      2976      2824      2710      2635      2400      5562      5001     10120      9355      8481      8413      3549      3100
dram[10]:       3490      3469      3006      3095      2640      2934      2520      2804      5537      5424      9900     10671      8540      9399      3369      3405
dram[11]:       3318      3159      2872      3076      2632      2585      2532      2488      5163      5187      9363      9293      8336      8363      3233      3177
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       951      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       962      1101       960
dram[2]:       1133       989      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151      1020      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304      1009      1281       958      1272      1055      1323      1077      1246      1028      1264      1014      1196      1043
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461539 n_act=2004 n_pre=1988 n_ref_event=94363668859552 n_req=10543 n_rd=10265 n_rd_L2_A=0 n_write=0 n_wr_bk=1100 bw_util=0.04767
n_activity=110079 dram_eff=0.2065
bk0: 699a 470236i bk1: 717a 469811i bk2: 718a 470302i bk3: 707a 471260i bk4: 718a 469965i bk5: 729a 469197i bk6: 703a 465761i bk7: 687a 465580i bk8: 592a 469609i bk9: 604a 469284i bk10: 578a 471821i bk11: 590a 471171i bk12: 542a 471949i bk13: 559a 471494i bk14: 578a 471237i bk15: 544a 471442i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810775
Row_Buffer_Locality_read = 0.824355
Row_Buffer_Locality_write = 0.309353
Bank_Level_Parallism = 1.853246
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.330017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047669 
total_CMD = 476834 
util_bw = 22730 
Wasted_Col = 27595 
Wasted_Row = 16719 
Idle = 409790 

BW Util Bottlenecks: 
RCDc_limit = 23342 
RCDWRc_limit = 1030 
WTRc_limit = 5158 
RTWc_limit = 3843 
CCDLc_limit = 6089 
rwq = 0 
CCDLc_limit_alone = 5460 
WTRc_limit_alone = 4825 
RTWc_limit_alone = 3547 

Commands details: 
total_CMD = 476834 
n_nop = 461539 
Read = 10265 
Write = 0 
L2_Alloc = 0 
L2_WB = 1100 
n_act = 2004 
n_pre = 1988 
n_ref = 94363668859552 
n_req = 10543 
total_req = 11365 

Dual Bus Interface Util: 
issued_total_row = 3992 
issued_total_col = 11365 
Row_Bus_Util =  0.008372 
CoL_Bus_Util = 0.023834 
Either_Row_CoL_Bus_Util = 0.032076 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.004054 
queue_avg = 0.205231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.205231
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461636 n_act=1965 n_pre=1949 n_ref_event=94363669719184 n_req=10529 n_rd=10252 n_rd_L2_A=0 n_write=0 n_wr_bk=1096 bw_util=0.0476
n_activity=107989 dram_eff=0.2102
bk0: 668a 470034i bk1: 725a 469943i bk2: 707a 470411i bk3: 694a 470977i bk4: 724a 470034i bk5: 728a 468729i bk6: 712a 464915i bk7: 682a 465346i bk8: 584a 470339i bk9: 579a 470278i bk10: 588a 471790i bk11: 581a 471660i bk12: 562a 471597i bk13: 588a 471496i bk14: 573a 471619i bk15: 557a 471315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814227
Row_Buffer_Locality_read = 0.826863
Row_Buffer_Locality_write = 0.346570
Bank_Level_Parallism = 1.873311
Bank_Level_Parallism_Col = 1.753160
Bank_Level_Parallism_Ready = 1.343794
write_to_read_ratio_blp_rw_average = 0.117141
GrpLevelPara = 1.516490 

BW Util details:
bwutil = 0.047597 
total_CMD = 476834 
util_bw = 22696 
Wasted_Col = 26766 
Wasted_Row = 16556 
Idle = 410816 

BW Util Bottlenecks: 
RCDc_limit = 22697 
RCDWRc_limit = 925 
WTRc_limit = 4718 
RTWc_limit = 3997 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5354 
WTRc_limit_alone = 4420 
RTWc_limit_alone = 3683 

Commands details: 
total_CMD = 476834 
n_nop = 461636 
Read = 10252 
Write = 0 
L2_Alloc = 0 
L2_WB = 1096 
n_act = 1965 
n_pre = 1949 
n_ref = 94363669719184 
n_req = 10529 
total_req = 11348 

Dual Bus Interface Util: 
issued_total_row = 3914 
issued_total_col = 11348 
Row_Bus_Util =  0.008208 
CoL_Bus_Util = 0.023799 
Either_Row_CoL_Bus_Util = 0.031873 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.004211 
queue_avg = 0.228828 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.228828
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461553 n_act=1988 n_pre=1972 n_ref_event=0 n_req=10566 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1103 bw_util=0.04778
n_activity=108215 dram_eff=0.2105
bk0: 698a 469821i bk1: 724a 470144i bk2: 711a 470903i bk3: 718a 469670i bk4: 711a 470072i bk5: 734a 469586i bk6: 724a 465340i bk7: 691a 465861i bk8: 590a 470864i bk9: 596a 470926i bk10: 568a 472054i bk11: 562a 471911i bk12: 567a 471655i bk13: 566a 471604i bk14: 565a 471145i bk15: 563a 470674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812796
Row_Buffer_Locality_read = 0.826691
Row_Buffer_Locality_write = 0.298561
Bank_Level_Parallism = 1.844592
Bank_Level_Parallism_Col = 1.695410
Bank_Level_Parallism_Ready = 1.321777
write_to_read_ratio_blp_rw_average = 0.119280
GrpLevelPara = 1.499309 

BW Util details:
bwutil = 0.047778 
total_CMD = 476834 
util_bw = 22782 
Wasted_Col = 27190 
Wasted_Row = 16150 
Idle = 410712 

BW Util Bottlenecks: 
RCDc_limit = 23234 
RCDWRc_limit = 1050 
WTRc_limit = 4738 
RTWc_limit = 3533 
CCDLc_limit = 6094 
rwq = 0 
CCDLc_limit_alone = 5525 
WTRc_limit_alone = 4419 
RTWc_limit_alone = 3283 

Commands details: 
total_CMD = 476834 
n_nop = 461553 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1103 
n_act = 1988 
n_pre = 1972 
n_ref = 0 
n_req = 10566 
total_req = 11391 

Dual Bus Interface Util: 
issued_total_row = 3960 
issued_total_col = 11391 
Row_Bus_Util =  0.008305 
CoL_Bus_Util = 0.023889 
Either_Row_CoL_Bus_Util = 0.032047 
Issued_on_Two_Bus_Simul_Util = 0.000147 
issued_two_Eff = 0.004581 
queue_avg = 0.200514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.200514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461633 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10457 n_rd=10170 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.0474
n_activity=109337 dram_eff=0.2067
bk0: 713a 469922i bk1: 681a 470454i bk2: 718a 470333i bk3: 720a 469801i bk4: 741a 468540i bk5: 717a 469070i bk6: 697a 464976i bk7: 707a 464838i bk8: 559a 471048i bk9: 584a 470209i bk10: 546a 472166i bk11: 559a 472072i bk12: 562a 472074i bk13: 549a 472357i bk14: 566a 471182i bk15: 551a 471551i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809984
Row_Buffer_Locality_read = 0.824189
Row_Buffer_Locality_write = 0.306620
Bank_Level_Parallism = 1.859668
Bank_Level_Parallism_Col = 1.726879
Bank_Level_Parallism_Ready = 1.345442
write_to_read_ratio_blp_rw_average = 0.127241
GrpLevelPara = 1.518783 

BW Util details:
bwutil = 0.047404 
total_CMD = 476834 
util_bw = 22604 
Wasted_Col = 27125 
Wasted_Row = 16755 
Idle = 410350 

BW Util Bottlenecks: 
RCDc_limit = 23099 
RCDWRc_limit = 1002 
WTRc_limit = 4264 
RTWc_limit = 4036 
CCDLc_limit = 5651 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 4058 
RTWc_limit_alone = 3697 

Commands details: 
total_CMD = 476834 
n_nop = 461633 
Read = 10170 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10457 
total_req = 11302 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11302 
Row_Bus_Util =  0.008334 
CoL_Bus_Util = 0.023702 
Either_Row_CoL_Bus_Util = 0.031879 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.004934 
queue_avg = 0.218783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.218783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461346 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10623 n_rd=10332 n_rd_L2_A=0 n_write=0 n_wr_bk=1145 bw_util=0.04814
n_activity=110973 dram_eff=0.2068
bk0: 712a 469641i bk1: 698a 470410i bk2: 729a 470728i bk3: 704a 471297i bk4: 752a 467977i bk5: 748a 468488i bk6: 685a 465782i bk7: 742a 464502i bk8: 572a 470103i bk9: 588a 469573i bk10: 593a 472121i bk11: 576a 472211i bk12: 570a 471386i bk13: 557a 471322i bk14: 544a 470857i bk15: 562a 470887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807211
Row_Buffer_Locality_read = 0.821235
Row_Buffer_Locality_write = 0.309278
Bank_Level_Parallism = 1.877179
Bank_Level_Parallism_Col = 1.730167
Bank_Level_Parallism_Ready = 1.314180
write_to_read_ratio_blp_rw_average = 0.126607
GrpLevelPara = 1.503208 

BW Util details:
bwutil = 0.048138 
total_CMD = 476834 
util_bw = 22954 
Wasted_Col = 27914 
Wasted_Row = 16895 
Idle = 409071 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 1034 
WTRc_limit = 4664 
RTWc_limit = 4418 
CCDLc_limit = 6391 
rwq = 0 
CCDLc_limit_alone = 5608 
WTRc_limit_alone = 4246 
RTWc_limit_alone = 4053 

Commands details: 
total_CMD = 476834 
n_nop = 461346 
Read = 10332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1145 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10623 
total_req = 11477 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11477 
Row_Bus_Util =  0.008586 
CoL_Bus_Util = 0.024069 
Either_Row_CoL_Bus_Util = 0.032481 
Issued_on_Two_Bus_Simul_Util = 0.000174 
issued_two_Eff = 0.005359 
queue_avg = 0.228182 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.228182
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461577 n_act=2023 n_pre=2007 n_ref_event=0 n_req=10483 n_rd=10208 n_rd_L2_A=0 n_write=0 n_wr_bk=1093 bw_util=0.0474
n_activity=110156 dram_eff=0.2052
bk0: 681a 470331i bk1: 697a 468987i bk2: 709a 470269i bk3: 726a 470374i bk4: 716a 469574i bk5: 728a 468505i bk6: 720a 465163i bk7: 725a 464832i bk8: 580a 469610i bk9: 564a 470388i bk10: 554a 471965i bk11: 565a 472535i bk12: 561a 471978i bk13: 554a 472457i bk14: 561a 471329i bk15: 567a 470952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807975
Row_Buffer_Locality_read = 0.821317
Row_Buffer_Locality_write = 0.312727
Bank_Level_Parallism = 1.863016
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.380342
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047400 
total_CMD = 476834 
util_bw = 22602 
Wasted_Col = 27347 
Wasted_Row = 17163 
Idle = 409722 

BW Util Bottlenecks: 
RCDc_limit = 23621 
RCDWRc_limit = 1008 
WTRc_limit = 4382 
RTWc_limit = 3744 
CCDLc_limit = 5691 
rwq = 0 
CCDLc_limit_alone = 5154 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 3472 

Commands details: 
total_CMD = 476834 
n_nop = 461577 
Read = 10208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1093 
n_act = 2023 
n_pre = 2007 
n_ref = 0 
n_req = 10483 
total_req = 11301 

Dual Bus Interface Util: 
issued_total_row = 4030 
issued_total_col = 11301 
Row_Bus_Util =  0.008452 
CoL_Bus_Util = 0.023700 
Either_Row_CoL_Bus_Util = 0.031996 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.004850 
queue_avg = 0.238511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.238511
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461163 n_act=2126 n_pre=2110 n_ref_event=4568229571824690154 n_req=10639 n_rd=10348 n_rd_L2_A=0 n_write=0 n_wr_bk=1149 bw_util=0.04822
n_activity=114441 dram_eff=0.2009
bk0: 720a 470130i bk1: 706a 470256i bk2: 710a 470018i bk3: 718a 470160i bk4: 741a 469416i bk5: 755a 468774i bk6: 745a 464433i bk7: 722a 465395i bk8: 592a 469922i bk9: 563a 470313i bk10: 555a 471981i bk11: 563a 471619i bk12: 559a 471689i bk13: 543a 471851i bk14: 565a 471037i bk15: 591a 469913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801109
Row_Buffer_Locality_read = 0.815906
Row_Buffer_Locality_write = 0.274914
Bank_Level_Parallism = 1.822201
Bank_Level_Parallism_Col = 1.675637
Bank_Level_Parallism_Ready = 1.304322
write_to_read_ratio_blp_rw_average = 0.119070
GrpLevelPara = 1.472027 

BW Util details:
bwutil = 0.048222 
total_CMD = 476834 
util_bw = 22994 
Wasted_Col = 28948 
Wasted_Row = 17968 
Idle = 406924 

BW Util Bottlenecks: 
RCDc_limit = 24868 
RCDWRc_limit = 1108 
WTRc_limit = 5141 
RTWc_limit = 3883 
CCDLc_limit = 6302 
rwq = 0 
CCDLc_limit_alone = 5685 
WTRc_limit_alone = 4809 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 476834 
n_nop = 461163 
Read = 10348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149 
n_act = 2126 
n_pre = 2110 
n_ref = 4568229571824690154 
n_req = 10639 
total_req = 11497 

Dual Bus Interface Util: 
issued_total_row = 4236 
issued_total_col = 11497 
Row_Bus_Util =  0.008884 
CoL_Bus_Util = 0.024111 
Either_Row_CoL_Bus_Util = 0.032865 
Issued_on_Two_Bus_Simul_Util = 0.000130 
issued_two_Eff = 0.003956 
queue_avg = 0.209610 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.20961
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461371 n_act=2058 n_pre=2042 n_ref_event=0 n_req=10611 n_rd=10331 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04799
n_activity=110142 dram_eff=0.2078
bk0: 717a 470212i bk1: 677a 470298i bk2: 726a 470527i bk3: 723a 470407i bk4: 715a 469203i bk5: 740a 469641i bk6: 697a 465460i bk7: 715a 464545i bk8: 613a 469622i bk9: 585a 470239i bk10: 568a 472300i bk11: 571a 471707i bk12: 586a 471157i bk13: 539a 471579i bk14: 584a 471111i bk15: 575a 470153i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807087
Row_Buffer_Locality_read = 0.821121
Row_Buffer_Locality_write = 0.289286
Bank_Level_Parallism = 1.877975
Bank_Level_Parallism_Col = 1.715393
Bank_Level_Parallism_Ready = 1.311758
write_to_read_ratio_blp_rw_average = 0.124935
GrpLevelPara = 1.506824 

BW Util details:
bwutil = 0.047992 
total_CMD = 476834 
util_bw = 22884 
Wasted_Col = 27525 
Wasted_Row = 16885 
Idle = 409540 

BW Util Bottlenecks: 
RCDc_limit = 23691 
RCDWRc_limit = 1062 
WTRc_limit = 4447 
RTWc_limit = 4099 
CCDLc_limit = 6000 
rwq = 0 
CCDLc_limit_alone = 5425 
WTRc_limit_alone = 4226 
RTWc_limit_alone = 3745 

Commands details: 
total_CMD = 476834 
n_nop = 461371 
Read = 10331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2058 
n_pre = 2042 
n_ref = 0 
n_req = 10611 
total_req = 11442 

Dual Bus Interface Util: 
issued_total_row = 4100 
issued_total_col = 11442 
Row_Bus_Util =  0.008598 
CoL_Bus_Util = 0.023996 
Either_Row_CoL_Bus_Util = 0.032428 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.005109 
queue_avg = 0.217870 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.21787
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461433 n_act=2046 n_pre=2030 n_ref_event=0 n_req=10550 n_rd=10261 n_rd_L2_A=0 n_write=0 n_wr_bk=1143 bw_util=0.04783
n_activity=111175 dram_eff=0.2052
bk0: 675a 470894i bk1: 687a 470497i bk2: 711a 470592i bk3: 709a 470597i bk4: 760a 468645i bk5: 717a 469688i bk6: 701a 466223i bk7: 714a 464659i bk8: 594a 469477i bk9: 589a 470279i bk10: 557a 471867i bk11: 584a 472094i bk12: 561a 470965i bk13: 574a 471528i bk14: 559a 471084i bk15: 569a 470975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806919
Row_Buffer_Locality_read = 0.820583
Row_Buffer_Locality_write = 0.321799
Bank_Level_Parallism = 1.825379
Bank_Level_Parallism_Col = 1.676168
Bank_Level_Parallism_Ready = 1.300948
write_to_read_ratio_blp_rw_average = 0.121561
GrpLevelPara = 1.489303 

BW Util details:
bwutil = 0.047832 
total_CMD = 476834 
util_bw = 22808 
Wasted_Col = 28068 
Wasted_Row = 17091 
Idle = 408867 

BW Util Bottlenecks: 
RCDc_limit = 23977 
RCDWRc_limit = 1031 
WTRc_limit = 5214 
RTWc_limit = 3955 
CCDLc_limit = 6010 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 476834 
n_nop = 461433 
Read = 10261 
Write = 0 
L2_Alloc = 0 
L2_WB = 1143 
n_act = 2046 
n_pre = 2030 
n_ref = 0 
n_req = 10550 
total_req = 11404 

Dual Bus Interface Util: 
issued_total_row = 4076 
issued_total_col = 11404 
Row_Bus_Util =  0.008548 
CoL_Bus_Util = 0.023916 
Either_Row_CoL_Bus_Util = 0.032298 
Issued_on_Two_Bus_Simul_Util = 0.000166 
issued_two_Eff = 0.005130 
queue_avg = 0.195261 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.195261
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461388 n_act=2077 n_pre=2061 n_ref_event=0 n_req=10557 n_rd=10277 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04777
n_activity=110311 dram_eff=0.2065
bk0: 691a 469451i bk1: 706a 470159i bk2: 716a 470796i bk3: 725a 470954i bk4: 713a 469112i bk5: 731a 469115i bk6: 707a 464579i bk7: 726a 464229i bk8: 578a 470159i bk9: 601a 470344i bk10: 563a 471509i bk11: 580a 471294i bk12: 559a 470906i bk13: 552a 471267i bk14: 563a 471857i bk15: 566a 471107i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804490
Row_Buffer_Locality_read = 0.818819
Row_Buffer_Locality_write = 0.278571
Bank_Level_Parallism = 1.883342
Bank_Level_Parallism_Col = 1.730917
Bank_Level_Parallism_Ready = 1.319132
write_to_read_ratio_blp_rw_average = 0.122229
GrpLevelPara = 1.530315 

BW Util details:
bwutil = 0.047765 
total_CMD = 476834 
util_bw = 22776 
Wasted_Col = 27875 
Wasted_Row = 17132 
Idle = 409051 

BW Util Bottlenecks: 
RCDc_limit = 24060 
RCDWRc_limit = 1065 
WTRc_limit = 5398 
RTWc_limit = 4220 
CCDLc_limit = 6051 
rwq = 0 
CCDLc_limit_alone = 5363 
WTRc_limit_alone = 5034 
RTWc_limit_alone = 3896 

Commands details: 
total_CMD = 476834 
n_nop = 461388 
Read = 10277 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2077 
n_pre = 2061 
n_ref = 0 
n_req = 10557 
total_req = 11388 

Dual Bus Interface Util: 
issued_total_row = 4138 
issued_total_col = 11388 
Row_Bus_Util =  0.008678 
CoL_Bus_Util = 0.023883 
Either_Row_CoL_Bus_Util = 0.032393 
Issued_on_Two_Bus_Simul_Util = 0.000168 
issued_two_Eff = 0.005179 
queue_avg = 0.223153 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.223153
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461586 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10478 n_rd=10187 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.04757
n_activity=109000 dram_eff=0.2081
bk0: 683a 470702i bk1: 697a 469945i bk2: 723a 470732i bk3: 732a 471043i bk4: 730a 468990i bk5: 718a 469331i bk6: 687a 465351i bk7: 684a 465245i bk8: 567a 471339i bk9: 602a 470386i bk10: 570a 471623i bk11: 547a 472649i bk12: 565a 471526i bk13: 549a 472465i bk14: 558a 470847i bk15: 575a 470584i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810651
Row_Buffer_Locality_read = 0.824090
Row_Buffer_Locality_write = 0.340206
Bank_Level_Parallism = 1.822620
Bank_Level_Parallism_Col = 1.678281
Bank_Level_Parallism_Ready = 1.265914
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 1.473878 

BW Util details:
bwutil = 0.047572 
total_CMD = 476834 
util_bw = 22684 
Wasted_Col = 27227 
Wasted_Row = 16640 
Idle = 410283 

BW Util Bottlenecks: 
RCDc_limit = 23221 
RCDWRc_limit = 1082 
WTRc_limit = 4477 
RTWc_limit = 3957 
CCDLc_limit = 6039 
rwq = 0 
CCDLc_limit_alone = 5300 
WTRc_limit_alone = 4107 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 476834 
n_nop = 461586 
Read = 10187 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10478 
total_req = 11342 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11342 
Row_Bus_Util =  0.008334 
CoL_Bus_Util = 0.023786 
Either_Row_CoL_Bus_Util = 0.031978 
Issued_on_Two_Bus_Simul_Util = 0.000143 
issued_two_Eff = 0.004460 
queue_avg = 0.204935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.204935
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=476834 n_nop=461092 n_act=2100 n_pre=2084 n_ref_event=0 n_req=10746 n_rd=10440 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.04884
n_activity=111665 dram_eff=0.2086
bk0: 692a 470170i bk1: 718a 470133i bk2: 734a 470475i bk3: 705a 471526i bk4: 745a 467778i bk5: 754a 468160i bk6: 713a 464627i bk7: 697a 465521i bk8: 612a 469682i bk9: 596a 469440i bk10: 595a 471651i bk11: 578a 471488i bk12: 568a 470847i bk13: 566a 471328i bk14: 595a 470427i bk15: 572a 470156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805509
Row_Buffer_Locality_read = 0.819828
Row_Buffer_Locality_write = 0.316993
Bank_Level_Parallism = 1.915201
Bank_Level_Parallism_Col = 1.772928
Bank_Level_Parallism_Ready = 1.385002
write_to_read_ratio_blp_rw_average = 0.122925
GrpLevelPara = 1.528255 

BW Util details:
bwutil = 0.048839 
total_CMD = 476834 
util_bw = 23288 
Wasted_Col = 28351 
Wasted_Row = 16963 
Idle = 408232 

BW Util Bottlenecks: 
RCDc_limit = 24244 
RCDWRc_limit = 1086 
WTRc_limit = 4929 
RTWc_limit = 4157 
CCDLc_limit = 6163 
rwq = 0 
CCDLc_limit_alone = 5481 
WTRc_limit_alone = 4570 
RTWc_limit_alone = 3834 

Commands details: 
total_CMD = 476834 
n_nop = 461092 
Read = 10440 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2100 
n_pre = 2084 
n_ref = 0 
n_req = 10746 
total_req = 11644 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 11644 
Row_Bus_Util =  0.008775 
CoL_Bus_Util = 0.024419 
Either_Row_CoL_Bus_Util = 0.033014 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.005463 
queue_avg = 0.234912 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.234912

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69503, Miss = 10200, Miss_rate = 0.147, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61540, Miss = 5400, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 61472, Miss = 5370, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 61222, Miss = 5326, Miss_rate = 0.087, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 61463, Miss = 5353, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 61512, Miss = 5467, Miss_rate = 0.089, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61282, Miss = 5360, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 61182, Miss = 5297, Miss_rate = 0.087, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 61874, Miss = 5501, Miss_rate = 0.089, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 62158, Miss = 5437, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 61932, Miss = 5318, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61793, Miss = 5394, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 62142, Miss = 5471, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 61927, Miss = 5568, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62191, Miss = 5506, Miss_rate = 0.089, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 62240, Miss = 5374, Miss_rate = 0.086, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 61151, Miss = 5400, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 61237, Miss = 5430, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 61012, Miss = 5324, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 61136, Miss = 5484, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 60747, Miss = 5310, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61629, Miss = 5362, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 61372, Miss = 5572, Miss_rate = 0.091, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 61614, Miss = 5460, Miss_rate = 0.089, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1485331
L2_total_cache_misses = 134684
L2_total_cache_miss_rate = 0.0907
L2_total_cache_pending_hits = 417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1066162
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78705
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9917
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1189604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.212
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1485331
icnt_total_pkts_simt_to_mem=1485065
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06731
	minimum = 5
	maximum = 10
Network latency average = 5.06731
	minimum = 5
	maximum = 10
Slowest packet = 2966871
Flit latency average = 5.06731
	minimum = 5
	maximum = 10
Slowest flit = 2966871
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0485041
	minimum = 0.0372175 (at node 15)
	maximum = 0.0708906 (at node 0)
Accepted packet rate average = 0.0485041
	minimum = 0.0372175 (at node 15)
	maximum = 0.0708906 (at node 0)
Injected flit rate average = 0.0485041
	minimum = 0.0372175 (at node 15)
	maximum = 0.0708906 (at node 0)
Accepted flit rate average= 0.0485041
	minimum = 0.0372175 (at node 15)
	maximum = 0.0708906 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 43.2291 (19 samples)
	minimum = 5 (19 samples)
	maximum = 199.053 (19 samples)
Network latency average = 28.0728 (19 samples)
	minimum = 5 (19 samples)
	maximum = 114.105 (19 samples)
Flit latency average = 28.0728 (19 samples)
	minimum = 5 (19 samples)
	maximum = 114.105 (19 samples)
Fragmentation average = 0 (19 samples)
	minimum = 0 (19 samples)
	maximum = 0 (19 samples)
Injected packet rate average = 0.149766 (19 samples)
	minimum = 0.106272 (19 samples)
	maximum = 0.367062 (19 samples)
Accepted packet rate average = 0.149766 (19 samples)
	minimum = 0.106272 (19 samples)
	maximum = 0.367388 (19 samples)
Injected flit rate average = 0.149766 (19 samples)
	minimum = 0.106272 (19 samples)
	maximum = 0.367062 (19 samples)
Accepted flit rate average = 0.149766 (19 samples)
	minimum = 0.106272 (19 samples)
	maximum = 0.367388 (19 samples)
Injected packet size average = 1 (19 samples)
Accepted packet size average = 1 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 47 sec (107 sec)
gpgpu_simulation_rate = 277100 (inst/sec)
gpgpu_simulation_rate = 2483 (cycle/sec)
gpgpu_silicon_slowdown = 337092x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ee0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffe3b94ed0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffe3b94ecc..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d2c0869f9e (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z7Kernel2PbS_S_S_i 
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 1153
gpu_sim_insn = 1114112
gpu_ipc =     966.2723
gpu_tot_sim_cycle = 266886
gpu_tot_sim_insn = 30763858
gpu_tot_ipc =     115.2697
gpu_tot_issued_cta = 2560
gpu_occupancy = 77.3421% 
gpu_tot_occupancy = 65.6679% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.7762
partiton_level_parallism_total  =       5.5721
partiton_level_parallism_util =       2.5924
partiton_level_parallism_util_total  =       7.0011
L2_BW  =      47.5747 GB/Sec
L2_BW_total  =     149.2696 GB/Sec
gpu_total_sim_rate=284850

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1247628
	L1I_total_cache_misses = 3380
	L1I_total_cache_miss_rate = 0.0027
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98553
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 896
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3052
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 244864
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 896
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3052
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1244248
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3380
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98553
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1247628

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3052
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98553
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3455, 3674, 3738, 3789, 3519, 3340, 3496, 3573, 3754, 3379, 3601, 3377, 3906, 3371, 3414, 3881, 2928, 2999, 3013, 2977, 3379, 2869, 3316, 3022, 3264, 2782, 3237, 3210, 3433, 2975, 3068, 3319, 2491, 3064, 3265, 3070, 3029, 2877, 2910, 2765, 2663, 2823, 2634, 2643, 2729, 2661, 3030, 2887, 2639, 2783, 2585, 2513, 2666, 2930, 2440, 2190, 2620, 2619, 2513, 2772, 2336, 2250, 2176, 2752, 
gpgpu_n_tot_thrd_icount = 74368192
gpgpu_n_tot_w_icount = 2324006
gpgpu_n_stall_shd_mem = 1118342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1191652
gpgpu_n_mem_write_global = 295363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 14
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3052
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3052
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 996994
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1687320	W0_Idle:951676	W0_Scoreboard:7957054	W1:479045	W2:218082	W3:150252	W4:122367	W5:98172	W6:71638	W7:57273	W8:45220	W9:39441	W10:35609	W11:33958	W12:32247	W13:30683	W14:27422	W15:28010	W16:23689	W17:19214	W18:14245	W19:8247	W20:5849	W21:2709	W22:1479	W23:663	W24:189	W25:0	W26:63	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
single_issue_nums: WS0:449351	WS1:447454	WS2:448660	WS3:450949	
dual_issue_nums: WS0:66116	WS1:65820	WS2:65811	WS3:66049	
traffic_breakdown_coretomem[CONST_ACC_R] = 112 {8:14,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9533216 {8:1191652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11814520 {40:295363,}
traffic_breakdown_coretomem[INST_ACC_R] = 672 {8:84,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1120 {40:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47666080 {40:1191652,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362904 {8:295363,}
traffic_breakdown_memtocore[INST_ACC_R] = 13440 {40:336,}
maxmflatency = 1325 
max_icnt2mem_latency = 570 
maxmrqlatency = 305 
max_icnt2sh_latency = 706 
averagemflatency = 429 
avg_icnt2mem_latency = 215 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 81 
mrq_lat_table:91144 	6080 	4580 	5481 	13671 	4471 	1192 	162 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	457642 	474313 	544110 	10978 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	182398 	135388 	70039 	80835 	123674 	248870 	645438 	471 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	315608 	298350 	181145 	160328 	190042 	205205 	128980 	7385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	301 	133 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        51        54        59        55        51        58        31        27        41        44        53        57        57        56        52        51 
dram[1]:        47        57        49        56        55        55        23        25        40        38        58        58        53        51        56        54 
dram[2]:        52        51        51        53        54        54        39        26        42        48        55        55        54        55        43        45 
dram[3]:        56        49        53        53        54        57        24        27        42        40        54        57        53        56        53        50 
dram[4]:        49        51        50        49        51        59        25        22        32        39        56        50        47        50        46        56 
dram[5]:        52        50        52        53        57        59        27        33        39        38        51        57        43        50        52        46 
dram[6]:        50        50        50        56        50        59        35        32        39        32        55        57        47        45        50        44 
dram[7]:        52        49        51        50        53        53        32        30        45        43        48        57        49        49        42        56 
dram[8]:        57        54        58        55        58        60        30        19        40        40        57        56        49        49        48        56 
dram[9]:        48        55        52        54        58        52        24        24        42        42        56        61        48        45        55        51 
dram[10]:        43        51        53        55        53        58        29        24        50        38        62        58        49        47        40        48 
dram[11]:        52        47        55        54        61        54        30        34        37        36        59        58        45        46        43        49 
maximum service time to same row:
dram[0]:     13537      9537     26404     26411     14507      8512     11672     16829      7068      9305      8068      7085      9691      9446     26847     27690 
dram[1]:     12538     12573     22093     30202     20834     23564      9594      7026      8565     11710      9242      5636      9240      9357     27687     28125 
dram[2]:     17765     17092     25601     26669     14860     11344      9781      6558     10487      9125      6061     10462      8475      9139     28158     23169 
dram[3]:     11845     12244     25722     25603     13257     14406      8040      6623      9557      9611     10852      6155      9455      9453     28169     28048 
dram[4]:     11491     15161     25605     30090     10320     20840      5767      5658      6087      7985      8188      9652      8845      8934     27577     23703 
dram[5]:     16883     21362     30009     26336      9649     10521      7242      8250      5037     17432      6553     10749      9374      9556     28050     22284 
dram[6]:     13054      9323     30035     25887      6215     12336      5796      7086      9285      7130      7975      7800      9081      9166     27766     22333 
dram[7]:      8697     17422     26178     26198      8977      9809      7961     13392     10598      9131      6954      6543     10438      9061     27322     27770 
dram[8]:     16369     11032     26200     24210     12786     17513      7153      9383      8119      9895     10242     11050      8855      8942     22598     27543 
dram[9]:     14526     19538     30285     25534     16813     16811     10024      9469      5250      6244      6447      6438      8847      8882     27849     23940 
dram[10]:     15719     11735     26093     26281     19404      8506      5625      9606      8762      9099      7174      7337      8845      8843     19471     23942 
dram[11]:     11990     13343     26000     30191     21680     14389     10457      9901      7376      5770      9351      8088     10186      6000     22883     25212 
average row accesses per activate:
dram[0]:  5.511628  5.572519  6.211864  7.148515  6.738739  5.263889  3.470046  3.793814  4.262411  4.354610  6.755814  5.560748  5.808511  5.824742  6.287234  6.211111 
dram[1]:  5.370079  5.811024  6.084033  7.288660  6.435897  5.248276  3.530233  3.476191  5.230089  4.851240  6.662921  6.223404  6.311111  5.813725  6.747127  5.543689 
dram[2]:  4.923611  5.857143  6.839622  6.066116  5.759690  6.193548  3.716346  3.570048  5.369370  5.798077  6.021053  5.835052  5.720000  5.588235  6.180851  5.245454 
dram[3]:  5.549618  5.931624  6.562500  5.226950  5.308219  5.829457  3.545024  3.537383  5.509804  4.682539  6.321839  6.000000  6.454545  6.356322  5.640777  5.696970 
dram[4]:  5.440299  6.309734  7.670103  7.412371  5.116883  5.290541  3.436620  3.613636  4.535433  4.414815  7.023530  6.362638  5.750000  4.964602  5.000000  5.284404 
dram[5]:  5.596774  4.810811  6.522522  6.943925  5.738461  5.170068  3.774510  3.538813  4.171429  4.798319  5.781250  6.738095  6.288889  6.500000  5.693069  5.448598 
dram[6]:  5.991803  6.162393  6.196581  5.742188  5.457747  5.493055  3.429184  3.472973  4.716536  4.403101  6.352273  5.442307  5.707071  5.470000  5.611650  4.319149 
dram[7]:  6.041322  5.647541  6.772727  6.288136  5.820312  5.825758  3.397260  3.376106  4.905512  4.774194  6.879518  5.968750  5.711538  4.891892  5.685714  4.876033 
dram[8]:  6.471698  5.991453  6.678899  6.066667  5.175324  6.073171  3.626214  3.546296  4.459259  4.798387  5.773196  6.301075  4.905172  5.178571  5.693069  5.398148 
dram[9]:  5.167883  6.025000  6.669725  7.306931  5.525926  5.671642  3.353982  3.305085  4.709677  4.787402  5.485437  5.398148  5.099099  5.427185  6.627907  5.596154 
dram[10]:  5.991379  5.182482  6.607143  7.957447  5.598540  5.689394  3.380734  3.495238  5.787879  4.586466  5.896907  6.626506  5.287037  6.224719  5.218182  5.431193 
dram[11]:  5.891667  5.583333  6.935185  7.627660  4.900000  4.987342  3.504587  3.740000  4.619403  4.330935  6.451613  6.191489  5.189189  5.846939  5.304348  5.086207 
average row locality = 126782/24315 = 5.214148
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       699       717       718       707       718       729       703       687       592       604       578       590       542       559       578       544 
dram[1]:       668       725       707       694       724       728       712       682       584       579       588       581       562       588       573       557 
dram[2]:       698       724       711       718       711       734       724       691       590       596       568       562       567       566       565       563 
dram[3]:       713       681       718       720       741       717       697       707       559       584       546       559       562       549       566       551 
dram[4]:       712       698       729       704       752       748       685       742       572       588       593       576       570       557       544       562 
dram[5]:       681       697       709       726       716       728       720       725       580       564       554       565       561       554       561       567 
dram[6]:       720       706       710       718       741       755       745       722       592       563       555       563       559       543       565       591 
dram[7]:       717       677       726       723       715       740       697       715       613       585       568       571       586       539       584       575 
dram[8]:       675       687       711       709       760       717       701       714       594       589       557       584       561       574       559       569 
dram[9]:       691       706       716       725       713       731       707       726       578       601       563       580       559       552       563       566 
dram[10]:       683       697       723       732       730       718       687       684       567       602       570       547       565       549       558       575 
dram[11]:       692       718       734       705       745       754       713       697       612       596       595       578       568       566       595       572 
total dram reads = 123359
bank skew: 760/539 = 1.41
chip skew: 10440/10170 = 1.03
number of total write accesses:
dram[0]:        48        51        60        59       119       115       199       196        30        40        12        20        16        23        52        60 
dram[1]:        55        52        63        52       116       129       188       192        28        32        20        16        21        20        56        56 
dram[2]:        44        55        56        64       127       134       194       189        24        28        16        16        20        16        64        56 
dram[3]:        56        52        64        65       134       138       204       196        12        24        16        20        24        16        59        52 
dram[4]:        68        58        60        54       143       136       188       207        16        32        16        12        20        16        63        56 
dram[5]:        52        60        60        67       120       127       199       197        16        28         4         4        20        20        55        64 
dram[6]:        44        60        58        65       136       138       215       195        28        20        16        12        24        16        52        70 
dram[7]:        56        48        76        72       119       116       186       190        40        28        12         8        32        16        52        60 
dram[8]:        44        56        65        76       145       120       184       207        32        24        12         8        26        24        64        56 
dram[9]:        68        68        44        52       131       116       203       212        24        28         8        12        28        25        28        64 
dram[10]:        48        52        66        63       147       132       199       198        24        32         8        12        24        20        63        67 
dram[11]:        59        72        57        48       154       136       203       203        28        24        20        16        32        28        57        67 
total dram writes = 13542
bank skew: 215/4 = 53.75
chip skew: 1204/1093 = 1.10
average mf latency per bank:
dram[0]:       3604      3470      3254      3327      2960      2898      2764      2778      9984      5399     10368      9604     10400      9709      3552      3602
dram[1]:       3843      3279      3267      3147      2948      2789      2852      2664      5923      5385     10251      9212     10130      9197      3710      3348
dram[2]:       3582      3202      3223      2965      2884      2552      2603      2637      5661      5181     10013      9529      9604      9192      3473      3235
dram[3]:       3499      3605      3135      3026      2832      2861      2745      2719      6047      5496     10520     10148      9761     10240      3468      3588
dram[4]:       3194      3524      2947      3214      2603      2736      2519      2581      5427      5709      8933      9941      8712      9679      3335      3544
dram[5]:       3640      3285      3316      2974      2965      2662      2737      2415      5993      5657     11460      9943     10592      9329      3655      3316
dram[6]:       3584      3247      3214      2853      2849      2535      2501      2348      5540      5379     10956      9337     10152      9055      3705      2993
dram[7]:       3443      3562      3082      2959      3000      2773      2842      2631      5447      5484     10826     10242      9378     10013      3524      3369
dram[8]:       3637      3267      3210      2860      2604      2717      2714      2414      5524      5240     10726      9197      9013      8001      3521      3199
dram[9]:       3312      3059      3134      2976      2824      2710      2635      2400      5577      5015     10125      9359      8481      8413      3549      3100
dram[10]:       3490      3469      3006      3095      2640      2934      2520      2804      5552      5438      9905     10676      8540      9399      3369      3405
dram[11]:       3318      3159      2872      3076      2632      2585      2532      2488      5176      5201      9367      9297      8336      8363      3233      3177
maximum mf latency per bank:
dram[0]:       1314      1233      1304      1218      1317      1244      1214      1240      1309      1232      1309      1207      1325      1252      1279      1158
dram[1]:       1184       951      1195       952      1215       985      1191      1046      1171       977      1151       962      1147       962      1101       960
dram[2]:       1133       989      1248      1001      1143      1037      1122       974      1151      1043      1237      1040      1198      1043      1208       970
dram[3]:       1151      1020      1185      1131      1135      1073      1180      1101      1151      1081      1125      1079      1167      1016      1137      1043
dram[4]:       1010      1147       977      1183       966      1176      1021      1227      1079      1205      1058      1204      1076      1255      1019      1214
dram[5]:       1214      1051      1301      1118      1254      1085      1178      1106      1202      1146      1272      1118      1244      1136      1180      1108
dram[6]:       1053       924      1062       951      1104       995      1069       885      1115       897      1078       885      1068       890      1094       880
dram[7]:       1258       970      1304      1009      1281       958      1272      1055      1323      1077      1246      1028      1264      1014      1196      1043
dram[8]:       1181       943      1172      1083      1149       981      1192      1067      1216       896      1180       987      1214      1051      1155       965
dram[9]:       1130       919      1076       939      1168       939      1185       945      1117       950      1150       882      1097       904      1144       879
dram[10]:       1122      1065      1096      1074      1060      1101      1048      1076      1097      1040      1066      1041      1077      1049      1034      1029
dram[11]:        998      1035       994       948       967      1004       998      1030      1007      1022      1044      1048       962       957       971       972
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463607 n_act=2004 n_pre=1988 n_ref_event=94363668859552 n_req=10543 n_rd=10265 n_rd_L2_A=0 n_write=0 n_wr_bk=1100 bw_util=0.04746
n_activity=110079 dram_eff=0.2065
bk0: 699a 472304i bk1: 717a 471879i bk2: 718a 472370i bk3: 707a 473328i bk4: 718a 472033i bk5: 729a 471265i bk6: 703a 467829i bk7: 687a 467648i bk8: 592a 471677i bk9: 604a 471352i bk10: 578a 473889i bk11: 590a 473239i bk12: 542a 474017i bk13: 559a 473562i bk14: 578a 473305i bk15: 544a 473510i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810775
Row_Buffer_Locality_read = 0.824355
Row_Buffer_Locality_write = 0.309353
Bank_Level_Parallism = 1.853246
Bank_Level_Parallism_Col = 0.673706
Bank_Level_Parallism_Ready = 1.330017
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047463 
total_CMD = 478902 
util_bw = 22730 
Wasted_Col = 27595 
Wasted_Row = 16719 
Idle = 411858 

BW Util Bottlenecks: 
RCDc_limit = 23342 
RCDWRc_limit = 1030 
WTRc_limit = 5158 
RTWc_limit = 3843 
CCDLc_limit = 6089 
rwq = 0 
CCDLc_limit_alone = 5460 
WTRc_limit_alone = 4825 
RTWc_limit_alone = 3547 

Commands details: 
total_CMD = 478902 
n_nop = 463607 
Read = 10265 
Write = 0 
L2_Alloc = 0 
L2_WB = 1100 
n_act = 2004 
n_pre = 1988 
n_ref = 94363668859552 
n_req = 10543 
total_req = 11365 

Dual Bus Interface Util: 
issued_total_row = 3992 
issued_total_col = 11365 
Row_Bus_Util =  0.008336 
CoL_Bus_Util = 0.023731 
Either_Row_CoL_Bus_Util = 0.031938 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.004054 
queue_avg = 0.204345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.204345
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463704 n_act=1965 n_pre=1949 n_ref_event=94363669719184 n_req=10529 n_rd=10252 n_rd_L2_A=0 n_write=0 n_wr_bk=1096 bw_util=0.04739
n_activity=107989 dram_eff=0.2102
bk0: 668a 472102i bk1: 725a 472011i bk2: 707a 472479i bk3: 694a 473045i bk4: 724a 472102i bk5: 728a 470797i bk6: 712a 466983i bk7: 682a 467414i bk8: 584a 472407i bk9: 579a 472346i bk10: 588a 473858i bk11: 581a 473728i bk12: 562a 473665i bk13: 588a 473564i bk14: 573a 473687i bk15: 557a 473383i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.814227
Row_Buffer_Locality_read = 0.826863
Row_Buffer_Locality_write = 0.346570
Bank_Level_Parallism = 1.873311
Bank_Level_Parallism_Col = 1.753160
Bank_Level_Parallism_Ready = 1.343794
write_to_read_ratio_blp_rw_average = 0.117141
GrpLevelPara = 1.516490 

BW Util details:
bwutil = 0.047392 
total_CMD = 478902 
util_bw = 22696 
Wasted_Col = 26766 
Wasted_Row = 16556 
Idle = 412884 

BW Util Bottlenecks: 
RCDc_limit = 22697 
RCDWRc_limit = 925 
WTRc_limit = 4718 
RTWc_limit = 3997 
CCDLc_limit = 5966 
rwq = 0 
CCDLc_limit_alone = 5354 
WTRc_limit_alone = 4420 
RTWc_limit_alone = 3683 

Commands details: 
total_CMD = 478902 
n_nop = 463704 
Read = 10252 
Write = 0 
L2_Alloc = 0 
L2_WB = 1096 
n_act = 1965 
n_pre = 1949 
n_ref = 94363669719184 
n_req = 10529 
total_req = 11348 

Dual Bus Interface Util: 
issued_total_row = 3914 
issued_total_col = 11348 
Row_Bus_Util =  0.008173 
CoL_Bus_Util = 0.023696 
Either_Row_CoL_Bus_Util = 0.031735 
Issued_on_Two_Bus_Simul_Util = 0.000134 
issued_two_Eff = 0.004211 
queue_avg = 0.227840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.22784
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463621 n_act=1988 n_pre=1972 n_ref_event=0 n_req=10566 n_rd=10288 n_rd_L2_A=0 n_write=0 n_wr_bk=1103 bw_util=0.04757
n_activity=108215 dram_eff=0.2105
bk0: 698a 471889i bk1: 724a 472212i bk2: 711a 472971i bk3: 718a 471738i bk4: 711a 472140i bk5: 734a 471654i bk6: 724a 467408i bk7: 691a 467929i bk8: 590a 472932i bk9: 596a 472994i bk10: 568a 474122i bk11: 562a 473979i bk12: 567a 473723i bk13: 566a 473672i bk14: 565a 473213i bk15: 563a 472742i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.812796
Row_Buffer_Locality_read = 0.826691
Row_Buffer_Locality_write = 0.298561
Bank_Level_Parallism = 1.844592
Bank_Level_Parallism_Col = 1.695410
Bank_Level_Parallism_Ready = 1.321777
write_to_read_ratio_blp_rw_average = 0.119280
GrpLevelPara = 1.499309 

BW Util details:
bwutil = 0.047571 
total_CMD = 478902 
util_bw = 22782 
Wasted_Col = 27190 
Wasted_Row = 16150 
Idle = 412780 

BW Util Bottlenecks: 
RCDc_limit = 23234 
RCDWRc_limit = 1050 
WTRc_limit = 4738 
RTWc_limit = 3533 
CCDLc_limit = 6094 
rwq = 0 
CCDLc_limit_alone = 5525 
WTRc_limit_alone = 4419 
RTWc_limit_alone = 3283 

Commands details: 
total_CMD = 478902 
n_nop = 463621 
Read = 10288 
Write = 0 
L2_Alloc = 0 
L2_WB = 1103 
n_act = 1988 
n_pre = 1972 
n_ref = 0 
n_req = 10566 
total_req = 11391 

Dual Bus Interface Util: 
issued_total_row = 3960 
issued_total_col = 11391 
Row_Bus_Util =  0.008269 
CoL_Bus_Util = 0.023786 
Either_Row_CoL_Bus_Util = 0.031908 
Issued_on_Two_Bus_Simul_Util = 0.000146 
issued_two_Eff = 0.004581 
queue_avg = 0.199648 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.199648
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463701 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10457 n_rd=10170 n_rd_L2_A=0 n_write=0 n_wr_bk=1132 bw_util=0.0472
n_activity=109337 dram_eff=0.2067
bk0: 713a 471990i bk1: 681a 472522i bk2: 718a 472401i bk3: 720a 471869i bk4: 741a 470608i bk5: 717a 471138i bk6: 697a 467044i bk7: 707a 466906i bk8: 559a 473116i bk9: 584a 472277i bk10: 546a 474234i bk11: 559a 474140i bk12: 562a 474142i bk13: 549a 474425i bk14: 566a 473250i bk15: 551a 473619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.809984
Row_Buffer_Locality_read = 0.824189
Row_Buffer_Locality_write = 0.306620
Bank_Level_Parallism = 1.859668
Bank_Level_Parallism_Col = 1.726879
Bank_Level_Parallism_Ready = 1.345442
write_to_read_ratio_blp_rw_average = 0.127241
GrpLevelPara = 1.518783 

BW Util details:
bwutil = 0.047200 
total_CMD = 478902 
util_bw = 22604 
Wasted_Col = 27125 
Wasted_Row = 16755 
Idle = 412418 

BW Util Bottlenecks: 
RCDc_limit = 23099 
RCDWRc_limit = 1002 
WTRc_limit = 4264 
RTWc_limit = 4036 
CCDLc_limit = 5651 
rwq = 0 
CCDLc_limit_alone = 5106 
WTRc_limit_alone = 4058 
RTWc_limit_alone = 3697 

Commands details: 
total_CMD = 478902 
n_nop = 463701 
Read = 10170 
Write = 0 
L2_Alloc = 0 
L2_WB = 1132 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10457 
total_req = 11302 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11302 
Row_Bus_Util =  0.008298 
CoL_Bus_Util = 0.023600 
Either_Row_CoL_Bus_Util = 0.031741 
Issued_on_Two_Bus_Simul_Util = 0.000157 
issued_two_Eff = 0.004934 
queue_avg = 0.217838 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=34 avg=0.217838
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463414 n_act=2055 n_pre=2039 n_ref_event=0 n_req=10623 n_rd=10332 n_rd_L2_A=0 n_write=0 n_wr_bk=1145 bw_util=0.04793
n_activity=110973 dram_eff=0.2068
bk0: 712a 471709i bk1: 698a 472478i bk2: 729a 472796i bk3: 704a 473365i bk4: 752a 470045i bk5: 748a 470556i bk6: 685a 467850i bk7: 742a 466570i bk8: 572a 472171i bk9: 588a 471641i bk10: 593a 474189i bk11: 576a 474279i bk12: 570a 473454i bk13: 557a 473390i bk14: 544a 472925i bk15: 562a 472955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807211
Row_Buffer_Locality_read = 0.821235
Row_Buffer_Locality_write = 0.309278
Bank_Level_Parallism = 1.877179
Bank_Level_Parallism_Col = 1.730167
Bank_Level_Parallism_Ready = 1.314180
write_to_read_ratio_blp_rw_average = 0.126607
GrpLevelPara = 1.503208 

BW Util details:
bwutil = 0.047930 
total_CMD = 478902 
util_bw = 22954 
Wasted_Col = 27914 
Wasted_Row = 16895 
Idle = 411139 

BW Util Bottlenecks: 
RCDc_limit = 23846 
RCDWRc_limit = 1034 
WTRc_limit = 4664 
RTWc_limit = 4418 
CCDLc_limit = 6391 
rwq = 0 
CCDLc_limit_alone = 5608 
WTRc_limit_alone = 4246 
RTWc_limit_alone = 4053 

Commands details: 
total_CMD = 478902 
n_nop = 463414 
Read = 10332 
Write = 0 
L2_Alloc = 0 
L2_WB = 1145 
n_act = 2055 
n_pre = 2039 
n_ref = 0 
n_req = 10623 
total_req = 11477 

Dual Bus Interface Util: 
issued_total_row = 4094 
issued_total_col = 11477 
Row_Bus_Util =  0.008549 
CoL_Bus_Util = 0.023965 
Either_Row_CoL_Bus_Util = 0.032341 
Issued_on_Two_Bus_Simul_Util = 0.000173 
issued_two_Eff = 0.005359 
queue_avg = 0.227197 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.227197
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463645 n_act=2023 n_pre=2007 n_ref_event=0 n_req=10483 n_rd=10208 n_rd_L2_A=0 n_write=0 n_wr_bk=1093 bw_util=0.0472
n_activity=110156 dram_eff=0.2052
bk0: 681a 472399i bk1: 697a 471055i bk2: 709a 472337i bk3: 726a 472442i bk4: 716a 471642i bk5: 728a 470573i bk6: 720a 467231i bk7: 725a 466900i bk8: 580a 471678i bk9: 564a 472456i bk10: 554a 474033i bk11: 565a 474603i bk12: 561a 474046i bk13: 554a 474525i bk14: 561a 473397i bk15: 567a 473020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807975
Row_Buffer_Locality_read = 0.821317
Row_Buffer_Locality_write = 0.312727
Bank_Level_Parallism = 1.863016
Bank_Level_Parallism_Col = 1.004582
Bank_Level_Parallism_Ready = 1.380342
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.047195 
total_CMD = 478902 
util_bw = 22602 
Wasted_Col = 27347 
Wasted_Row = 17163 
Idle = 411790 

BW Util Bottlenecks: 
RCDc_limit = 23621 
RCDWRc_limit = 1008 
WTRc_limit = 4382 
RTWc_limit = 3744 
CCDLc_limit = 5691 
rwq = 0 
CCDLc_limit_alone = 5154 
WTRc_limit_alone = 4117 
RTWc_limit_alone = 3472 

Commands details: 
total_CMD = 478902 
n_nop = 463645 
Read = 10208 
Write = 0 
L2_Alloc = 0 
L2_WB = 1093 
n_act = 2023 
n_pre = 2007 
n_ref = 0 
n_req = 10483 
total_req = 11301 

Dual Bus Interface Util: 
issued_total_row = 4030 
issued_total_col = 11301 
Row_Bus_Util =  0.008415 
CoL_Bus_Util = 0.023598 
Either_Row_CoL_Bus_Util = 0.031858 
Issued_on_Two_Bus_Simul_Util = 0.000155 
issued_two_Eff = 0.004850 
queue_avg = 0.237481 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=47 avg=0.237481
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463231 n_act=2126 n_pre=2110 n_ref_event=4568229571824690154 n_req=10639 n_rd=10348 n_rd_L2_A=0 n_write=0 n_wr_bk=1149 bw_util=0.04801
n_activity=114441 dram_eff=0.2009
bk0: 720a 472198i bk1: 706a 472324i bk2: 710a 472086i bk3: 718a 472228i bk4: 741a 471484i bk5: 755a 470842i bk6: 745a 466501i bk7: 722a 467463i bk8: 592a 471990i bk9: 563a 472381i bk10: 555a 474049i bk11: 563a 473687i bk12: 559a 473757i bk13: 543a 473919i bk14: 565a 473105i bk15: 591a 471981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801109
Row_Buffer_Locality_read = 0.815906
Row_Buffer_Locality_write = 0.274914
Bank_Level_Parallism = 1.822201
Bank_Level_Parallism_Col = 1.675637
Bank_Level_Parallism_Ready = 1.304322
write_to_read_ratio_blp_rw_average = 0.119070
GrpLevelPara = 1.472027 

BW Util details:
bwutil = 0.048014 
total_CMD = 478902 
util_bw = 22994 
Wasted_Col = 28948 
Wasted_Row = 17968 
Idle = 408992 

BW Util Bottlenecks: 
RCDc_limit = 24868 
RCDWRc_limit = 1108 
WTRc_limit = 5141 
RTWc_limit = 3883 
CCDLc_limit = 6302 
rwq = 0 
CCDLc_limit_alone = 5685 
WTRc_limit_alone = 4809 
RTWc_limit_alone = 3598 

Commands details: 
total_CMD = 478902 
n_nop = 463231 
Read = 10348 
Write = 0 
L2_Alloc = 0 
L2_WB = 1149 
n_act = 2126 
n_pre = 2110 
n_ref = 4568229571824690154 
n_req = 10639 
total_req = 11497 

Dual Bus Interface Util: 
issued_total_row = 4236 
issued_total_col = 11497 
Row_Bus_Util =  0.008845 
CoL_Bus_Util = 0.024007 
Either_Row_CoL_Bus_Util = 0.032723 
Issued_on_Two_Bus_Simul_Util = 0.000129 
issued_two_Eff = 0.003956 
queue_avg = 0.208705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.208705
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463439 n_act=2058 n_pre=2042 n_ref_event=0 n_req=10611 n_rd=10331 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04778
n_activity=110142 dram_eff=0.2078
bk0: 717a 472280i bk1: 677a 472366i bk2: 726a 472595i bk3: 723a 472475i bk4: 715a 471271i bk5: 740a 471709i bk6: 697a 467528i bk7: 715a 466613i bk8: 613a 471690i bk9: 585a 472307i bk10: 568a 474368i bk11: 571a 473775i bk12: 586a 473225i bk13: 539a 473647i bk14: 584a 473179i bk15: 575a 472221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.807087
Row_Buffer_Locality_read = 0.821121
Row_Buffer_Locality_write = 0.289286
Bank_Level_Parallism = 1.877975
Bank_Level_Parallism_Col = 1.715393
Bank_Level_Parallism_Ready = 1.311758
write_to_read_ratio_blp_rw_average = 0.124935
GrpLevelPara = 1.506824 

BW Util details:
bwutil = 0.047784 
total_CMD = 478902 
util_bw = 22884 
Wasted_Col = 27525 
Wasted_Row = 16885 
Idle = 411608 

BW Util Bottlenecks: 
RCDc_limit = 23691 
RCDWRc_limit = 1062 
WTRc_limit = 4447 
RTWc_limit = 4099 
CCDLc_limit = 6000 
rwq = 0 
CCDLc_limit_alone = 5425 
WTRc_limit_alone = 4226 
RTWc_limit_alone = 3745 

Commands details: 
total_CMD = 478902 
n_nop = 463439 
Read = 10331 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2058 
n_pre = 2042 
n_ref = 0 
n_req = 10611 
total_req = 11442 

Dual Bus Interface Util: 
issued_total_row = 4100 
issued_total_col = 11442 
Row_Bus_Util =  0.008561 
CoL_Bus_Util = 0.023892 
Either_Row_CoL_Bus_Util = 0.032288 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.005109 
queue_avg = 0.216930 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=36 avg=0.21693
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463501 n_act=2046 n_pre=2030 n_ref_event=0 n_req=10550 n_rd=10261 n_rd_L2_A=0 n_write=0 n_wr_bk=1143 bw_util=0.04763
n_activity=111175 dram_eff=0.2052
bk0: 675a 472962i bk1: 687a 472565i bk2: 711a 472660i bk3: 709a 472665i bk4: 760a 470713i bk5: 717a 471756i bk6: 701a 468291i bk7: 714a 466727i bk8: 594a 471545i bk9: 589a 472347i bk10: 557a 473935i bk11: 584a 474162i bk12: 561a 473033i bk13: 574a 473596i bk14: 559a 473152i bk15: 569a 473043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806919
Row_Buffer_Locality_read = 0.820583
Row_Buffer_Locality_write = 0.321799
Bank_Level_Parallism = 1.825379
Bank_Level_Parallism_Col = 1.676168
Bank_Level_Parallism_Ready = 1.300948
write_to_read_ratio_blp_rw_average = 0.121561
GrpLevelPara = 1.489303 

BW Util details:
bwutil = 0.047626 
total_CMD = 478902 
util_bw = 22808 
Wasted_Col = 28068 
Wasted_Row = 17091 
Idle = 410935 

BW Util Bottlenecks: 
RCDc_limit = 23977 
RCDWRc_limit = 1031 
WTRc_limit = 5214 
RTWc_limit = 3955 
CCDLc_limit = 6010 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 4843 
RTWc_limit_alone = 3662 

Commands details: 
total_CMD = 478902 
n_nop = 463501 
Read = 10261 
Write = 0 
L2_Alloc = 0 
L2_WB = 1143 
n_act = 2046 
n_pre = 2030 
n_ref = 0 
n_req = 10550 
total_req = 11404 

Dual Bus Interface Util: 
issued_total_row = 4076 
issued_total_col = 11404 
Row_Bus_Util =  0.008511 
CoL_Bus_Util = 0.023813 
Either_Row_CoL_Bus_Util = 0.032159 
Issued_on_Two_Bus_Simul_Util = 0.000165 
issued_two_Eff = 0.005130 
queue_avg = 0.194418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.194418
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463456 n_act=2077 n_pre=2061 n_ref_event=0 n_req=10557 n_rd=10277 n_rd_L2_A=0 n_write=0 n_wr_bk=1111 bw_util=0.04756
n_activity=110311 dram_eff=0.2065
bk0: 691a 471519i bk1: 706a 472227i bk2: 716a 472864i bk3: 725a 473022i bk4: 713a 471180i bk5: 731a 471183i bk6: 707a 466647i bk7: 726a 466297i bk8: 578a 472227i bk9: 601a 472412i bk10: 563a 473577i bk11: 580a 473362i bk12: 559a 472974i bk13: 552a 473335i bk14: 563a 473925i bk15: 566a 473175i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.804490
Row_Buffer_Locality_read = 0.818819
Row_Buffer_Locality_write = 0.278571
Bank_Level_Parallism = 1.883342
Bank_Level_Parallism_Col = 1.730917
Bank_Level_Parallism_Ready = 1.319132
write_to_read_ratio_blp_rw_average = 0.122229
GrpLevelPara = 1.530315 

BW Util details:
bwutil = 0.047559 
total_CMD = 478902 
util_bw = 22776 
Wasted_Col = 27875 
Wasted_Row = 17132 
Idle = 411119 

BW Util Bottlenecks: 
RCDc_limit = 24060 
RCDWRc_limit = 1065 
WTRc_limit = 5398 
RTWc_limit = 4220 
CCDLc_limit = 6051 
rwq = 0 
CCDLc_limit_alone = 5363 
WTRc_limit_alone = 5034 
RTWc_limit_alone = 3896 

Commands details: 
total_CMD = 478902 
n_nop = 463456 
Read = 10277 
Write = 0 
L2_Alloc = 0 
L2_WB = 1111 
n_act = 2077 
n_pre = 2061 
n_ref = 0 
n_req = 10557 
total_req = 11388 

Dual Bus Interface Util: 
issued_total_row = 4138 
issued_total_col = 11388 
Row_Bus_Util =  0.008641 
CoL_Bus_Util = 0.023779 
Either_Row_CoL_Bus_Util = 0.032253 
Issued_on_Two_Bus_Simul_Util = 0.000167 
issued_two_Eff = 0.005179 
queue_avg = 0.222190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=33 avg=0.22219
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463654 n_act=1995 n_pre=1979 n_ref_event=0 n_req=10478 n_rd=10187 n_rd_L2_A=0 n_write=0 n_wr_bk=1155 bw_util=0.04737
n_activity=109000 dram_eff=0.2081
bk0: 683a 472770i bk1: 697a 472013i bk2: 723a 472800i bk3: 732a 473111i bk4: 730a 471058i bk5: 718a 471399i bk6: 687a 467419i bk7: 684a 467313i bk8: 567a 473407i bk9: 602a 472454i bk10: 570a 473691i bk11: 547a 474717i bk12: 565a 473594i bk13: 549a 474533i bk14: 558a 472915i bk15: 575a 472652i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.810651
Row_Buffer_Locality_read = 0.824090
Row_Buffer_Locality_write = 0.340206
Bank_Level_Parallism = 1.822620
Bank_Level_Parallism_Col = 1.678281
Bank_Level_Parallism_Ready = 1.265914
write_to_read_ratio_blp_rw_average = 0.122143
GrpLevelPara = 1.473878 

BW Util details:
bwutil = 0.047367 
total_CMD = 478902 
util_bw = 22684 
Wasted_Col = 27227 
Wasted_Row = 16640 
Idle = 412351 

BW Util Bottlenecks: 
RCDc_limit = 23221 
RCDWRc_limit = 1082 
WTRc_limit = 4477 
RTWc_limit = 3957 
CCDLc_limit = 6039 
rwq = 0 
CCDLc_limit_alone = 5300 
WTRc_limit_alone = 4107 
RTWc_limit_alone = 3588 

Commands details: 
total_CMD = 478902 
n_nop = 463654 
Read = 10187 
Write = 0 
L2_Alloc = 0 
L2_WB = 1155 
n_act = 1995 
n_pre = 1979 
n_ref = 0 
n_req = 10478 
total_req = 11342 

Dual Bus Interface Util: 
issued_total_row = 3974 
issued_total_col = 11342 
Row_Bus_Util =  0.008298 
CoL_Bus_Util = 0.023683 
Either_Row_CoL_Bus_Util = 0.031840 
Issued_on_Two_Bus_Simul_Util = 0.000142 
issued_two_Eff = 0.004460 
queue_avg = 0.204050 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=38 avg=0.20405
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=478902 n_nop=463160 n_act=2100 n_pre=2084 n_ref_event=0 n_req=10746 n_rd=10440 n_rd_L2_A=0 n_write=0 n_wr_bk=1204 bw_util=0.04863
n_activity=111665 dram_eff=0.2086
bk0: 692a 472238i bk1: 718a 472201i bk2: 734a 472543i bk3: 705a 473594i bk4: 745a 469846i bk5: 754a 470228i bk6: 713a 466695i bk7: 697a 467589i bk8: 612a 471750i bk9: 596a 471508i bk10: 595a 473719i bk11: 578a 473556i bk12: 568a 472915i bk13: 566a 473396i bk14: 595a 472495i bk15: 572a 472224i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.805509
Row_Buffer_Locality_read = 0.819828
Row_Buffer_Locality_write = 0.316993
Bank_Level_Parallism = 1.915201
Bank_Level_Parallism_Col = 1.772928
Bank_Level_Parallism_Ready = 1.385002
write_to_read_ratio_blp_rw_average = 0.122925
GrpLevelPara = 1.528255 

BW Util details:
bwutil = 0.048628 
total_CMD = 478902 
util_bw = 23288 
Wasted_Col = 28351 
Wasted_Row = 16963 
Idle = 410300 

BW Util Bottlenecks: 
RCDc_limit = 24244 
RCDWRc_limit = 1086 
WTRc_limit = 4929 
RTWc_limit = 4157 
CCDLc_limit = 6163 
rwq = 0 
CCDLc_limit_alone = 5481 
WTRc_limit_alone = 4570 
RTWc_limit_alone = 3834 

Commands details: 
total_CMD = 478902 
n_nop = 463160 
Read = 10440 
Write = 0 
L2_Alloc = 0 
L2_WB = 1204 
n_act = 2100 
n_pre = 2084 
n_ref = 0 
n_req = 10746 
total_req = 11644 

Dual Bus Interface Util: 
issued_total_row = 4184 
issued_total_col = 11644 
Row_Bus_Util =  0.008737 
CoL_Bus_Util = 0.024314 
Either_Row_CoL_Bus_Util = 0.032871 
Issued_on_Two_Bus_Simul_Util = 0.000180 
issued_two_Eff = 0.005463 
queue_avg = 0.233898 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=39 avg=0.233898

========= L2 cache stats =========
L2_cache_bank[0]: Access = 69591, Miss = 10200, Miss_rate = 0.147, Pending_hits = 83, Reservation_fails = 0
L2_cache_bank[1]: Access = 61628, Miss = 5400, Miss_rate = 0.088, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[2]: Access = 61560, Miss = 5370, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[3]: Access = 61310, Miss = 5326, Miss_rate = 0.087, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[4]: Access = 61551, Miss = 5353, Miss_rate = 0.087, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[5]: Access = 61600, Miss = 5467, Miss_rate = 0.089, Pending_hits = 58, Reservation_fails = 0
L2_cache_bank[6]: Access = 61370, Miss = 5360, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 61270, Miss = 5297, Miss_rate = 0.086, Pending_hits = 12, Reservation_fails = 0
L2_cache_bank[8]: Access = 61958, Miss = 5501, Miss_rate = 0.089, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[9]: Access = 62242, Miss = 5437, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[10]: Access = 62016, Miss = 5318, Miss_rate = 0.086, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[11]: Access = 61877, Miss = 5394, Miss_rate = 0.087, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[12]: Access = 62226, Miss = 5471, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[13]: Access = 62011, Miss = 5568, Miss_rate = 0.090, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[14]: Access = 62275, Miss = 5506, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[15]: Access = 62324, Miss = 5374, Miss_rate = 0.086, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[16]: Access = 61235, Miss = 5400, Miss_rate = 0.088, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[17]: Access = 61321, Miss = 5430, Miss_rate = 0.089, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[18]: Access = 61096, Miss = 5324, Miss_rate = 0.087, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[19]: Access = 61220, Miss = 5484, Miss_rate = 0.090, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[20]: Access = 60831, Miss = 5310, Miss_rate = 0.087, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[21]: Access = 61713, Miss = 5362, Miss_rate = 0.087, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[22]: Access = 61456, Miss = 5572, Miss_rate = 0.091, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[23]: Access = 61698, Miss = 5460, Miss_rate = 0.088, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 1487379
L2_total_cache_misses = 134684
L2_total_cache_miss_rate = 0.0906
L2_total_cache_pending_hits = 417
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1068210
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 44628
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 78705
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 26
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 284016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 22
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 9917
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 52
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 260
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 18
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1191652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 336
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.211
L2_cache_fill_port_util = 0.019

icnt_total_pkts_mem_to_simt=1487379
icnt_total_pkts_simt_to_mem=1487113
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.08716
	minimum = 5
	maximum = 8
Network latency average = 5.08716
	minimum = 5
	maximum = 8
Slowest packet = 2970414
Flit latency average = 5.08716
	minimum = 5
	maximum = 8
Slowest flit = 2970414
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0934861
	minimum = 0.0728534 (at node 22)
	maximum = 0.138768 (at node 5)
Accepted packet rate average = 0.0934861
	minimum = 0.0728534 (at node 22)
	maximum = 0.138768 (at node 5)
Injected flit rate average = 0.0934861
	minimum = 0.0728534 (at node 22)
	maximum = 0.138768 (at node 5)
Accepted flit rate average= 0.0934861
	minimum = 0.0728534 (at node 22)
	maximum = 0.138768 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 41.322 (20 samples)
	minimum = 5 (20 samples)
	maximum = 189.5 (20 samples)
Network latency average = 26.9235 (20 samples)
	minimum = 5 (20 samples)
	maximum = 108.8 (20 samples)
Flit latency average = 26.9235 (20 samples)
	minimum = 5 (20 samples)
	maximum = 108.8 (20 samples)
Fragmentation average = 0 (20 samples)
	minimum = 0 (20 samples)
	maximum = 0 (20 samples)
Injected packet rate average = 0.146952 (20 samples)
	minimum = 0.104602 (20 samples)
	maximum = 0.355648 (20 samples)
Accepted packet rate average = 0.146952 (20 samples)
	minimum = 0.104602 (20 samples)
	maximum = 0.355957 (20 samples)
Injected flit rate average = 0.146952 (20 samples)
	minimum = 0.104602 (20 samples)
	maximum = 0.355648 (20 samples)
Accepted flit rate average = 0.146952 (20 samples)
	minimum = 0.104602 (20 samples)
	maximum = 0.355957 (20 samples)
Injected packet size average = 1 (20 samples)
Accepted packet size average = 1 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 48 sec (108 sec)
gpgpu_simulation_rate = 284850 (inst/sec)
gpgpu_simulation_rate = 2471 (cycle/sec)
gpgpu_silicon_slowdown = 338729x
Kernel Executed 10 times
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
