Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/hp/Documents/eda/fpadp/tb_final_isim_beh.exe -prj C:/Users/hp/Documents/eda/fpadp/tb_final_beh.prj tb_final 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/hp/Documents/eda/fpadp/CMP.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/fpadp/sec.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/fpadp/norm.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/fpadp/CMP8.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/fpadp/datapath.vhd" into library work
Parsing VHDL file "C:/Users/hp/Documents/eda/fpadp/tb_final.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package numeric_std
Compiling package textio
Compiling package std_logic_textio
Compiling package math_real
Compiling package math_complex
Compiling architecture behavioral of entity CMP [cmp_default]
Compiling architecture behavioral of entity CMP8 [cmp8_default]
Compiling architecture behavioral of entity normalization [normalization_default]
Compiling architecture behavioral of entity sec [sec_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavior of entity tb_final
Time Resolution for simulation is 1ps.
Waiting for 5 sub-compilation(s) to finish...
Compiled 20 VHDL Units
Built simulation executable C:/Users/hp/Documents/eda/fpadp/tb_final_isim_beh.exe
Fuse Memory Usage: 36872 KB
Fuse CPU Usage: 968 ms
