Output for test 104: jsr, jsrr
Assembly:

.orig x3000

lea r0 next     ; 0x3000
jsrr r0         ; 0x3002
halt            ; 0x3004
next jsr label  ; 0x3006
halt            ; 0x3008
label nop       ; 0x300A
jsr final       ; 0x300C
final nop       ; 0x300E
halt            ; 0x3010

.end

; R7 = 0x3012

START SIMULATOR OUTPUT

LC-3b Simulator

Loading Control Store from file: ucode

Read 9 words from program into memory.

LC-3b-SIM> 
Simulating...

Simulator halted

LC-3b-SIM> 

Current architectural state :
-------------------------------------
Cycle Count : 32
PC          : 0x0002
CCs: N = 0  Z = 1  P = 0
Registers:
0: 0x3006
1: 0x0000
2: 0x0000
3: 0x0000
4: 0x0000
5: 0x0000
6: 0x0000
7: 0x3012

LC-3b-SIM> 
Bye.
