Classic Timing Analyzer report for lab08
Wed Mar 09 17:16:42 2011
Quartus II Version 10.0 Build 218 06/27/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'SW[4]'
  8. Clock Setup: 'SW[3]'
  9. Clock Setup: 'SW[2]'
 10. Clock Setup: 'SW[1]'
 11. Clock Setup: 'CLOCK_50'
 12. Clock Setup: 'SW[0]'
 13. Clock Hold: 'SW[3]'
 14. Clock Hold: 'SW[2]'
 15. Clock Hold: 'SW[1]'
 16. Clock Hold: 'CLOCK_50'
 17. Clock Hold: 'SW[0]'
 18. tsu
 19. tco
 20. tpd
 21. th
 22. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+-----------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From           ; To              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+-----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.846 ns                         ; SW[17]         ; Counter_Out[15] ; --         ; SW[4]    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 55.109 ns                        ; Count1_Out[2]  ; HEX1[1]         ; CLOCK_50   ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 10.791 ns                        ; SW[0]          ; GPIO_0[33]      ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 40.874 ns                        ; SW[17]         ; Counter_Out[5]  ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 23.55 MHz ( period = 42.470 ns ) ; Counter_Out[0] ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Setup: 'SW[1]'         ; N/A                                      ; None          ; 211.19 MHz ( period = 4.735 ns ) ; Counter_Out[0] ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; 0            ;
; Clock Setup: 'SW[3]'         ; N/A                                      ; None          ; 237.64 MHz ( period = 4.208 ns ) ; Counter_Out[0] ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; 0            ;
; Clock Setup: 'SW[0]'         ; N/A                                      ; None          ; 245.70 MHz ( period = 4.070 ns ) ; Counter_Out[0] ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; 0            ;
; Clock Setup: 'SW[2]'         ; N/A                                      ; None          ; 255.62 MHz ( period = 3.912 ns ) ; Counter_Out[0] ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; 0            ;
; Clock Setup: 'SW[4]'         ; N/A                                      ; None          ; 294.20 MHz ( period = 3.399 ns ) ; Counter_Out[0] ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Count1_Out[0]  ; Count1_Out[0]   ; CLOCK_50   ; CLOCK_50 ; 283          ;
; Clock Hold: 'SW[1]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Count1_Out[0]  ; Count1_Out[0]   ; SW[1]      ; SW[1]    ; 82           ;
; Clock Hold: 'SW[3]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Count1_Out[0]  ; Count1_Out[0]   ; SW[3]      ; SW[3]    ; 18           ;
; Clock Hold: 'SW[0]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Count1_Out[0]  ; Count1_Out[0]   ; SW[0]      ; SW[0]    ; 8            ;
; Clock Hold: 'SW[2]'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Count1_Out[0]  ; Count1_Out[0]   ; SW[2]      ; SW[2]    ; 3            ;
; Total number of failed paths ;                                          ;               ;                                  ;                ;                 ;            ;          ; 394          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+-----------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW[4]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[3]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[2]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[1]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SW[0]           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[4]'                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; Counter_Out[0]  ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; Counter_Out[0]  ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 294.20 MHz ( period = 3.399 ns )                    ; Counter_Out[0]  ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; Counter_Out[0]  ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; Counter_Out[0]  ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 296.74 MHz ( period = 3.370 ns )                    ; Counter_Out[0]  ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 311.72 MHz ( period = 3.208 ns )                    ; Counter_Out[0]  ; Count0_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 318.78 MHz ( period = 3.137 ns )                    ; Counter_Out[0]  ; Count0_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 326.16 MHz ( period = 3.066 ns )                    ; Counter_Out[0]  ; Count0_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 340.83 MHz ( period = 2.934 ns )                    ; Count2_Out[1]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 340.83 MHz ( period = 2.934 ns )                    ; Count2_Out[1]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 340.83 MHz ( period = 2.934 ns )                    ; Count2_Out[1]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; Count2_Out[2]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; Count2_Out[2]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; Count2_Out[2]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; Counter_Out[0]  ; Count1_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; Counter_Out[0]  ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; Counter_Out[0]  ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 361.14 MHz ( period = 2.769 ns )                    ; Count1_Out[1]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 361.14 MHz ( period = 2.769 ns )                    ; Count1_Out[1]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 361.14 MHz ( period = 2.769 ns )                    ; Count1_Out[1]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; Count1_Out[1]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; Count1_Out[1]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; Count1_Out[1]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 371.20 MHz ( period = 2.694 ns )                    ; Count2_Out[0]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 371.20 MHz ( period = 2.694 ns )                    ; Count2_Out[0]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 371.20 MHz ( period = 2.694 ns )                    ; Count2_Out[0]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 376.22 MHz ( period = 2.658 ns )                    ; Count0_Out[3]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 376.22 MHz ( period = 2.658 ns )                    ; Count0_Out[3]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 376.22 MHz ( period = 2.658 ns )                    ; Count0_Out[3]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 377.79 MHz ( period = 2.647 ns )                    ; Count2_Out[1]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; Counter_Out[1]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 380.37 MHz ( period = 2.629 ns )                    ; Count0_Out[3]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 380.37 MHz ( period = 2.629 ns )                    ; Count0_Out[3]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 380.37 MHz ( period = 2.629 ns )                    ; Count0_Out[3]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; Count2_Out[3]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; Count2_Out[3]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 385.80 MHz ( period = 2.592 ns )                    ; Count2_Out[3]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 388.20 MHz ( period = 2.576 ns )                    ; Count2_Out[1]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 389.41 MHz ( period = 2.568 ns )                    ; Counter_Out[1]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 389.56 MHz ( period = 2.567 ns )                    ; Count1_Out[0]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 389.56 MHz ( period = 2.567 ns )                    ; Count1_Out[0]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 389.56 MHz ( period = 2.567 ns )                    ; Count1_Out[0]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; Count1_Out[0]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; Count1_Out[0]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 393.39 MHz ( period = 2.542 ns )                    ; Count1_Out[0]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 395.26 MHz ( period = 2.530 ns )                    ; Count2_Out[2]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 400.32 MHz ( period = 2.498 ns )                    ; Counter_Out[0]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 400.48 MHz ( period = 2.497 ns )                    ; Counter_Out[1]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; Count3_Out[3]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 405.35 MHz ( period = 2.467 ns )                    ; Count0_Out[3]   ; Count0_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 406.34 MHz ( period = 2.461 ns )                    ; Count1_Out[2]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 406.34 MHz ( period = 2.461 ns )                    ; Count1_Out[2]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 406.34 MHz ( period = 2.461 ns )                    ; Count1_Out[2]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 406.67 MHz ( period = 2.459 ns )                    ; Count2_Out[2]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 410.34 MHz ( period = 2.437 ns )                    ; Count0_Out[1]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 410.34 MHz ( period = 2.437 ns )                    ; Count0_Out[1]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 410.34 MHz ( period = 2.437 ns )                    ; Count0_Out[1]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 410.51 MHz ( period = 2.436 ns )                    ; Count1_Out[2]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 410.51 MHz ( period = 2.436 ns )                    ; Count1_Out[2]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 410.51 MHz ( period = 2.436 ns )                    ; Count1_Out[2]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; Counter_Out[0]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 412.20 MHz ( period = 2.426 ns )                    ; Counter_Out[1]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 413.91 MHz ( period = 2.416 ns )                    ; Count1_Out[1]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 415.11 MHz ( period = 2.409 ns )                    ; Counter_Out[0]  ; Count1_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 415.11 MHz ( period = 2.409 ns )                    ; Counter_Out[0]  ; Count2_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; Count0_Out[1]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; Count0_Out[1]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; Count0_Out[1]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 415.28 MHz ( period = 2.408 ns )                    ; Counter_Out[0]  ; Count3_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 415.45 MHz ( period = 2.407 ns )                    ; Count2_Out[0]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 416.49 MHz ( period = 2.401 ns )                    ; Count3_Out[3]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 417.36 MHz ( period = 2.396 ns )                    ; Count0_Out[3]   ; Count0_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[1]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[0]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[3]   ; Count0_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[3]   ; Count2_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count0_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[1]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[3]   ; Count2_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[0]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[1]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[2]   ; Count3_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count0_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count0_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[1]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[0]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[2]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[2]   ; Count3_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count0_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count0_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[2]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[3]   ; Count1_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[3]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[3]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[2]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count0_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[1]   ; Count3_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[1]   ; Count1_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[1]   ; Count2_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[1]   ; Count3_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[0]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[3]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[3]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[8]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[2]   ; Count3_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count1_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[3]   ; Count2_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[8]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[12] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count1_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count1_Out[2]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count1_Out[3]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[6]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[4]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[9]  ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count1_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count2_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[0]   ; Count3_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[9]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[10] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count3_Out[0]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[8]  ; Counter_Out[13] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[10] ; Counter_Out[15] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[11] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[7]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[5]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[3]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[9]  ; Counter_Out[14] ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[1]   ; Count3_Out[1]   ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[8]  ; SW[4]      ; SW[4]    ; None                        ; None                      ; 1.471 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[3]'                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; Counter_Out[0]  ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; Counter_Out[0]  ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 237.64 MHz ( period = 4.208 ns )                    ; Counter_Out[0]  ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 239.29 MHz ( period = 4.179 ns )                    ; Counter_Out[0]  ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 239.29 MHz ( period = 4.179 ns )                    ; Counter_Out[0]  ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 239.29 MHz ( period = 4.179 ns )                    ; Counter_Out[0]  ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 248.94 MHz ( period = 4.017 ns )                    ; Counter_Out[0]  ; Count0_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 253.42 MHz ( period = 3.946 ns )                    ; Counter_Out[0]  ; Count0_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 258.06 MHz ( period = 3.875 ns )                    ; Counter_Out[0]  ; Count0_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; Count2_Out[1]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; Count2_Out[1]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; Count2_Out[1]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 275.79 MHz ( period = 3.626 ns )                    ; Count2_Out[2]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 275.79 MHz ( period = 3.626 ns )                    ; Count2_Out[2]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 275.79 MHz ( period = 3.626 ns )                    ; Count2_Out[2]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; Counter_Out[0]  ; Count1_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; Counter_Out[0]  ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; Counter_Out[0]  ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; Count1_Out[1]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; Count1_Out[1]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 279.49 MHz ( period = 3.578 ns )                    ; Count1_Out[1]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; Count1_Out[1]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; Count1_Out[1]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; Count1_Out[1]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; Count2_Out[0]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; Count2_Out[0]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; Count2_Out[0]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; Count0_Out[3]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; Count0_Out[3]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 288.43 MHz ( period = 3.467 ns )                    ; Count0_Out[3]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 289.35 MHz ( period = 3.456 ns )                    ; Count2_Out[1]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 290.02 MHz ( period = 3.448 ns )                    ; Counter_Out[1]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; Count0_Out[3]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; Count0_Out[3]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 290.87 MHz ( period = 3.438 ns )                    ; Count0_Out[3]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; Count2_Out[3]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; Count2_Out[3]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 294.03 MHz ( period = 3.401 ns )                    ; Count2_Out[3]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 295.42 MHz ( period = 3.385 ns )                    ; Count2_Out[1]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 296.12 MHz ( period = 3.377 ns )                    ; Counter_Out[1]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; Count1_Out[0]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; Count1_Out[0]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; Count1_Out[0]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; Count1_Out[0]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; Count1_Out[0]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 298.42 MHz ( period = 3.351 ns )                    ; Count1_Out[0]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 299.49 MHz ( period = 3.339 ns )                    ; Count2_Out[2]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 302.39 MHz ( period = 3.307 ns )                    ; Counter_Out[0]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 302.48 MHz ( period = 3.306 ns )                    ; Counter_Out[1]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 304.79 MHz ( period = 3.281 ns )                    ; Count3_Out[3]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 305.25 MHz ( period = 3.276 ns )                    ; Count0_Out[3]   ; Count0_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; Count1_Out[2]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; Count1_Out[2]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 305.81 MHz ( period = 3.270 ns )                    ; Count1_Out[2]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 306.00 MHz ( period = 3.268 ns )                    ; Count2_Out[2]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; Count0_Out[1]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; Count0_Out[1]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 308.07 MHz ( period = 3.246 ns )                    ; Count0_Out[1]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 308.17 MHz ( period = 3.245 ns )                    ; Count1_Out[2]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 308.17 MHz ( period = 3.245 ns )                    ; Count1_Out[2]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 308.17 MHz ( period = 3.245 ns )                    ; Count1_Out[2]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 309.02 MHz ( period = 3.236 ns )                    ; Counter_Out[0]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 309.12 MHz ( period = 3.235 ns )                    ; Counter_Out[1]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 310.08 MHz ( period = 3.225 ns )                    ; Count1_Out[1]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; Counter_Out[0]  ; Count1_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 310.75 MHz ( period = 3.218 ns )                    ; Counter_Out[0]  ; Count2_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Count0_Out[1]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Count0_Out[1]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Count0_Out[1]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 310.85 MHz ( period = 3.217 ns )                    ; Counter_Out[0]  ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 310.95 MHz ( period = 3.216 ns )                    ; Count2_Out[0]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 311.53 MHz ( period = 3.210 ns )                    ; Count3_Out[3]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 312.01 MHz ( period = 3.205 ns )                    ; Count0_Out[3]   ; Count0_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Count0_Out[2]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Count0_Out[2]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Count0_Out[2]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Counter_Out[2]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 315.96 MHz ( period = 3.165 ns )                    ; Counter_Out[0]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 316.06 MHz ( period = 3.164 ns )                    ; Counter_Out[1]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 317.06 MHz ( period = 3.154 ns )                    ; Count1_Out[1]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; Count2_Out[0]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 318.47 MHz ( period = 3.140 ns )                    ; Counter_Out[3]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; Count0_Out[2]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; Count0_Out[2]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 318.57 MHz ( period = 3.139 ns )                    ; Count0_Out[2]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 319.08 MHz ( period = 3.134 ns )                    ; Count0_Out[3]   ; Count0_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Count1_Out[3]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Count1_Out[3]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Count1_Out[3]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 321.13 MHz ( period = 3.114 ns )                    ; Count2_Out[3]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; Count1_Out[3]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; Count1_Out[3]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; Count1_Out[3]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; Counter_Out[2]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 323.21 MHz ( period = 3.094 ns )                    ; Counter_Out[0]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; Counter_Out[1]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 325.84 MHz ( period = 3.069 ns )                    ; Counter_Out[3]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 327.33 MHz ( period = 3.055 ns )                    ; Count0_Out[1]   ; Count0_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 328.08 MHz ( period = 3.048 ns )                    ; Count3_Out[1]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; Count2_Out[3]   ; Count2_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 330.47 MHz ( period = 3.026 ns )                    ; Counter_Out[2]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 330.47 MHz ( period = 3.026 ns )                    ; Counter_Out[4]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 330.80 MHz ( period = 3.023 ns )                    ; Count1_Out[0]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 330.80 MHz ( period = 3.023 ns )                    ; Counter_Out[0]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 330.91 MHz ( period = 3.022 ns )                    ; Counter_Out[1]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 331.67 MHz ( period = 3.015 ns )                    ; Count3_Out[0]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 333.44 MHz ( period = 2.999 ns )                    ; Count2_Out[1]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 333.56 MHz ( period = 2.998 ns )                    ; Counter_Out[3]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 334.34 MHz ( period = 2.991 ns )                    ; Counter_Out[5]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 334.90 MHz ( period = 2.986 ns )                    ; Count3_Out[2]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 335.12 MHz ( period = 2.984 ns )                    ; Count0_Out[1]   ; Count0_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 335.91 MHz ( period = 2.977 ns )                    ; Count0_Out[2]   ; Count0_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 335.91 MHz ( period = 2.977 ns )                    ; Count3_Out[1]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; Counter_Out[2]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; Counter_Out[4]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; Count1_Out[0]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 338.75 MHz ( period = 2.952 ns )                    ; Counter_Out[0]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 338.87 MHz ( period = 2.951 ns )                    ; Counter_Out[1]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 339.67 MHz ( period = 2.944 ns )                    ; Count3_Out[0]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; 341.65 MHz ( period = 2.927 ns )                    ; Counter_Out[3]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; Counter_Out[5]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; Counter_Out[6]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 342.82 MHz ( period = 2.917 ns )                    ; Count1_Out[2]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 343.05 MHz ( period = 2.915 ns )                    ; Count3_Out[2]   ; Count3_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; Count0_Out[1]   ; Count0_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 344.12 MHz ( period = 2.906 ns )                    ; Count0_Out[2]   ; Count0_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 346.74 MHz ( period = 2.884 ns )                    ; Counter_Out[2]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 346.74 MHz ( period = 2.884 ns )                    ; Counter_Out[4]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 346.98 MHz ( period = 2.882 ns )                    ; Count2_Out[2]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; Count0_Out[3]   ; Count1_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; Count0_Out[3]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; Count0_Out[3]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 347.10 MHz ( period = 2.881 ns )                    ; Counter_Out[0]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 350.14 MHz ( period = 2.856 ns )                    ; Counter_Out[3]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 351.00 MHz ( period = 2.849 ns )                    ; Counter_Out[5]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 351.00 MHz ( period = 2.849 ns )                    ; Counter_Out[6]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; Count1_Out[2]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 352.73 MHz ( period = 2.835 ns )                    ; Count0_Out[2]   ; Count0_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; Counter_Out[7]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; Counter_Out[2]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; Counter_Out[4]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 355.87 MHz ( period = 2.810 ns )                    ; Counter_Out[0]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; 356.51 MHz ( period = 2.805 ns )                    ; Count2_Out[1]   ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 358.17 MHz ( period = 2.792 ns )                    ; Counter_Out[1]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 359.07 MHz ( period = 2.785 ns )                    ; Counter_Out[3]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; 359.97 MHz ( period = 2.778 ns )                    ; Count1_Out[3]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 359.97 MHz ( period = 2.778 ns )                    ; Counter_Out[5]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 359.97 MHz ( period = 2.778 ns )                    ; Counter_Out[6]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; Count1_Out[1]   ; Count1_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 361.40 MHz ( period = 2.767 ns )                    ; Count1_Out[1]   ; Count2_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; 361.93 MHz ( period = 2.763 ns )                    ; Count1_Out[1]   ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; 362.45 MHz ( period = 2.759 ns )                    ; Count2_Out[0]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; Counter_Out[7]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 364.70 MHz ( period = 2.742 ns )                    ; Counter_Out[2]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 364.70 MHz ( period = 2.742 ns )                    ; Counter_Out[4]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 365.76 MHz ( period = 2.734 ns )                    ; Count3_Out[3]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; Counter_Out[1]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; 368.46 MHz ( period = 2.714 ns )                    ; Counter_Out[3]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; Count1_Out[3]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; Counter_Out[5]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 369.41 MHz ( period = 2.707 ns )                    ; Counter_Out[6]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 371.89 MHz ( period = 2.689 ns )                    ; Counter_Out[8]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; 372.02 MHz ( period = 2.688 ns )                    ; Count2_Out[2]   ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; 373.83 MHz ( period = 2.675 ns )                    ; Counter_Out[7]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; 374.39 MHz ( period = 2.671 ns )                    ; Counter_Out[2]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 374.39 MHz ( period = 2.671 ns )                    ; Counter_Out[4]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 375.94 MHz ( period = 2.660 ns )                    ; Count0_Out[1]   ; Count1_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 375.94 MHz ( period = 2.660 ns )                    ; Count0_Out[1]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 375.94 MHz ( period = 2.660 ns )                    ; Count0_Out[1]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 376.36 MHz ( period = 2.657 ns )                    ; Count2_Out[3]   ; Count2_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; 377.22 MHz ( period = 2.651 ns )                    ; Counter_Out[0]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; 377.36 MHz ( period = 2.650 ns )                    ; Counter_Out[1]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 378.36 MHz ( period = 2.643 ns )                    ; Counter_Out[3]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; 379.36 MHz ( period = 2.636 ns )                    ; Counter_Out[5]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 379.36 MHz ( period = 2.636 ns )                    ; Counter_Out[6]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 381.97 MHz ( period = 2.618 ns )                    ; Counter_Out[8]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; Counter_Out[7]  ; Counter_Out[12] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 384.62 MHz ( period = 2.600 ns )                    ; Counter_Out[4]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; Count0_Out[2]   ; Count1_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; Count0_Out[2]   ; Count1_Out[2]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; Count0_Out[2]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 387.60 MHz ( period = 2.580 ns )                    ; Counter_Out[0]  ; Counter_Out[6]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; 387.75 MHz ( period = 2.579 ns )                    ; Counter_Out[1]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; Counter_Out[9]  ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; 389.71 MHz ( period = 2.566 ns )                    ; Count1_Out[0]   ; Count1_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; 389.86 MHz ( period = 2.565 ns )                    ; Count1_Out[0]   ; Count2_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 389.86 MHz ( period = 2.565 ns )                    ; Count2_Out[0]   ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 389.86 MHz ( period = 2.565 ns )                    ; Counter_Out[5]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 389.86 MHz ( period = 2.565 ns )                    ; Counter_Out[6]  ; Counter_Out[10] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 390.47 MHz ( period = 2.561 ns )                    ; Count1_Out[0]   ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; Counter_Out[8]  ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 392.62 MHz ( period = 2.547 ns )                    ; Counter_Out[10] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 394.79 MHz ( period = 2.533 ns )                    ; Counter_Out[7]  ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; 395.41 MHz ( period = 2.529 ns )                    ; Counter_Out[4]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; 398.09 MHz ( period = 2.512 ns )                    ; Counter_Out[2]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; 398.57 MHz ( period = 2.509 ns )                    ; Counter_Out[0]  ; Counter_Out[5]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; 398.72 MHz ( period = 2.508 ns )                    ; Counter_Out[1]  ; Counter_Out[3]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; 398.88 MHz ( period = 2.507 ns )                    ; Counter_Out[9]  ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; 399.84 MHz ( period = 2.501 ns )                    ; Count3_Out[1]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; 400.96 MHz ( period = 2.494 ns )                    ; Counter_Out[5]  ; Counter_Out[8]  ; SW[3]      ; SW[3]    ; None                        ; None                      ; 1.471 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[2]'                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; Counter_Out[0]  ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; Counter_Out[0]  ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; Counter_Out[0]  ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; Counter_Out[0]  ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; Counter_Out[0]  ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; Counter_Out[0]  ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 268.74 MHz ( period = 3.721 ns )                    ; Counter_Out[0]  ; Count0_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 273.97 MHz ( period = 3.650 ns )                    ; Counter_Out[0]  ; Count0_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; Counter_Out[0]  ; Count0_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; Count2_Out[1]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; Count2_Out[1]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; Count2_Out[1]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; Count2_Out[2]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; Count2_Out[2]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 300.30 MHz ( period = 3.330 ns )                    ; Count2_Out[2]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; Counter_Out[0]  ; Count1_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; Counter_Out[0]  ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 300.66 MHz ( period = 3.326 ns )                    ; Counter_Out[0]  ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; Count1_Out[1]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; Count1_Out[1]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 304.69 MHz ( period = 3.282 ns )                    ; Count1_Out[1]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; Count1_Out[1]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; Count1_Out[1]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 307.03 MHz ( period = 3.257 ns )                    ; Count1_Out[1]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 311.82 MHz ( period = 3.207 ns )                    ; Count2_Out[0]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 311.82 MHz ( period = 3.207 ns )                    ; Count2_Out[0]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 311.82 MHz ( period = 3.207 ns )                    ; Count2_Out[0]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; Count0_Out[3]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; Count0_Out[3]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 315.36 MHz ( period = 3.171 ns )                    ; Count0_Out[3]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 316.46 MHz ( period = 3.160 ns )                    ; Count2_Out[1]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 317.26 MHz ( period = 3.152 ns )                    ; Counter_Out[1]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 318.27 MHz ( period = 3.142 ns )                    ; Count0_Out[3]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 318.27 MHz ( period = 3.142 ns )                    ; Count0_Out[3]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 318.27 MHz ( period = 3.142 ns )                    ; Count0_Out[3]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; Count2_Out[3]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; Count2_Out[3]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; Count2_Out[3]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 323.73 MHz ( period = 3.089 ns )                    ; Count2_Out[1]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 324.57 MHz ( period = 3.081 ns )                    ; Counter_Out[1]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; Count1_Out[0]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; Count1_Out[0]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; Count1_Out[0]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 327.33 MHz ( period = 3.055 ns )                    ; Count1_Out[0]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 327.33 MHz ( period = 3.055 ns )                    ; Count1_Out[0]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 327.33 MHz ( period = 3.055 ns )                    ; Count1_Out[0]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 328.62 MHz ( period = 3.043 ns )                    ; Count2_Out[2]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 332.12 MHz ( period = 3.011 ns )                    ; Counter_Out[0]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 332.23 MHz ( period = 3.010 ns )                    ; Counter_Out[1]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 335.01 MHz ( period = 2.985 ns )                    ; Count3_Out[3]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 335.57 MHz ( period = 2.980 ns )                    ; Count0_Out[3]   ; Count0_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; Count1_Out[2]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; Count1_Out[2]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 336.25 MHz ( period = 2.974 ns )                    ; Count1_Out[2]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 336.47 MHz ( period = 2.972 ns )                    ; Count2_Out[2]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; Count0_Out[1]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; Count0_Out[1]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 338.98 MHz ( period = 2.950 ns )                    ; Count0_Out[1]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 339.10 MHz ( period = 2.949 ns )                    ; Count1_Out[2]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 339.10 MHz ( period = 2.949 ns )                    ; Count1_Out[2]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 339.10 MHz ( period = 2.949 ns )                    ; Count1_Out[2]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 340.14 MHz ( period = 2.940 ns )                    ; Counter_Out[0]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 340.25 MHz ( period = 2.939 ns )                    ; Counter_Out[1]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 341.41 MHz ( period = 2.929 ns )                    ; Count1_Out[1]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; Counter_Out[0]  ; Count1_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 342.23 MHz ( period = 2.922 ns )                    ; Counter_Out[0]  ; Count2_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 342.35 MHz ( period = 2.921 ns )                    ; Count0_Out[1]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 342.35 MHz ( period = 2.921 ns )                    ; Count0_Out[1]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 342.35 MHz ( period = 2.921 ns )                    ; Count0_Out[1]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 342.35 MHz ( period = 2.921 ns )                    ; Counter_Out[0]  ; Count3_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 342.47 MHz ( period = 2.920 ns )                    ; Count2_Out[0]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 343.17 MHz ( period = 2.914 ns )                    ; Count3_Out[3]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 343.76 MHz ( period = 2.909 ns )                    ; Count0_Out[3]   ; Count0_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 348.19 MHz ( period = 2.872 ns )                    ; Count0_Out[2]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 348.19 MHz ( period = 2.872 ns )                    ; Count0_Out[2]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 348.19 MHz ( period = 2.872 ns )                    ; Count0_Out[2]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 348.19 MHz ( period = 2.872 ns )                    ; Counter_Out[2]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; Counter_Out[0]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 348.68 MHz ( period = 2.868 ns )                    ; Counter_Out[1]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 349.90 MHz ( period = 2.858 ns )                    ; Count1_Out[1]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 351.00 MHz ( period = 2.849 ns )                    ; Count2_Out[0]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 351.62 MHz ( period = 2.844 ns )                    ; Counter_Out[3]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 351.74 MHz ( period = 2.843 ns )                    ; Count0_Out[2]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 351.74 MHz ( period = 2.843 ns )                    ; Count0_Out[2]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 351.74 MHz ( period = 2.843 ns )                    ; Count0_Out[2]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 352.36 MHz ( period = 2.838 ns )                    ; Count0_Out[3]   ; Count0_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 352.73 MHz ( period = 2.835 ns )                    ; Count1_Out[3]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 352.73 MHz ( period = 2.835 ns )                    ; Count1_Out[3]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 352.73 MHz ( period = 2.835 ns )                    ; Count1_Out[3]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 354.86 MHz ( period = 2.818 ns )                    ; Count2_Out[3]   ; Count2_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 355.87 MHz ( period = 2.810 ns )                    ; Count1_Out[3]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 355.87 MHz ( period = 2.810 ns )                    ; Count1_Out[3]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 355.87 MHz ( period = 2.810 ns )                    ; Count1_Out[3]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 357.02 MHz ( period = 2.801 ns )                    ; Counter_Out[2]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 357.40 MHz ( period = 2.798 ns )                    ; Counter_Out[0]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; 357.53 MHz ( period = 2.797 ns )                    ; Counter_Out[1]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 360.62 MHz ( period = 2.773 ns )                    ; Counter_Out[3]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 362.45 MHz ( period = 2.759 ns )                    ; Count0_Out[1]   ; Count0_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 363.37 MHz ( period = 2.752 ns )                    ; Count3_Out[1]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 364.03 MHz ( period = 2.747 ns )                    ; Count2_Out[3]   ; Count2_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 366.30 MHz ( period = 2.730 ns )                    ; Counter_Out[2]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 366.30 MHz ( period = 2.730 ns )                    ; Counter_Out[4]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 366.70 MHz ( period = 2.727 ns )                    ; Count1_Out[0]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 366.70 MHz ( period = 2.727 ns )                    ; Counter_Out[0]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 366.84 MHz ( period = 2.726 ns )                    ; Counter_Out[1]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 367.78 MHz ( period = 2.719 ns )                    ; Count3_Out[0]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 369.96 MHz ( period = 2.703 ns )                    ; Count2_Out[1]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 370.10 MHz ( period = 2.702 ns )                    ; Counter_Out[3]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 371.06 MHz ( period = 2.695 ns )                    ; Counter_Out[5]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 371.75 MHz ( period = 2.690 ns )                    ; Count3_Out[2]   ; Count3_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 372.02 MHz ( period = 2.688 ns )                    ; Count0_Out[1]   ; Count0_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 373.00 MHz ( period = 2.681 ns )                    ; Count0_Out[2]   ; Count0_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 373.00 MHz ( period = 2.681 ns )                    ; Count3_Out[1]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 376.08 MHz ( period = 2.659 ns )                    ; Counter_Out[2]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 376.08 MHz ( period = 2.659 ns )                    ; Counter_Out[4]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 376.51 MHz ( period = 2.656 ns )                    ; Count1_Out[0]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 376.51 MHz ( period = 2.656 ns )                    ; Counter_Out[0]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 376.65 MHz ( period = 2.655 ns )                    ; Counter_Out[1]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 377.64 MHz ( period = 2.648 ns )                    ; Count3_Out[0]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; 380.08 MHz ( period = 2.631 ns )                    ; Counter_Out[3]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 381.10 MHz ( period = 2.624 ns )                    ; Counter_Out[5]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 381.10 MHz ( period = 2.624 ns )                    ; Counter_Out[6]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; Count1_Out[2]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 381.83 MHz ( period = 2.619 ns )                    ; Count3_Out[2]   ; Count3_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 382.12 MHz ( period = 2.617 ns )                    ; Count0_Out[1]   ; Count0_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 383.14 MHz ( period = 2.610 ns )                    ; Count0_Out[2]   ; Count0_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 386.40 MHz ( period = 2.588 ns )                    ; Counter_Out[2]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 386.40 MHz ( period = 2.588 ns )                    ; Counter_Out[4]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 386.70 MHz ( period = 2.586 ns )                    ; Count2_Out[2]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; Count0_Out[3]   ; Count1_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; Count0_Out[3]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; Count0_Out[3]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 386.85 MHz ( period = 2.585 ns )                    ; Counter_Out[0]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 390.63 MHz ( period = 2.560 ns )                    ; Counter_Out[3]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; Counter_Out[5]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; Counter_Out[6]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; Count1_Out[2]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 393.86 MHz ( period = 2.539 ns )                    ; Count0_Out[2]   ; Count0_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; 396.67 MHz ( period = 2.521 ns )                    ; Counter_Out[7]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; 397.30 MHz ( period = 2.517 ns )                    ; Counter_Out[2]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 397.30 MHz ( period = 2.517 ns )                    ; Counter_Out[4]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 397.77 MHz ( period = 2.514 ns )                    ; Counter_Out[0]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; 398.57 MHz ( period = 2.509 ns )                    ; Count2_Out[1]   ; Count3_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 400.64 MHz ( period = 2.496 ns )                    ; Counter_Out[1]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 401.77 MHz ( period = 2.489 ns )                    ; Counter_Out[3]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; Count1_Out[3]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; Counter_Out[5]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 402.90 MHz ( period = 2.482 ns )                    ; Counter_Out[6]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 404.53 MHz ( period = 2.472 ns )                    ; Count1_Out[1]   ; Count1_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 404.69 MHz ( period = 2.471 ns )                    ; Count1_Out[1]   ; Count2_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; 405.35 MHz ( period = 2.467 ns )                    ; Count1_Out[1]   ; Count3_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; 406.01 MHz ( period = 2.463 ns )                    ; Count2_Out[0]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 408.16 MHz ( period = 2.450 ns )                    ; Counter_Out[7]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 408.83 MHz ( period = 2.446 ns )                    ; Counter_Out[2]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 408.83 MHz ( period = 2.446 ns )                    ; Counter_Out[4]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 410.17 MHz ( period = 2.438 ns )                    ; Count3_Out[3]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; 412.37 MHz ( period = 2.425 ns )                    ; Counter_Out[1]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; 413.56 MHz ( period = 2.418 ns )                    ; Counter_Out[3]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 414.77 MHz ( period = 2.411 ns )                    ; Count1_Out[3]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 414.77 MHz ( period = 2.411 ns )                    ; Counter_Out[5]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 414.77 MHz ( period = 2.411 ns )                    ; Counter_Out[6]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 417.89 MHz ( period = 2.393 ns )                    ; Counter_Out[8]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; 418.06 MHz ( period = 2.392 ns )                    ; Count2_Out[2]   ; Count3_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count1_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[1]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[3]   ; Count2_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[3]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[8]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[12] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count1_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count1_Out[2]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count0_Out[2]   ; Count1_Out[3]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[6]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[4]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[9]  ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count1_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count2_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count2_Out[0]   ; Count3_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[9]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[6]  ; Counter_Out[10] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count1_Out[0]   ; Count3_Out[0]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[8]  ; Counter_Out[13] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[10] ; Counter_Out[15] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[7]  ; Counter_Out[11] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[4]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[7]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[5]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[3]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[9]  ; Counter_Out[14] ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[1]   ; Count3_Out[1]   ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[8]  ; SW[2]      ; SW[2]    ; None                        ; None                      ; 1.471 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[1]'                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 211.19 MHz ( period = 4.735 ns )                    ; Counter_Out[0]  ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 211.19 MHz ( period = 4.735 ns )                    ; Counter_Out[0]  ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 211.19 MHz ( period = 4.735 ns )                    ; Counter_Out[0]  ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; Counter_Out[0]  ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; Counter_Out[0]  ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 212.49 MHz ( period = 4.706 ns )                    ; Counter_Out[0]  ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 220.07 MHz ( period = 4.544 ns )                    ; Counter_Out[0]  ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 223.56 MHz ( period = 4.473 ns )                    ; Counter_Out[0]  ; Count0_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 227.17 MHz ( period = 4.402 ns )                    ; Counter_Out[0]  ; Count0_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; Count2_Out[1]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; Count2_Out[1]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 234.19 MHz ( period = 4.270 ns )                    ; Count2_Out[1]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; Count2_Out[2]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; Count2_Out[2]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 240.79 MHz ( period = 4.153 ns )                    ; Count2_Out[2]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; Counter_Out[0]  ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; Counter_Out[0]  ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 241.02 MHz ( period = 4.149 ns )                    ; Counter_Out[0]  ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; Count1_Out[1]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; Count1_Out[1]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 243.61 MHz ( period = 4.105 ns )                    ; Count1_Out[1]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; Count1_Out[1]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; Count1_Out[1]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 245.10 MHz ( period = 4.080 ns )                    ; Count1_Out[1]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; Count2_Out[0]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; Count2_Out[0]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 248.14 MHz ( period = 4.030 ns )                    ; Count2_Out[0]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; Count0_Out[3]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; Count0_Out[3]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 250.38 MHz ( period = 3.994 ns )                    ; Count0_Out[3]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 251.07 MHz ( period = 3.983 ns )                    ; Count2_Out[1]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 251.57 MHz ( period = 3.975 ns )                    ; Counter_Out[1]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; Count0_Out[3]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; Count0_Out[3]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 252.21 MHz ( period = 3.965 ns )                    ; Count0_Out[3]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; Count2_Out[3]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; Count2_Out[3]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 254.58 MHz ( period = 3.928 ns )                    ; Count2_Out[3]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 255.62 MHz ( period = 3.912 ns )                    ; Count2_Out[1]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 256.15 MHz ( period = 3.904 ns )                    ; Counter_Out[1]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; Count1_Out[0]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; Count1_Out[0]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 256.21 MHz ( period = 3.903 ns )                    ; Count1_Out[0]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; Count1_Out[0]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; Count1_Out[0]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 257.86 MHz ( period = 3.878 ns )                    ; Count1_Out[0]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 258.67 MHz ( period = 3.866 ns )                    ; Count2_Out[2]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 260.82 MHz ( period = 3.834 ns )                    ; Counter_Out[0]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 260.89 MHz ( period = 3.833 ns )                    ; Counter_Out[1]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; Count3_Out[3]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 262.95 MHz ( period = 3.803 ns )                    ; Count0_Out[3]   ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; Count1_Out[2]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; Count1_Out[2]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 263.37 MHz ( period = 3.797 ns )                    ; Count1_Out[2]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 263.50 MHz ( period = 3.795 ns )                    ; Count2_Out[2]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; Count0_Out[1]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; Count0_Out[1]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 265.04 MHz ( period = 3.773 ns )                    ; Count0_Out[1]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 265.11 MHz ( period = 3.772 ns )                    ; Count1_Out[2]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 265.11 MHz ( period = 3.772 ns )                    ; Count1_Out[2]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 265.11 MHz ( period = 3.772 ns )                    ; Count1_Out[2]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; Counter_Out[0]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 265.82 MHz ( period = 3.762 ns )                    ; Counter_Out[1]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 266.52 MHz ( period = 3.752 ns )                    ; Count1_Out[1]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; Counter_Out[0]  ; Count1_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; Counter_Out[0]  ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; Count0_Out[1]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; Count0_Out[1]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; Count0_Out[1]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 267.09 MHz ( period = 3.744 ns )                    ; Counter_Out[0]  ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 267.17 MHz ( period = 3.743 ns )                    ; Count2_Out[0]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 267.59 MHz ( period = 3.737 ns )                    ; Count3_Out[3]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 267.95 MHz ( period = 3.732 ns )                    ; Count0_Out[3]   ; Count0_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; Count0_Out[2]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; Count0_Out[2]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; Count0_Out[2]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; Counter_Out[2]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 270.86 MHz ( period = 3.692 ns )                    ; Counter_Out[0]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 270.93 MHz ( period = 3.691 ns )                    ; Counter_Out[1]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 271.67 MHz ( period = 3.681 ns )                    ; Count1_Out[1]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 272.33 MHz ( period = 3.672 ns )                    ; Count2_Out[0]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 272.70 MHz ( period = 3.667 ns )                    ; Counter_Out[3]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; Count0_Out[2]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; Count0_Out[2]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 272.78 MHz ( period = 3.666 ns )                    ; Count0_Out[2]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 273.15 MHz ( period = 3.661 ns )                    ; Count0_Out[3]   ; Count0_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; Count1_Out[3]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; Count1_Out[3]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 273.37 MHz ( period = 3.658 ns )                    ; Count1_Out[3]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 274.65 MHz ( period = 3.641 ns )                    ; Count2_Out[3]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; Count1_Out[3]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; Count1_Out[3]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 275.25 MHz ( period = 3.633 ns )                    ; Count1_Out[3]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 275.94 MHz ( period = 3.624 ns )                    ; Counter_Out[2]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 276.17 MHz ( period = 3.621 ns )                    ; Counter_Out[0]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; 276.24 MHz ( period = 3.620 ns )                    ; Counter_Out[1]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 278.09 MHz ( period = 3.596 ns )                    ; Counter_Out[3]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 279.17 MHz ( period = 3.582 ns )                    ; Count0_Out[1]   ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 279.72 MHz ( period = 3.575 ns )                    ; Count3_Out[1]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 280.11 MHz ( period = 3.570 ns )                    ; Count2_Out[3]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; Counter_Out[2]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 281.45 MHz ( period = 3.553 ns )                    ; Counter_Out[4]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; Count1_Out[0]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 281.69 MHz ( period = 3.550 ns )                    ; Counter_Out[0]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 281.77 MHz ( period = 3.549 ns )                    ; Counter_Out[1]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 282.33 MHz ( period = 3.542 ns )                    ; Count3_Out[0]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 283.61 MHz ( period = 3.526 ns )                    ; Count2_Out[1]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 283.69 MHz ( period = 3.525 ns )                    ; Counter_Out[3]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 284.25 MHz ( period = 3.518 ns )                    ; Counter_Out[5]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 284.66 MHz ( period = 3.513 ns )                    ; Count3_Out[2]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 284.82 MHz ( period = 3.511 ns )                    ; Count0_Out[1]   ; Count0_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 285.39 MHz ( period = 3.504 ns )                    ; Count0_Out[2]   ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 285.39 MHz ( period = 3.504 ns )                    ; Count3_Out[1]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; Counter_Out[2]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 287.19 MHz ( period = 3.482 ns )                    ; Counter_Out[4]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; Count1_Out[0]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 287.44 MHz ( period = 3.479 ns )                    ; Counter_Out[0]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 287.52 MHz ( period = 3.478 ns )                    ; Counter_Out[1]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 288.10 MHz ( period = 3.471 ns )                    ; Count3_Out[0]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; 289.52 MHz ( period = 3.454 ns )                    ; Counter_Out[3]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; Counter_Out[5]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 290.11 MHz ( period = 3.447 ns )                    ; Counter_Out[6]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 290.36 MHz ( period = 3.444 ns )                    ; Count1_Out[2]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 290.53 MHz ( period = 3.442 ns )                    ; Count3_Out[2]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; Count0_Out[1]   ; Count0_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 291.29 MHz ( period = 3.433 ns )                    ; Count0_Out[2]   ; Count0_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; Counter_Out[2]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 293.17 MHz ( period = 3.411 ns )                    ; Counter_Out[4]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 293.34 MHz ( period = 3.409 ns )                    ; Count2_Out[2]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; Count0_Out[3]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; Count0_Out[3]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; Count0_Out[3]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 293.43 MHz ( period = 3.408 ns )                    ; Counter_Out[0]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 295.60 MHz ( period = 3.383 ns )                    ; Counter_Out[3]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; Counter_Out[5]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 296.21 MHz ( period = 3.376 ns )                    ; Counter_Out[6]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 296.47 MHz ( period = 3.373 ns )                    ; Count1_Out[2]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 297.44 MHz ( period = 3.362 ns )                    ; Count0_Out[2]   ; Count0_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; 299.04 MHz ( period = 3.344 ns )                    ; Counter_Out[7]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; Counter_Out[2]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 299.40 MHz ( period = 3.340 ns )                    ; Counter_Out[4]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 299.67 MHz ( period = 3.337 ns )                    ; Counter_Out[0]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; 300.12 MHz ( period = 3.332 ns )                    ; Count2_Out[1]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 301.30 MHz ( period = 3.319 ns )                    ; Counter_Out[1]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 301.93 MHz ( period = 3.312 ns )                    ; Counter_Out[3]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; Count1_Out[3]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; Counter_Out[5]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 302.57 MHz ( period = 3.305 ns )                    ; Counter_Out[6]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 303.49 MHz ( period = 3.295 ns )                    ; Count1_Out[1]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 303.58 MHz ( period = 3.294 ns )                    ; Count1_Out[1]   ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; 303.95 MHz ( period = 3.290 ns )                    ; Count1_Out[1]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; 304.32 MHz ( period = 3.286 ns )                    ; Count2_Out[0]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 305.53 MHz ( period = 3.273 ns )                    ; Counter_Out[7]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; Counter_Out[2]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 305.90 MHz ( period = 3.269 ns )                    ; Counter_Out[4]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 306.65 MHz ( period = 3.261 ns )                    ; Count3_Out[3]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; 307.88 MHz ( period = 3.248 ns )                    ; Counter_Out[1]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; 308.55 MHz ( period = 3.241 ns )                    ; Counter_Out[3]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; Count1_Out[3]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; Counter_Out[5]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 309.21 MHz ( period = 3.234 ns )                    ; Counter_Out[6]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 310.95 MHz ( period = 3.216 ns )                    ; Counter_Out[8]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; 311.04 MHz ( period = 3.215 ns )                    ; Count2_Out[2]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; 312.30 MHz ( period = 3.202 ns )                    ; Counter_Out[7]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; 312.70 MHz ( period = 3.198 ns )                    ; Counter_Out[2]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 312.70 MHz ( period = 3.198 ns )                    ; Counter_Out[4]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; Count0_Out[1]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; Count0_Out[1]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 313.77 MHz ( period = 3.187 ns )                    ; Count0_Out[1]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 314.07 MHz ( period = 3.184 ns )                    ; Count2_Out[3]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; 314.66 MHz ( period = 3.178 ns )                    ; Counter_Out[0]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; 314.76 MHz ( period = 3.177 ns )                    ; Counter_Out[1]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 315.46 MHz ( period = 3.170 ns )                    ; Counter_Out[3]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; Counter_Out[5]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 316.16 MHz ( period = 3.163 ns )                    ; Counter_Out[6]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 317.97 MHz ( period = 3.145 ns )                    ; Counter_Out[8]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; 319.39 MHz ( period = 3.131 ns )                    ; Counter_Out[7]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 319.80 MHz ( period = 3.127 ns )                    ; Counter_Out[4]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; 321.65 MHz ( period = 3.109 ns )                    ; Count0_Out[2]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 321.65 MHz ( period = 3.109 ns )                    ; Count0_Out[2]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 321.65 MHz ( period = 3.109 ns )                    ; Count0_Out[2]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; Counter_Out[0]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; 321.96 MHz ( period = 3.106 ns )                    ; Counter_Out[1]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; 322.06 MHz ( period = 3.105 ns )                    ; Counter_Out[9]  ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; 323.31 MHz ( period = 3.093 ns )                    ; Count1_Out[0]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; Count1_Out[0]   ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; Count2_Out[0]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; Counter_Out[5]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 323.42 MHz ( period = 3.092 ns )                    ; Counter_Out[6]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 323.83 MHz ( period = 3.088 ns )                    ; Count1_Out[0]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; 325.31 MHz ( period = 3.074 ns )                    ; Counter_Out[8]  ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 325.31 MHz ( period = 3.074 ns )                    ; Counter_Out[10] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 326.80 MHz ( period = 3.060 ns )                    ; Counter_Out[7]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; 327.23 MHz ( period = 3.056 ns )                    ; Counter_Out[4]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; 329.06 MHz ( period = 3.039 ns )                    ; Counter_Out[2]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; 329.38 MHz ( period = 3.036 ns )                    ; Counter_Out[0]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; 329.49 MHz ( period = 3.035 ns )                    ; Counter_Out[1]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; 329.60 MHz ( period = 3.034 ns )                    ; Counter_Out[9]  ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; 330.25 MHz ( period = 3.028 ns )                    ; Count3_Out[1]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; 331.02 MHz ( period = 3.021 ns )                    ; Counter_Out[5]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                        ; None                      ; 1.471 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 23.55 MHz ( period = 42.470 ns )                    ; Counter_Out[0]  ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 23.55 MHz ( period = 42.470 ns )                    ; Counter_Out[0]  ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 23.55 MHz ( period = 42.470 ns )                    ; Counter_Out[0]  ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 23.56 MHz ( period = 42.441 ns )                    ; Counter_Out[0]  ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 23.56 MHz ( period = 42.441 ns )                    ; Counter_Out[0]  ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 23.56 MHz ( period = 42.441 ns )                    ; Counter_Out[0]  ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 23.65 MHz ( period = 42.279 ns )                    ; Counter_Out[0]  ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 23.69 MHz ( period = 42.208 ns )                    ; Counter_Out[0]  ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 23.73 MHz ( period = 42.137 ns )                    ; Counter_Out[0]  ; Count0_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 23.81 MHz ( period = 42.005 ns )                    ; Count2_Out[1]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 23.81 MHz ( period = 42.005 ns )                    ; Count2_Out[1]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 23.81 MHz ( period = 42.005 ns )                    ; Count2_Out[1]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 23.87 MHz ( period = 41.888 ns )                    ; Count2_Out[2]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 23.87 MHz ( period = 41.888 ns )                    ; Count2_Out[2]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 23.87 MHz ( period = 41.888 ns )                    ; Count2_Out[2]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 23.88 MHz ( period = 41.884 ns )                    ; Counter_Out[0]  ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 23.88 MHz ( period = 41.884 ns )                    ; Counter_Out[0]  ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 23.88 MHz ( period = 41.884 ns )                    ; Counter_Out[0]  ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 23.90 MHz ( period = 41.840 ns )                    ; Count1_Out[1]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 23.90 MHz ( period = 41.840 ns )                    ; Count1_Out[1]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 23.90 MHz ( period = 41.840 ns )                    ; Count1_Out[1]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 23.91 MHz ( period = 41.815 ns )                    ; Count1_Out[1]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 23.91 MHz ( period = 41.815 ns )                    ; Count1_Out[1]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 23.91 MHz ( period = 41.815 ns )                    ; Count1_Out[1]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 23.94 MHz ( period = 41.765 ns )                    ; Count2_Out[0]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 23.94 MHz ( period = 41.765 ns )                    ; Count2_Out[0]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 23.94 MHz ( period = 41.765 ns )                    ; Count2_Out[0]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 23.96 MHz ( period = 41.729 ns )                    ; Count0_Out[3]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 23.96 MHz ( period = 41.729 ns )                    ; Count0_Out[3]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 23.96 MHz ( period = 41.729 ns )                    ; Count0_Out[3]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 23.97 MHz ( period = 41.718 ns )                    ; Count2_Out[1]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 23.98 MHz ( period = 41.710 ns )                    ; Counter_Out[1]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 23.98 MHz ( period = 41.700 ns )                    ; Count0_Out[3]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 23.98 MHz ( period = 41.700 ns )                    ; Count0_Out[3]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 23.98 MHz ( period = 41.700 ns )                    ; Count0_Out[3]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 24.00 MHz ( period = 41.663 ns )                    ; Count2_Out[3]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 24.00 MHz ( period = 41.663 ns )                    ; Count2_Out[3]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 24.00 MHz ( period = 41.663 ns )                    ; Count2_Out[3]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 24.01 MHz ( period = 41.647 ns )                    ; Count2_Out[1]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 24.02 MHz ( period = 41.639 ns )                    ; Counter_Out[1]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 24.02 MHz ( period = 41.638 ns )                    ; Count1_Out[0]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 24.02 MHz ( period = 41.638 ns )                    ; Count1_Out[0]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 24.02 MHz ( period = 41.638 ns )                    ; Count1_Out[0]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 24.03 MHz ( period = 41.613 ns )                    ; Count1_Out[0]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 24.03 MHz ( period = 41.613 ns )                    ; Count1_Out[0]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 24.03 MHz ( period = 41.613 ns )                    ; Count1_Out[0]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 24.04 MHz ( period = 41.601 ns )                    ; Count2_Out[2]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 24.06 MHz ( period = 41.569 ns )                    ; Counter_Out[0]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 24.06 MHz ( period = 41.568 ns )                    ; Counter_Out[1]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 24.07 MHz ( period = 41.543 ns )                    ; Count3_Out[3]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 24.07 MHz ( period = 41.538 ns )                    ; Count0_Out[3]   ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 24.08 MHz ( period = 41.532 ns )                    ; Count1_Out[2]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 24.08 MHz ( period = 41.532 ns )                    ; Count1_Out[2]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 24.08 MHz ( period = 41.532 ns )                    ; Count1_Out[2]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 24.08 MHz ( period = 41.530 ns )                    ; Count2_Out[2]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.508 ns )                    ; Count0_Out[1]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.508 ns )                    ; Count0_Out[1]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.508 ns )                    ; Count0_Out[1]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.507 ns )                    ; Count1_Out[2]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.507 ns )                    ; Count1_Out[2]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 24.09 MHz ( period = 41.507 ns )                    ; Count1_Out[2]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 24.10 MHz ( period = 41.498 ns )                    ; Counter_Out[0]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 24.10 MHz ( period = 41.497 ns )                    ; Counter_Out[1]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 24.10 MHz ( period = 41.487 ns )                    ; Count1_Out[1]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.480 ns )                    ; Counter_Out[0]  ; Count1_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.480 ns )                    ; Counter_Out[0]  ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.479 ns )                    ; Count0_Out[1]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.479 ns )                    ; Count0_Out[1]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.479 ns )                    ; Count0_Out[1]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.479 ns )                    ; Counter_Out[0]  ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.478 ns )                    ; Count2_Out[0]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 24.11 MHz ( period = 41.472 ns )                    ; Count3_Out[3]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 24.12 MHz ( period = 41.467 ns )                    ; Count0_Out[3]   ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 24.14 MHz ( period = 41.430 ns )                    ; Count0_Out[2]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 24.14 MHz ( period = 41.430 ns )                    ; Count0_Out[2]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 24.14 MHz ( period = 41.430 ns )                    ; Count0_Out[2]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 24.14 MHz ( period = 41.430 ns )                    ; Counter_Out[2]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 24.14 MHz ( period = 41.427 ns )                    ; Counter_Out[0]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 24.14 MHz ( period = 41.426 ns )                    ; Counter_Out[1]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 24.15 MHz ( period = 41.416 ns )                    ; Count1_Out[1]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 24.15 MHz ( period = 41.407 ns )                    ; Count2_Out[0]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 24.15 MHz ( period = 41.402 ns )                    ; Counter_Out[3]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 24.15 MHz ( period = 41.401 ns )                    ; Count0_Out[2]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 24.15 MHz ( period = 41.401 ns )                    ; Count0_Out[2]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 24.15 MHz ( period = 41.401 ns )                    ; Count0_Out[2]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 24.16 MHz ( period = 41.396 ns )                    ; Count0_Out[3]   ; Count0_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; Count1_Out[3]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; Count1_Out[3]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 24.16 MHz ( period = 41.393 ns )                    ; Count1_Out[3]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 24.17 MHz ( period = 41.376 ns )                    ; Count2_Out[3]   ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 24.17 MHz ( period = 41.368 ns )                    ; Count1_Out[3]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 24.17 MHz ( period = 41.368 ns )                    ; Count1_Out[3]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 24.17 MHz ( period = 41.368 ns )                    ; Count1_Out[3]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 24.18 MHz ( period = 41.359 ns )                    ; Counter_Out[2]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 24.18 MHz ( period = 41.356 ns )                    ; Counter_Out[0]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; 24.18 MHz ( period = 41.355 ns )                    ; Counter_Out[1]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 24.19 MHz ( period = 41.331 ns )                    ; Counter_Out[3]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 24.20 MHz ( period = 41.317 ns )                    ; Count0_Out[1]   ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 24.21 MHz ( period = 41.310 ns )                    ; Count3_Out[1]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 24.21 MHz ( period = 41.305 ns )                    ; Count2_Out[3]   ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 24.22 MHz ( period = 41.288 ns )                    ; Counter_Out[2]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 24.22 MHz ( period = 41.288 ns )                    ; Counter_Out[4]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 24.22 MHz ( period = 41.285 ns )                    ; Count1_Out[0]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 24.22 MHz ( period = 41.285 ns )                    ; Counter_Out[0]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 24.22 MHz ( period = 41.284 ns )                    ; Counter_Out[1]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 24.23 MHz ( period = 41.277 ns )                    ; Count3_Out[0]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 24.24 MHz ( period = 41.261 ns )                    ; Count2_Out[1]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 24.24 MHz ( period = 41.260 ns )                    ; Counter_Out[3]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 24.24 MHz ( period = 41.253 ns )                    ; Counter_Out[5]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 24.24 MHz ( period = 41.248 ns )                    ; Count3_Out[2]   ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 24.24 MHz ( period = 41.246 ns )                    ; Count0_Out[1]   ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 24.25 MHz ( period = 41.239 ns )                    ; Count0_Out[2]   ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 24.25 MHz ( period = 41.239 ns )                    ; Count3_Out[1]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 24.26 MHz ( period = 41.217 ns )                    ; Counter_Out[2]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 24.26 MHz ( period = 41.217 ns )                    ; Counter_Out[4]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 24.26 MHz ( period = 41.214 ns )                    ; Count1_Out[0]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 24.26 MHz ( period = 41.214 ns )                    ; Counter_Out[0]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 24.26 MHz ( period = 41.213 ns )                    ; Counter_Out[1]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 24.27 MHz ( period = 41.206 ns )                    ; Count3_Out[0]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; 24.28 MHz ( period = 41.189 ns )                    ; Counter_Out[3]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 24.28 MHz ( period = 41.182 ns )                    ; Counter_Out[5]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 24.28 MHz ( period = 41.182 ns )                    ; Counter_Out[6]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 24.28 MHz ( period = 41.179 ns )                    ; Count1_Out[2]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 24.29 MHz ( period = 41.177 ns )                    ; Count3_Out[2]   ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 24.29 MHz ( period = 41.175 ns )                    ; Count0_Out[1]   ; Count0_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 24.29 MHz ( period = 41.168 ns )                    ; Count0_Out[2]   ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 24.30 MHz ( period = 41.146 ns )                    ; Counter_Out[2]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 24.30 MHz ( period = 41.146 ns )                    ; Counter_Out[4]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 24.30 MHz ( period = 41.144 ns )                    ; Count2_Out[2]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 24.31 MHz ( period = 41.143 ns )                    ; Count0_Out[3]   ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 24.31 MHz ( period = 41.143 ns )                    ; Count0_Out[3]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 24.31 MHz ( period = 41.143 ns )                    ; Count0_Out[3]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 24.31 MHz ( period = 41.143 ns )                    ; Counter_Out[0]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 24.32 MHz ( period = 41.118 ns )                    ; Counter_Out[3]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 24.32 MHz ( period = 41.111 ns )                    ; Counter_Out[5]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 24.32 MHz ( period = 41.111 ns )                    ; Counter_Out[6]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 24.33 MHz ( period = 41.108 ns )                    ; Count1_Out[2]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 24.33 MHz ( period = 41.097 ns )                    ; Count0_Out[2]   ; Count0_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; 24.34 MHz ( period = 41.079 ns )                    ; Counter_Out[7]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; 24.35 MHz ( period = 41.075 ns )                    ; Counter_Out[2]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 24.35 MHz ( period = 41.075 ns )                    ; Counter_Out[4]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 24.35 MHz ( period = 41.072 ns )                    ; Counter_Out[0]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; 24.35 MHz ( period = 41.067 ns )                    ; Count2_Out[1]   ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 24.36 MHz ( period = 41.054 ns )                    ; Counter_Out[1]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 24.36 MHz ( period = 41.047 ns )                    ; Counter_Out[3]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; 24.37 MHz ( period = 41.040 ns )                    ; Count1_Out[3]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 24.37 MHz ( period = 41.040 ns )                    ; Counter_Out[5]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 24.37 MHz ( period = 41.040 ns )                    ; Counter_Out[6]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 24.37 MHz ( period = 41.030 ns )                    ; Count1_Out[1]   ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 24.37 MHz ( period = 41.029 ns )                    ; Count1_Out[1]   ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; 24.38 MHz ( period = 41.025 ns )                    ; Count1_Out[1]   ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; 24.38 MHz ( period = 41.021 ns )                    ; Count2_Out[0]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 24.39 MHz ( period = 41.008 ns )                    ; Counter_Out[7]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 24.39 MHz ( period = 41.004 ns )                    ; Counter_Out[2]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 24.39 MHz ( period = 41.004 ns )                    ; Counter_Out[4]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 24.39 MHz ( period = 40.996 ns )                    ; Count3_Out[3]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; 24.40 MHz ( period = 40.983 ns )                    ; Counter_Out[1]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; 24.40 MHz ( period = 40.976 ns )                    ; Counter_Out[3]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 24.41 MHz ( period = 40.969 ns )                    ; Count1_Out[3]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 24.41 MHz ( period = 40.969 ns )                    ; Counter_Out[5]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 24.41 MHz ( period = 40.969 ns )                    ; Counter_Out[6]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 24.42 MHz ( period = 40.951 ns )                    ; Counter_Out[8]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; 24.42 MHz ( period = 40.950 ns )                    ; Count2_Out[2]   ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; 24.43 MHz ( period = 40.937 ns )                    ; Counter_Out[7]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; 24.43 MHz ( period = 40.933 ns )                    ; Counter_Out[2]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 24.43 MHz ( period = 40.933 ns )                    ; Counter_Out[4]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 24.44 MHz ( period = 40.922 ns )                    ; Count0_Out[1]   ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 24.44 MHz ( period = 40.922 ns )                    ; Count0_Out[1]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 24.44 MHz ( period = 40.922 ns )                    ; Count0_Out[1]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 24.44 MHz ( period = 40.919 ns )                    ; Count2_Out[3]   ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; 24.44 MHz ( period = 40.913 ns )                    ; Counter_Out[0]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; 24.44 MHz ( period = 40.912 ns )                    ; Counter_Out[1]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 24.45 MHz ( period = 40.905 ns )                    ; Counter_Out[3]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; 24.45 MHz ( period = 40.898 ns )                    ; Counter_Out[5]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 24.45 MHz ( period = 40.898 ns )                    ; Counter_Out[6]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 24.46 MHz ( period = 40.880 ns )                    ; Counter_Out[8]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; 24.47 MHz ( period = 40.866 ns )                    ; Counter_Out[7]  ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 24.47 MHz ( period = 40.862 ns )                    ; Counter_Out[4]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; 24.48 MHz ( period = 40.844 ns )                    ; Count0_Out[2]   ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 24.48 MHz ( period = 40.844 ns )                    ; Count0_Out[2]   ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 24.48 MHz ( period = 40.844 ns )                    ; Count0_Out[2]   ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 24.48 MHz ( period = 40.842 ns )                    ; Counter_Out[0]  ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.841 ns )                    ; Counter_Out[1]  ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.840 ns )                    ; Counter_Out[9]  ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.828 ns )                    ; Count1_Out[0]   ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.827 ns )                    ; Count1_Out[0]   ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.827 ns )                    ; Count2_Out[0]   ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.827 ns )                    ; Counter_Out[5]  ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 24.49 MHz ( period = 40.827 ns )                    ; Counter_Out[6]  ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 24.50 MHz ( period = 40.823 ns )                    ; Count1_Out[0]   ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; 24.50 MHz ( period = 40.809 ns )                    ; Counter_Out[8]  ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 24.50 MHz ( period = 40.809 ns )                    ; Counter_Out[10] ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 24.51 MHz ( period = 40.795 ns )                    ; Counter_Out[7]  ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; 24.52 MHz ( period = 40.791 ns )                    ; Counter_Out[4]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; 24.53 MHz ( period = 40.774 ns )                    ; Counter_Out[2]  ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; 24.53 MHz ( period = 40.771 ns )                    ; Counter_Out[0]  ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; 24.53 MHz ( period = 40.770 ns )                    ; Counter_Out[1]  ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; 24.53 MHz ( period = 40.769 ns )                    ; Counter_Out[9]  ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; 24.53 MHz ( period = 40.763 ns )                    ; Count3_Out[1]   ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; 24.54 MHz ( period = 40.756 ns )                    ; Counter_Out[5]  ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 1.471 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[0]'                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From            ; To              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 245.70 MHz ( period = 4.070 ns )                    ; Counter_Out[0]  ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 245.70 MHz ( period = 4.070 ns )                    ; Counter_Out[0]  ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 245.70 MHz ( period = 4.070 ns )                    ; Counter_Out[0]  ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.150 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; Counter_Out[0]  ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; Counter_Out[0]  ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 247.46 MHz ( period = 4.041 ns )                    ; Counter_Out[0]  ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; Counter_Out[0]  ; Count0_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.961 ns                ;
; N/A                                     ; 262.61 MHz ( period = 3.808 ns )                    ; Counter_Out[0]  ; Count0_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.890 ns                ;
; N/A                                     ; 267.59 MHz ( period = 3.737 ns )                    ; Counter_Out[0]  ; Count0_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.819 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; Count2_Out[1]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; Count2_Out[1]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 277.39 MHz ( period = 3.605 ns )                    ; Count2_Out[1]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.720 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; Count2_Out[2]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; Count2_Out[2]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 286.70 MHz ( period = 3.488 ns )                    ; Count2_Out[2]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.603 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; Counter_Out[0]  ; Count1_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; Counter_Out[0]  ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 287.03 MHz ( period = 3.484 ns )                    ; Counter_Out[0]  ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.566 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; Count1_Out[1]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; Count1_Out[1]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 290.70 MHz ( period = 3.440 ns )                    ; Count1_Out[1]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.553 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; Count1_Out[1]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; Count1_Out[1]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 292.83 MHz ( period = 3.415 ns )                    ; Count1_Out[1]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.528 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; Count2_Out[0]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; Count2_Out[0]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 297.18 MHz ( period = 3.365 ns )                    ; Count2_Out[0]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.478 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; Count0_Out[3]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; Count0_Out[3]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 300.39 MHz ( period = 3.329 ns )                    ; Count0_Out[3]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.442 ns                ;
; N/A                                     ; 301.39 MHz ( period = 3.318 ns )                    ; Count2_Out[1]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.433 ns                ;
; N/A                                     ; 302.11 MHz ( period = 3.310 ns )                    ; Counter_Out[1]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.425 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; Count0_Out[3]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; Count0_Out[3]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 303.03 MHz ( period = 3.300 ns )                    ; Count0_Out[3]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.413 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; Count2_Out[3]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; Count2_Out[3]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 306.47 MHz ( period = 3.263 ns )                    ; Count2_Out[3]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.378 ns                ;
; N/A                                     ; 307.98 MHz ( period = 3.247 ns )                    ; Count2_Out[1]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.362 ns                ;
; N/A                                     ; 308.74 MHz ( period = 3.239 ns )                    ; Counter_Out[1]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.354 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; Count1_Out[0]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; Count1_Out[0]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 308.83 MHz ( period = 3.238 ns )                    ; Count1_Out[0]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.351 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; Count1_Out[0]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; Count1_Out[0]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 311.24 MHz ( period = 3.213 ns )                    ; Count1_Out[0]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.326 ns                ;
; N/A                                     ; 312.40 MHz ( period = 3.201 ns )                    ; Count2_Out[2]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.316 ns                ;
; N/A                                     ; 315.56 MHz ( period = 3.169 ns )                    ; Counter_Out[0]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.284 ns                ;
; N/A                                     ; 315.66 MHz ( period = 3.168 ns )                    ; Counter_Out[1]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 318.17 MHz ( period = 3.143 ns )                    ; Count3_Out[3]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 318.67 MHz ( period = 3.138 ns )                    ; Count0_Out[3]   ; Count0_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.253 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; Count1_Out[2]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; Count1_Out[2]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 319.28 MHz ( period = 3.132 ns )                    ; Count1_Out[2]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 319.49 MHz ( period = 3.130 ns )                    ; Count2_Out[2]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.245 ns                ;
; N/A                                     ; 321.75 MHz ( period = 3.108 ns )                    ; Count0_Out[1]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 321.75 MHz ( period = 3.108 ns )                    ; Count0_Out[1]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 321.75 MHz ( period = 3.108 ns )                    ; Count0_Out[1]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.221 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; Count1_Out[2]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; Count1_Out[2]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 321.85 MHz ( period = 3.107 ns )                    ; Count1_Out[2]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.220 ns                ;
; N/A                                     ; 322.79 MHz ( period = 3.098 ns )                    ; Counter_Out[0]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.213 ns                ;
; N/A                                     ; 322.89 MHz ( period = 3.097 ns )                    ; Counter_Out[1]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.212 ns                ;
; N/A                                     ; 323.94 MHz ( period = 3.087 ns )                    ; Count1_Out[1]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.202 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; Counter_Out[0]  ; Count1_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 324.68 MHz ( period = 3.080 ns )                    ; Counter_Out[0]  ; Count2_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.162 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Count0_Out[1]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Count0_Out[1]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Count0_Out[1]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.192 ns                ;
; N/A                                     ; 324.78 MHz ( period = 3.079 ns )                    ; Counter_Out[0]  ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.161 ns                ;
; N/A                                     ; 324.89 MHz ( period = 3.078 ns )                    ; Count2_Out[0]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.191 ns                ;
; N/A                                     ; 325.52 MHz ( period = 3.072 ns )                    ; Count3_Out[3]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.187 ns                ;
; N/A                                     ; 326.05 MHz ( period = 3.067 ns )                    ; Count0_Out[3]   ; Count0_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.182 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; Count0_Out[2]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; Count0_Out[2]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; Count0_Out[2]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.143 ns                ;
; N/A                                     ; 330.03 MHz ( period = 3.030 ns )                    ; Counter_Out[2]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 330.36 MHz ( period = 3.027 ns )                    ; Counter_Out[0]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 330.47 MHz ( period = 3.026 ns )                    ; Counter_Out[1]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.141 ns                ;
; N/A                                     ; 331.56 MHz ( period = 3.016 ns )                    ; Count1_Out[1]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.131 ns                ;
; N/A                                     ; 332.56 MHz ( period = 3.007 ns )                    ; Count2_Out[0]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 333.11 MHz ( period = 3.002 ns )                    ; Counter_Out[3]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.117 ns                ;
; N/A                                     ; 333.22 MHz ( period = 3.001 ns )                    ; Count0_Out[2]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 333.22 MHz ( period = 3.001 ns )                    ; Count0_Out[2]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 333.22 MHz ( period = 3.001 ns )                    ; Count0_Out[2]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 333.78 MHz ( period = 2.996 ns )                    ; Count0_Out[3]   ; Count0_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.111 ns                ;
; N/A                                     ; 334.11 MHz ( period = 2.993 ns )                    ; Count1_Out[3]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 334.11 MHz ( period = 2.993 ns )                    ; Count1_Out[3]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 334.11 MHz ( period = 2.993 ns )                    ; Count1_Out[3]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.106 ns                ;
; N/A                                     ; 336.02 MHz ( period = 2.976 ns )                    ; Count2_Out[3]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 336.93 MHz ( period = 2.968 ns )                    ; Count1_Out[3]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 336.93 MHz ( period = 2.968 ns )                    ; Count1_Out[3]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 336.93 MHz ( period = 2.968 ns )                    ; Count1_Out[3]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.081 ns                ;
; N/A                                     ; 337.95 MHz ( period = 2.959 ns )                    ; Counter_Out[2]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.074 ns                ;
; N/A                                     ; 338.29 MHz ( period = 2.956 ns )                    ; Counter_Out[0]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.071 ns                ;
; N/A                                     ; 338.41 MHz ( period = 2.955 ns )                    ; Counter_Out[1]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.070 ns                ;
; N/A                                     ; 341.18 MHz ( period = 2.931 ns )                    ; Counter_Out[3]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 342.82 MHz ( period = 2.917 ns )                    ; Count0_Out[1]   ; Count0_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 343.64 MHz ( period = 2.910 ns )                    ; Count3_Out[1]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.025 ns                ;
; N/A                                     ; 344.23 MHz ( period = 2.905 ns )                    ; Count2_Out[3]   ; Count2_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 346.26 MHz ( period = 2.888 ns )                    ; Counter_Out[2]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 346.26 MHz ( period = 2.888 ns )                    ; Counter_Out[4]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; Count1_Out[0]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 346.62 MHz ( period = 2.885 ns )                    ; Counter_Out[0]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 2.000 ns                ;
; N/A                                     ; 346.74 MHz ( period = 2.884 ns )                    ; Counter_Out[1]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 347.58 MHz ( period = 2.877 ns )                    ; Count3_Out[0]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.990 ns                ;
; N/A                                     ; 349.53 MHz ( period = 2.861 ns )                    ; Count2_Out[1]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 349.65 MHz ( period = 2.860 ns )                    ; Counter_Out[3]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.975 ns                ;
; N/A                                     ; 350.51 MHz ( period = 2.853 ns )                    ; Counter_Out[5]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 351.12 MHz ( period = 2.848 ns )                    ; Count3_Out[2]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.963 ns                ;
; N/A                                     ; 351.37 MHz ( period = 2.846 ns )                    ; Count0_Out[1]   ; Count0_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.961 ns                ;
; N/A                                     ; 352.24 MHz ( period = 2.839 ns )                    ; Count0_Out[2]   ; Count0_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 352.24 MHz ( period = 2.839 ns )                    ; Count3_Out[1]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.954 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; Counter_Out[2]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 354.99 MHz ( period = 2.817 ns )                    ; Counter_Out[4]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.932 ns                ;
; N/A                                     ; 355.37 MHz ( period = 2.814 ns )                    ; Count1_Out[0]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 355.37 MHz ( period = 2.814 ns )                    ; Counter_Out[0]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.929 ns                ;
; N/A                                     ; 355.49 MHz ( period = 2.813 ns )                    ; Counter_Out[1]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.928 ns                ;
; N/A                                     ; 356.38 MHz ( period = 2.806 ns )                    ; Count3_Out[0]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.919 ns                ;
; N/A                                     ; 358.55 MHz ( period = 2.789 ns )                    ; Counter_Out[3]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; Counter_Out[5]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 359.45 MHz ( period = 2.782 ns )                    ; Counter_Out[6]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 359.84 MHz ( period = 2.779 ns )                    ; Count1_Out[2]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.894 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; Count3_Out[2]   ; Count3_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.892 ns                ;
; N/A                                     ; 360.36 MHz ( period = 2.775 ns )                    ; Count0_Out[1]   ; Count0_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 361.27 MHz ( period = 2.768 ns )                    ; Count0_Out[2]   ; Count0_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.883 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; Counter_Out[2]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; Counter_Out[4]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.861 ns                ;
; N/A                                     ; 364.43 MHz ( period = 2.744 ns )                    ; Count2_Out[2]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.859 ns                ;
; N/A                                     ; 364.56 MHz ( period = 2.743 ns )                    ; Count0_Out[3]   ; Count1_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 364.56 MHz ( period = 2.743 ns )                    ; Count0_Out[3]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 364.56 MHz ( period = 2.743 ns )                    ; Count0_Out[3]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 364.56 MHz ( period = 2.743 ns )                    ; Counter_Out[0]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 367.92 MHz ( period = 2.718 ns )                    ; Counter_Out[3]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.833 ns                ;
; N/A                                     ; 368.87 MHz ( period = 2.711 ns )                    ; Counter_Out[5]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 368.87 MHz ( period = 2.711 ns )                    ; Counter_Out[6]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.826 ns                ;
; N/A                                     ; 369.28 MHz ( period = 2.708 ns )                    ; Count1_Out[2]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.823 ns                ;
; N/A                                     ; 370.78 MHz ( period = 2.697 ns )                    ; Count0_Out[2]   ; Count0_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.812 ns                ;
; N/A                                     ; 373.27 MHz ( period = 2.679 ns )                    ; Counter_Out[7]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.794 ns                ;
; N/A                                     ; 373.83 MHz ( period = 2.675 ns )                    ; Counter_Out[2]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 373.83 MHz ( period = 2.675 ns )                    ; Counter_Out[4]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.790 ns                ;
; N/A                                     ; 374.25 MHz ( period = 2.672 ns )                    ; Counter_Out[0]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.787 ns                ;
; N/A                                     ; 374.95 MHz ( period = 2.667 ns )                    ; Count2_Out[1]   ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 376.79 MHz ( period = 2.654 ns )                    ; Counter_Out[1]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.769 ns                ;
; N/A                                     ; 377.79 MHz ( period = 2.647 ns )                    ; Counter_Out[3]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.762 ns                ;
; N/A                                     ; 378.79 MHz ( period = 2.640 ns )                    ; Count1_Out[3]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 378.79 MHz ( period = 2.640 ns )                    ; Counter_Out[5]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 378.79 MHz ( period = 2.640 ns )                    ; Counter_Out[6]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.755 ns                ;
; N/A                                     ; 380.23 MHz ( period = 2.630 ns )                    ; Count1_Out[1]   ; Count1_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.745 ns                ;
; N/A                                     ; 380.37 MHz ( period = 2.629 ns )                    ; Count1_Out[1]   ; Count2_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.744 ns                ;
; N/A                                     ; 380.95 MHz ( period = 2.625 ns )                    ; Count1_Out[1]   ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; 381.53 MHz ( period = 2.621 ns )                    ; Count2_Out[0]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.734 ns                ;
; N/A                                     ; 383.44 MHz ( period = 2.608 ns )                    ; Counter_Out[7]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.723 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; Counter_Out[2]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; Counter_Out[4]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.719 ns                ;
; N/A                                     ; 385.21 MHz ( period = 2.596 ns )                    ; Count3_Out[3]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.711 ns                ;
; N/A                                     ; 387.15 MHz ( period = 2.583 ns )                    ; Counter_Out[1]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.698 ns                ;
; N/A                                     ; 388.20 MHz ( period = 2.576 ns )                    ; Counter_Out[3]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.691 ns                ;
; N/A                                     ; 389.26 MHz ( period = 2.569 ns )                    ; Count1_Out[3]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 389.26 MHz ( period = 2.569 ns )                    ; Counter_Out[5]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 389.26 MHz ( period = 2.569 ns )                    ; Counter_Out[6]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.684 ns                ;
; N/A                                     ; 392.00 MHz ( period = 2.551 ns )                    ; Counter_Out[8]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.666 ns                ;
; N/A                                     ; 392.16 MHz ( period = 2.550 ns )                    ; Count2_Out[2]   ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.667 ns                ;
; N/A                                     ; 394.17 MHz ( period = 2.537 ns )                    ; Counter_Out[7]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.652 ns                ;
; N/A                                     ; 394.79 MHz ( period = 2.533 ns )                    ; Counter_Out[2]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 394.79 MHz ( period = 2.533 ns )                    ; Counter_Out[4]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; Count0_Out[1]   ; Count1_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; Count0_Out[1]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 396.51 MHz ( period = 2.522 ns )                    ; Count0_Out[1]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.637 ns                ;
; N/A                                     ; 396.98 MHz ( period = 2.519 ns )                    ; Count2_Out[3]   ; Count2_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.634 ns                ;
; N/A                                     ; 397.93 MHz ( period = 2.513 ns )                    ; Counter_Out[0]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.628 ns                ;
; N/A                                     ; 398.09 MHz ( period = 2.512 ns )                    ; Counter_Out[1]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 399.20 MHz ( period = 2.505 ns )                    ; Counter_Out[3]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.620 ns                ;
; N/A                                     ; 400.32 MHz ( period = 2.498 ns )                    ; Counter_Out[5]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 400.32 MHz ( period = 2.498 ns )                    ; Counter_Out[6]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.613 ns                ;
; N/A                                     ; 403.23 MHz ( period = 2.480 ns )                    ; Counter_Out[8]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.595 ns                ;
; N/A                                     ; 405.52 MHz ( period = 2.466 ns )                    ; Counter_Out[7]  ; Counter_Out[12] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.581 ns                ;
; N/A                                     ; 406.17 MHz ( period = 2.462 ns )                    ; Counter_Out[4]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; 409.17 MHz ( period = 2.444 ns )                    ; Count0_Out[2]   ; Count1_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 409.17 MHz ( period = 2.444 ns )                    ; Count0_Out[2]   ; Count1_Out[2]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 409.17 MHz ( period = 2.444 ns )                    ; Count0_Out[2]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.559 ns                ;
; N/A                                     ; 409.50 MHz ( period = 2.442 ns )                    ; Counter_Out[0]  ; Counter_Out[6]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.557 ns                ;
; N/A                                     ; 409.67 MHz ( period = 2.441 ns )                    ; Counter_Out[1]  ; Counter_Out[4]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.556 ns                ;
; N/A                                     ; 409.84 MHz ( period = 2.440 ns )                    ; Counter_Out[9]  ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.555 ns                ;
; N/A                                     ; 411.86 MHz ( period = 2.428 ns )                    ; Count1_Out[0]   ; Count1_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.543 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; Count1_Out[0]   ; Count2_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; Count2_Out[0]   ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; Counter_Out[5]  ; Counter_Out[9]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 412.03 MHz ( period = 2.427 ns )                    ; Counter_Out[6]  ; Counter_Out[10] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.542 ns                ;
; N/A                                     ; 412.71 MHz ( period = 2.423 ns )                    ; Count1_Out[0]   ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.538 ns                ;
; N/A                                     ; 415.11 MHz ( period = 2.409 ns )                    ; Counter_Out[8]  ; Counter_Out[13] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 415.11 MHz ( period = 2.409 ns )                    ; Counter_Out[10] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.524 ns                ;
; N/A                                     ; 417.54 MHz ( period = 2.395 ns )                    ; Counter_Out[7]  ; Counter_Out[11] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.510 ns                ;
; N/A                                     ; 418.24 MHz ( period = 2.391 ns )                    ; Counter_Out[4]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.506 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[2]  ; Counter_Out[7]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.489 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[0]  ; Counter_Out[5]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[1]  ; Counter_Out[3]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.485 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[9]  ; Counter_Out[14] ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.484 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Count3_Out[1]   ; Count3_Out[1]   ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.478 ns                ;
; N/A                                     ; Restricted to 420.17 MHz ( period = 2.380 ns )      ; Counter_Out[5]  ; Counter_Out[8]  ; SW[0]      ; SW[0]    ; None                        ; None                      ; 1.471 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                 ;                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------+-----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[3]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]   ; Count1_Out[0]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]   ; Count2_Out[0]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]   ; Count3_Out[0]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]   ; Count2_Out[3]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count1_Out[3]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]   ; Count0_Out[3]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[3]   ; Count3_Out[3]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[1]   ; Count3_Out[1]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count0_Out[1]   ; SW[3]      ; SW[3]    ; None                       ; None                       ; 0.824 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[2]'                                                                                                                                                                   ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From          ; To            ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Count1_Out[0] ; Count1_Out[0] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0] ; Count2_Out[0] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0] ; Count3_Out[0] ; SW[2]      ; SW[2]    ; None                       ; None                       ; 0.407 ns                 ;
+------------------------------------------+---------------+---------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[1]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]   ; Count1_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]   ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]   ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[3]   ; Count3_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[1]   ; Count3_Out[1]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[0]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count0_Out[1]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]   ; Count2_Out[1]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]   ; Count0_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 0.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[2]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[2]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]  ; Counter_Out[1]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]   ; Count1_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]   ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[1]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count0_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count1_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[9]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]   ; Count2_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]   ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[11] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[13] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[2]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[4]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[6]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13] ; Counter_Out[15] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]   ; Count0_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]   ; Count1_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count3_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[1]   ; Count3_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count2_Out[0]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]  ; Counter_Out[8]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count1_Out[1]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count1_Out[2]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]  ; Counter_Out[10] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10] ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]   ; Count2_Out[3]   ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]  ; Counter_Out[12] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11] ; Counter_Out[14] ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]  ; Counter_Out[3]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]  ; Counter_Out[5]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]  ; Counter_Out[7]  ; SW[1]      ; SW[1]    ; None                       ; None                       ; 1.347 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------------------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]                                       ; Count1_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]                                       ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[15]                                     ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[3]                                       ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.813 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11]                                     ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[1]                                       ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13]                                     ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14]                                     ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count0_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.824 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.828 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10]                                     ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12]                                     ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]                                       ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 0.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[2]                                       ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[2]                                       ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.028 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.154 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count1_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.155 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.200 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11]                                     ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13]                                     ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[14]                                     ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count1_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10]                                     ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12]                                     ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.240 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]                                       ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.271 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11]                                     ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.272 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[13]                                     ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count0_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.286 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[1]                                       ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.297 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.298 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10]                                     ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12]                                     ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]                                       ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11]                                     ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.347 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[1]                                       ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10]                                     ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[12]                                     ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[2]                                       ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.385 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]                                       ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]                                       ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[2]                                       ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.413 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[11]                                     ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.415 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[2]                                       ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.416 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.418 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.432 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[2]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.442 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]                                       ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.445 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10]                                     ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.453 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count1_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.454 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]                                       ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.461 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.486 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[10]                                     ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]                                       ; Count2_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[9]                                      ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.581 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.595 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]                                       ; Count3_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.624 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.627 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]                                       ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]                                       ; Count2_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.634 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[1]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[2]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[8]                                      ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[3]                                       ; Count3_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[3]                                       ; Count3_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.719 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count0_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[1]                                       ; Count2_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[1]                                       ; Count3_Out[0]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[7]                                      ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.794 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[2]                                       ; Count0_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.812 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count1_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count1_Out[2]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]                                       ; Count1_Out[3]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[2]                                       ; Count2_Out[1]   ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.861 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[6]                                      ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[8]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[10] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[12] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[5]                                      ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.975 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[1]                                      ; Counter_Out[9]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[0]                                      ; Counter_Out[11] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[2]                                      ; Counter_Out[13] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[4]                                      ; Counter_Out[15] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[3]                                      ; Counter_Out[14] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.046 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                 ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SW[0]'                                                                                                                                                                       ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From            ; To              ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Count1_Out[0]   ; Count1_Out[0]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[0]   ; Count2_Out[0]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[0]   ; Count3_Out[0]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count2_Out[3]   ; Count2_Out[3]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; Counter_Out[15] ; Counter_Out[15] ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count1_Out[3]   ; Count1_Out[3]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count0_Out[3]   ; Count0_Out[3]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.559 ns                 ;
; Not operational: Clock Skew > Data Delay ; Count3_Out[3]   ; Count3_Out[3]   ; SW[0]      ; SW[0]    ; None                       ; None                       ; 0.577 ns                 ;
+------------------------------------------+-----------------+-----------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+--------+-----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To              ; To Clock ;
+-------+--------------+------------+--------+-----------------+----------+
; N/A   ; None         ; 2.846 ns   ; SW[17] ; Counter_Out[15] ; SW[4]    ;
; N/A   ; None         ; 2.775 ns   ; SW[17] ; Counter_Out[14] ; SW[4]    ;
; N/A   ; None         ; 2.704 ns   ; SW[17] ; Counter_Out[13] ; SW[4]    ;
; N/A   ; None         ; 2.633 ns   ; SW[17] ; Counter_Out[12] ; SW[4]    ;
; N/A   ; None         ; 2.562 ns   ; SW[17] ; Counter_Out[11] ; SW[4]    ;
; N/A   ; None         ; 2.491 ns   ; SW[17] ; Counter_Out[10] ; SW[4]    ;
; N/A   ; None         ; 2.420 ns   ; SW[17] ; Counter_Out[9]  ; SW[4]    ;
; N/A   ; None         ; 2.349 ns   ; SW[17] ; Counter_Out[8]  ; SW[4]    ;
; N/A   ; None         ; 2.190 ns   ; SW[17] ; Counter_Out[7]  ; SW[4]    ;
; N/A   ; None         ; 2.138 ns   ; SW[17] ; Counter_Out[15] ; SW[3]    ;
; N/A   ; None         ; 2.119 ns   ; SW[17] ; Counter_Out[6]  ; SW[4]    ;
; N/A   ; None         ; 2.067 ns   ; SW[17] ; Counter_Out[14] ; SW[3]    ;
; N/A   ; None         ; 2.048 ns   ; SW[17] ; Counter_Out[5]  ; SW[4]    ;
; N/A   ; None         ; 1.996 ns   ; SW[17] ; Counter_Out[13] ; SW[3]    ;
; N/A   ; None         ; 1.977 ns   ; SW[17] ; Counter_Out[4]  ; SW[4]    ;
; N/A   ; None         ; 1.925 ns   ; SW[17] ; Counter_Out[12] ; SW[3]    ;
; N/A   ; None         ; 1.906 ns   ; SW[17] ; Counter_Out[3]  ; SW[4]    ;
; N/A   ; None         ; 1.884 ns   ; SW[17] ; Counter_Out[15] ; SW[2]    ;
; N/A   ; None         ; 1.854 ns   ; SW[17] ; Counter_Out[11] ; SW[3]    ;
; N/A   ; None         ; 1.813 ns   ; SW[17] ; Counter_Out[14] ; SW[2]    ;
; N/A   ; None         ; 1.783 ns   ; SW[17] ; Counter_Out[10] ; SW[3]    ;
; N/A   ; None         ; 1.742 ns   ; SW[17] ; Counter_Out[13] ; SW[2]    ;
; N/A   ; None         ; 1.712 ns   ; SW[17] ; Counter_Out[9]  ; SW[3]    ;
; N/A   ; None         ; 1.671 ns   ; SW[17] ; Counter_Out[12] ; SW[2]    ;
; N/A   ; None         ; 1.641 ns   ; SW[17] ; Counter_Out[8]  ; SW[3]    ;
; N/A   ; None         ; 1.621 ns   ; SW[17] ; Counter_Out[2]  ; SW[4]    ;
; N/A   ; None         ; 1.600 ns   ; SW[17] ; Counter_Out[11] ; SW[2]    ;
; N/A   ; None         ; 1.529 ns   ; SW[17] ; Counter_Out[10] ; SW[2]    ;
; N/A   ; None         ; 1.482 ns   ; SW[17] ; Counter_Out[7]  ; SW[3]    ;
; N/A   ; None         ; 1.458 ns   ; SW[17] ; Counter_Out[9]  ; SW[2]    ;
; N/A   ; None         ; 1.411 ns   ; SW[17] ; Counter_Out[6]  ; SW[3]    ;
; N/A   ; None         ; 1.387 ns   ; SW[17] ; Counter_Out[8]  ; SW[2]    ;
; N/A   ; None         ; 1.342 ns   ; SW[17] ; Counter_Out[15] ; SW[1]    ;
; N/A   ; None         ; 1.340 ns   ; SW[17] ; Counter_Out[5]  ; SW[3]    ;
; N/A   ; None         ; 1.271 ns   ; SW[17] ; Counter_Out[14] ; SW[1]    ;
; N/A   ; None         ; 1.269 ns   ; SW[17] ; Counter_Out[4]  ; SW[3]    ;
; N/A   ; None         ; 1.234 ns   ; SW[17] ; Counter_Out[1]  ; SW[4]    ;
; N/A   ; None         ; 1.228 ns   ; SW[17] ; Counter_Out[7]  ; SW[2]    ;
; N/A   ; None         ; 1.200 ns   ; SW[17] ; Counter_Out[13] ; SW[1]    ;
; N/A   ; None         ; 1.198 ns   ; SW[17] ; Counter_Out[3]  ; SW[3]    ;
; N/A   ; None         ; 1.157 ns   ; SW[17] ; Counter_Out[6]  ; SW[2]    ;
; N/A   ; None         ; 1.129 ns   ; SW[17] ; Counter_Out[12] ; SW[1]    ;
; N/A   ; None         ; 1.086 ns   ; SW[17] ; Counter_Out[5]  ; SW[2]    ;
; N/A   ; None         ; 1.058 ns   ; SW[17] ; Counter_Out[11] ; SW[1]    ;
; N/A   ; None         ; 1.015 ns   ; SW[17] ; Counter_Out[4]  ; SW[2]    ;
; N/A   ; None         ; 0.987 ns   ; SW[17] ; Counter_Out[10] ; SW[1]    ;
; N/A   ; None         ; 0.944 ns   ; SW[17] ; Counter_Out[3]  ; SW[2]    ;
; N/A   ; None         ; 0.916 ns   ; SW[17] ; Counter_Out[9]  ; SW[1]    ;
; N/A   ; None         ; 0.913 ns   ; SW[17] ; Counter_Out[2]  ; SW[3]    ;
; N/A   ; None         ; 0.845 ns   ; SW[17] ; Counter_Out[8]  ; SW[1]    ;
; N/A   ; None         ; 0.686 ns   ; SW[17] ; Counter_Out[7]  ; SW[1]    ;
; N/A   ; None         ; 0.659 ns   ; SW[17] ; Counter_Out[2]  ; SW[2]    ;
; N/A   ; None         ; 0.624 ns   ; SW[17] ; Counter_Out[15] ; SW[0]    ;
; N/A   ; None         ; 0.615 ns   ; SW[17] ; Counter_Out[6]  ; SW[1]    ;
; N/A   ; None         ; 0.553 ns   ; SW[17] ; Counter_Out[14] ; SW[0]    ;
; N/A   ; None         ; 0.544 ns   ; SW[17] ; Counter_Out[5]  ; SW[1]    ;
; N/A   ; None         ; 0.526 ns   ; SW[17] ; Counter_Out[1]  ; SW[3]    ;
; N/A   ; None         ; 0.482 ns   ; SW[17] ; Counter_Out[13] ; SW[0]    ;
; N/A   ; None         ; 0.473 ns   ; SW[17] ; Counter_Out[4]  ; SW[1]    ;
; N/A   ; None         ; 0.411 ns   ; SW[17] ; Counter_Out[12] ; SW[0]    ;
; N/A   ; None         ; 0.402 ns   ; SW[17] ; Counter_Out[3]  ; SW[1]    ;
; N/A   ; None         ; 0.340 ns   ; SW[17] ; Counter_Out[11] ; SW[0]    ;
; N/A   ; None         ; 0.272 ns   ; SW[17] ; Counter_Out[1]  ; SW[2]    ;
; N/A   ; None         ; 0.269 ns   ; SW[17] ; Counter_Out[10] ; SW[0]    ;
; N/A   ; None         ; 0.198 ns   ; SW[17] ; Counter_Out[9]  ; SW[0]    ;
; N/A   ; None         ; 0.127 ns   ; SW[17] ; Counter_Out[8]  ; SW[0]    ;
; N/A   ; None         ; 0.117 ns   ; SW[17] ; Counter_Out[2]  ; SW[1]    ;
; N/A   ; None         ; 0.043 ns   ; SW[17] ; Counter_Out[15] ; CLOCK_50 ;
; N/A   ; None         ; -0.028 ns  ; SW[17] ; Counter_Out[14] ; CLOCK_50 ;
; N/A   ; None         ; -0.032 ns  ; SW[17] ; Counter_Out[7]  ; SW[0]    ;
; N/A   ; None         ; -0.099 ns  ; SW[17] ; Counter_Out[13] ; CLOCK_50 ;
; N/A   ; None         ; -0.103 ns  ; SW[17] ; Counter_Out[6]  ; SW[0]    ;
; N/A   ; None         ; -0.170 ns  ; SW[17] ; Counter_Out[12] ; CLOCK_50 ;
; N/A   ; None         ; -0.174 ns  ; SW[17] ; Counter_Out[5]  ; SW[0]    ;
; N/A   ; None         ; -0.241 ns  ; SW[17] ; Counter_Out[11] ; CLOCK_50 ;
; N/A   ; None         ; -0.245 ns  ; SW[17] ; Counter_Out[4]  ; SW[0]    ;
; N/A   ; None         ; -0.270 ns  ; SW[17] ; Counter_Out[1]  ; SW[1]    ;
; N/A   ; None         ; -0.312 ns  ; SW[17] ; Counter_Out[10] ; CLOCK_50 ;
; N/A   ; None         ; -0.316 ns  ; SW[17] ; Counter_Out[3]  ; SW[0]    ;
; N/A   ; None         ; -0.383 ns  ; SW[17] ; Counter_Out[9]  ; CLOCK_50 ;
; N/A   ; None         ; -0.454 ns  ; SW[17] ; Counter_Out[8]  ; CLOCK_50 ;
; N/A   ; None         ; -0.601 ns  ; SW[17] ; Counter_Out[2]  ; SW[0]    ;
; N/A   ; None         ; -0.613 ns  ; SW[17] ; Counter_Out[7]  ; CLOCK_50 ;
; N/A   ; None         ; -0.684 ns  ; SW[17] ; Counter_Out[6]  ; CLOCK_50 ;
; N/A   ; None         ; -0.755 ns  ; SW[17] ; Counter_Out[5]  ; CLOCK_50 ;
; N/A   ; None         ; -0.826 ns  ; SW[17] ; Counter_Out[4]  ; CLOCK_50 ;
; N/A   ; None         ; -0.897 ns  ; SW[17] ; Counter_Out[3]  ; CLOCK_50 ;
; N/A   ; None         ; -0.988 ns  ; SW[17] ; Counter_Out[1]  ; SW[0]    ;
; N/A   ; None         ; -1.182 ns  ; SW[17] ; Counter_Out[2]  ; CLOCK_50 ;
; N/A   ; None         ; -1.569 ns  ; SW[17] ; Counter_Out[1]  ; CLOCK_50 ;
+-------+--------------+------------+--------+-----------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                         ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+------------+------------+
; N/A                                     ; None                                                ; 55.109 ns  ; Count1_Out[2]                ; HEX1[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 55.062 ns  ; Count3_Out[3]                ; HEX3[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 55.061 ns  ; Count3_Out[3]                ; HEX3[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 55.054 ns  ; Count3_Out[3]                ; HEX3[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 55.021 ns  ; Count3_Out[3]                ; HEX3[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 55.017 ns  ; Count3_Out[3]                ; HEX3[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.969 ns  ; Count1_Out[3]                ; HEX1[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.960 ns  ; Count1_Out[2]                ; HEX1[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.938 ns  ; Count3_Out[1]                ; HEX3[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.932 ns  ; Count3_Out[1]                ; HEX3[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.930 ns  ; Count3_Out[1]                ; HEX3[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.926 ns  ; Count1_Out[2]                ; HEX1[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.913 ns  ; Count1_Out[2]                ; HEX1[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.899 ns  ; Count3_Out[1]                ; HEX3[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.899 ns  ; Counter_Out[0]               ; HEX0[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.895 ns  ; Count3_Out[1]                ; HEX3[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.878 ns  ; Counter_Out[0]               ; HEX0[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.868 ns  ; Count0_Out[3]                ; HEX0[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.848 ns  ; Counter_Out[0]               ; HEX0[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.844 ns  ; Count1_Out[0]                ; HEX1[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.844 ns  ; Count0_Out[3]                ; HEX0[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.820 ns  ; Count1_Out[3]                ; HEX1[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.817 ns  ; Count0_Out[3]                ; HEX0[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.793 ns  ; Count2_Out[3]                ; HEX2[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.787 ns  ; Count1_Out[3]                ; HEX1[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.772 ns  ; Count1_Out[3]                ; HEX1[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.766 ns  ; Count3_Out[3]                ; HEX3[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.753 ns  ; Count3_Out[3]                ; HEX3[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.701 ns  ; Count1_Out[0]                ; HEX1[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.699 ns  ; Count2_Out[0]                ; HEX2[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.688 ns  ; Count1_Out[2]                ; HEX1[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.666 ns  ; Count1_Out[0]                ; HEX1[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.665 ns  ; Count1_Out[2]                ; HEX1[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.641 ns  ; Count3_Out[1]                ; HEX3[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.641 ns  ; Count2_Out[3]                ; HEX2[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.638 ns  ; Count1_Out[0]                ; HEX1[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.623 ns  ; Count1_Out[2]                ; HEX1[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.622 ns  ; Counter_Out[0]               ; HEX0[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.617 ns  ; Count3_Out[1]                ; HEX3[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.614 ns  ; Count2_Out[3]                ; HEX2[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.592 ns  ; Counter_Out[0]               ; HEX0[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.586 ns  ; Counter_Out[0]               ; HEX0[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.584 ns  ; Count2_Out[3]                ; HEX2[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.583 ns  ; Count0_Out[3]                ; HEX0[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.578 ns  ; Count2_Out[1]                ; HEX2[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.574 ns  ; Count2_Out[3]                ; HEX2[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.563 ns  ; Counter_Out[0]               ; HEX0[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.557 ns  ; Count0_Out[3]                ; HEX0[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.553 ns  ; Count0_Out[3]                ; HEX0[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.552 ns  ; Count2_Out[0]                ; HEX2[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.544 ns  ; Count1_Out[3]                ; HEX1[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.540 ns  ; Counter_Out[5]               ; GPIO_0[11] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.530 ns  ; Count0_Out[2]                ; HEX0[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.525 ns  ; Count1_Out[3]                ; HEX1[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.524 ns  ; Count0_Out[3]                ; HEX0[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.523 ns  ; Count2_Out[0]                ; HEX2[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.505 ns  ; Count0_Out[2]                ; HEX0[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.503 ns  ; Count0_Out[1]                ; HEX0[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.500 ns  ; Counter_Out[4]               ; GPIO_0[9]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.490 ns  ; Count2_Out[0]                ; HEX2[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.482 ns  ; Count2_Out[0]                ; HEX2[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.480 ns  ; Count0_Out[1]                ; HEX0[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.479 ns  ; Count1_Out[3]                ; HEX1[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.478 ns  ; Count0_Out[2]                ; HEX0[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.475 ns  ; Counter_Out[1]               ; GPIO_0[3]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.451 ns  ; Count0_Out[1]                ; HEX0[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.434 ns  ; Count2_Out[2]                ; HEX2[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.420 ns  ; Count2_Out[1]                ; HEX2[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.413 ns  ; Count1_Out[0]                ; HEX1[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.399 ns  ; Count1_Out[0]                ; HEX1[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.398 ns  ; Count2_Out[1]                ; HEX2[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.370 ns  ; Count2_Out[1]                ; HEX2[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.362 ns  ; Count2_Out[1]                ; HEX2[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.356 ns  ; Count1_Out[0]                ; HEX1[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.329 ns  ; Count3_Out[0]                ; HEX3[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.326 ns  ; Count3_Out[0]                ; HEX3[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.320 ns  ; Count3_Out[0]                ; HEX3[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.300 ns  ; Count3_Out[2]                ; HEX3[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.296 ns  ; Counter_Out[8]               ; GPIO_0[17] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.294 ns  ; Count3_Out[2]                ; HEX3[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.293 ns  ; Count3_Out[2]                ; HEX3[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.286 ns  ; Count3_Out[0]                ; HEX3[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.284 ns  ; Count3_Out[0]                ; HEX3[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.281 ns  ; Count2_Out[2]                ; HEX2[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.261 ns  ; Count3_Out[2]                ; HEX3[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.257 ns  ; Count3_Out[2]                ; HEX3[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.255 ns  ; Count2_Out[2]                ; HEX2[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.248 ns  ; Counter_Out[12]              ; GPIO_0[25] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.245 ns  ; Count0_Out[2]                ; HEX0[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.236 ns  ; Counter_Out[7]               ; GPIO_0[15] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.226 ns  ; Count2_Out[2]                ; HEX2[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.224 ns  ; Counter_Out[3]               ; GPIO_0[7]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.219 ns  ; Count0_Out[1]                ; HEX0[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.218 ns  ; Count0_Out[2]                ; HEX0[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.217 ns  ; Count2_Out[2]                ; HEX2[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.216 ns  ; Count0_Out[2]                ; HEX0[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.198 ns  ; Counter_Out[9]               ; GPIO_0[19] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.194 ns  ; Count0_Out[1]                ; HEX0[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.193 ns  ; Count1_Out[1]                ; HEX1[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.190 ns  ; Count0_Out[1]                ; HEX0[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.186 ns  ; Count0_Out[2]                ; HEX0[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.179 ns  ; Counter_Out[2]               ; GPIO_0[5]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.169 ns  ; Counter_Out[11]              ; GPIO_0[23] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.163 ns  ; Counter_Out[10]              ; GPIO_0[21] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.162 ns  ; Count0_Out[1]                ; HEX0[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.131 ns  ; Counter_Out[13]              ; GPIO_0[27] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.051 ns  ; Count1_Out[1]                ; HEX1[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.029 ns  ; Count3_Out[0]                ; HEX3[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.020 ns  ; Count3_Out[0]                ; HEX3[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.015 ns  ; Count1_Out[1]                ; HEX1[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.012 ns  ; Counter_Out[6]               ; GPIO_0[13] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 54.003 ns  ; Count3_Out[2]                ; HEX3[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.993 ns  ; Count1_Out[1]                ; HEX1[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.980 ns  ; Count3_Out[2]                ; HEX3[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.883 ns  ; Counter_Out[15]              ; GPIO_0[31] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.865 ns  ; Counter_Out[0]               ; GPIO_0[1]  ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.768 ns  ; Count1_Out[1]                ; HEX1[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.749 ns  ; Count1_Out[1]                ; HEX1[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.739 ns  ; Count2_Out[3]                ; HEX2[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.704 ns  ; Count1_Out[1]                ; HEX1[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.661 ns  ; Counter_Out[1]               ; LEDR[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.659 ns  ; Count2_Out[3]                ; HEX2[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.646 ns  ; Count2_Out[0]                ; HEX2[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.641 ns  ; Counter_Out[14]              ; GPIO_0[29] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.568 ns  ; Counter_Out[2]               ; LEDR[2]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.565 ns  ; Count2_Out[0]                ; HEX2[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.525 ns  ; Count2_Out[1]                ; HEX2[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.446 ns  ; Count2_Out[1]                ; HEX2[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.435 ns  ; Counter_Out[0]               ; LEDR[0]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.417 ns  ; Counter_Out[15]              ; LEDR[15]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.381 ns  ; Count2_Out[2]                ; HEX2[1]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.367 ns  ; Counter_Out[14]              ; LEDR[14]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.297 ns  ; Count2_Out[2]                ; HEX2[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.187 ns  ; Counter_Out[4]               ; LEDR[4]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.173 ns  ; Counter_Out[7]               ; LEDR[7]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.158 ns  ; Counter_Out[6]               ; LEDR[6]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 53.156 ns  ; Counter_Out[3]               ; LEDR[3]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.939 ns  ; Counter_Out[12]              ; LEDR[12]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.927 ns  ; Counter_Out[13]              ; LEDR[13]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.921 ns  ; Counter_Out[11]              ; LEDR[11]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.917 ns  ; Counter_Out[9]               ; LEDR[9]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.911 ns  ; Counter_Out[5]               ; LEDR[5]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.910 ns  ; Counter_Out[10]              ; LEDR[10]   ; CLOCK_50   ;
; N/A                                     ; None                                                ; 52.872 ns  ; Counter_Out[8]               ; LEDR[8]    ; CLOCK_50   ;
; N/A                                     ; None                                                ; 49.772 ns  ; clock_div:U1|dflipflop:D31|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 48.252 ns  ; clock_div:U1|dflipflop:D30|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 47.705 ns  ; clock_div:U1|dflipflop:D29|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 46.519 ns  ; clock_div:U1|dflipflop:D28|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 44.629 ns  ; clock_div:U1|dflipflop:D27|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 43.119 ns  ; clock_div:U1|dflipflop:D26|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 42.425 ns  ; clock_div:U1|dflipflop:D25|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 40.712 ns  ; clock_div:U1|dflipflop:D24|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 39.383 ns  ; clock_div:U1|dflipflop:D23|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 38.028 ns  ; clock_div:U1|dflipflop:D22|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 37.958 ns  ; clock_div:U1|dflipflop:D21|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 35.896 ns  ; clock_div:U1|dflipflop:D20|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 34.241 ns  ; clock_div:U1|dflipflop:D19|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 33.276 ns  ; clock_div:U1|dflipflop:D18|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 32.584 ns  ; clock_div:U1|dflipflop:D17|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 31.611 ns  ; clock_div:U1|dflipflop:D16|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 29.154 ns  ; clock_div:U1|dflipflop:D15|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.745 ns  ; clock_div:U1|dflipflop:D14|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 27.362 ns  ; clock_div:U1|dflipflop:D13|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 25.820 ns  ; clock_div:U1|dflipflop:D12|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 23.938 ns  ; clock_div:U1|dflipflop:D11|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.500 ns  ; clock_div:U1|dflipflop:D10|Q ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 22.267 ns  ; clock_div:U1|dflipflop:D9|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 20.355 ns  ; clock_div:U1|dflipflop:D8|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 18.608 ns  ; clock_div:U1|dflipflop:D7|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.732 ns  ; clock_div:U1|dflipflop:D6|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 17.276 ns  ; clock_div:U1|dflipflop:D5|Q  ; GPIO_0[33] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.128 ns  ; Count1_Out[2]                ; HEX1[1]    ; SW[0]      ;
; N/A                                     ; None                                                ; 16.081 ns  ; Count3_Out[3]                ; HEX3[2]    ; SW[0]      ;
; N/A                                     ; None                                                ; 16.080 ns  ; Count3_Out[3]                ; HEX3[3]    ; SW[0]      ;
; N/A                                     ; None                                                ; 16.075 ns  ; Count1_Out[2]                ; HEX1[1]    ; SW[1]      ;
; N/A                                     ; None                                                ; 16.073 ns  ; Count3_Out[3]                ; HEX3[0]    ; SW[0]      ;
; N/A                                     ; None                                                ; 16.040 ns  ; Count3_Out[3]                ; HEX3[1]    ; SW[0]      ;
; N/A                                     ; None                                                ; 16.036 ns  ; Count3_Out[3]                ; HEX3[4]    ; SW[0]      ;
; N/A                                     ; None                                                ; 16.028 ns  ; Count3_Out[3]                ; HEX3[2]    ; SW[1]      ;
; N/A                                     ; None                                                ; 16.027 ns  ; Count3_Out[3]                ; HEX3[3]    ; SW[1]      ;
; N/A                                     ; None                                                ; 16.020 ns  ; Count3_Out[3]                ; HEX3[0]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.988 ns  ; Count1_Out[3]                ; HEX1[1]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.987 ns  ; Count3_Out[3]                ; HEX3[1]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.983 ns  ; Count3_Out[3]                ; HEX3[4]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.979 ns  ; Count1_Out[2]                ; HEX1[0]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.957 ns  ; Count3_Out[1]                ; HEX3[3]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.951 ns  ; Count3_Out[1]                ; HEX3[0]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.949 ns  ; Count3_Out[1]                ; HEX3[2]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.945 ns  ; Count1_Out[2]                ; HEX1[6]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.935 ns  ; Count1_Out[3]                ; HEX1[1]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.932 ns  ; Count1_Out[2]                ; HEX1[5]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.926 ns  ; Count1_Out[2]                ; HEX1[0]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.918 ns  ; Count3_Out[1]                ; HEX3[1]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.918 ns  ; Counter_Out[0]               ; HEX0[5]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.914 ns  ; Count3_Out[1]                ; HEX3[4]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.904 ns  ; Count3_Out[1]                ; HEX3[3]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.898 ns  ; Count3_Out[1]                ; HEX3[0]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.897 ns  ; Counter_Out[0]               ; HEX0[3]    ; SW[0]      ;
; N/A                                     ; None                                                ; 15.896 ns  ; Count3_Out[1]                ; HEX3[2]    ; SW[1]      ;
; N/A                                     ; None                                                ; 15.892 ns  ; Count1_Out[2]                ; HEX1[6]    ; SW[1]      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                              ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------+------------+------------+


+---------------------------------------------------------------------+
; tpd                                                                 ;
+-------+-------------------+-----------------+----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To         ;
+-------+-------------------+-----------------+----------+------------+
; N/A   ; None              ; 10.791 ns       ; SW[0]    ; GPIO_0[33] ;
; N/A   ; None              ; 10.738 ns       ; SW[1]    ; GPIO_0[33] ;
; N/A   ; None              ; 10.701 ns       ; CLOCK_50 ; GPIO_0[33] ;
; N/A   ; None              ; 9.415 ns        ; SW[3]    ; GPIO_0[33] ;
; N/A   ; None              ; 9.373 ns        ; SW[2]    ; GPIO_0[33] ;
; N/A   ; None              ; 7.898 ns        ; SW[4]    ; GPIO_0[33] ;
; N/A   ; None              ; 6.161 ns        ; SW[3]    ; LEDG[3]    ;
; N/A   ; None              ; 5.993 ns        ; SW[2]    ; LEDG[2]    ;
; N/A   ; None              ; 5.655 ns        ; SW[0]    ; LEDG[0]    ;
; N/A   ; None              ; 5.248 ns        ; SW[1]    ; LEDG[1]    ;
; N/A   ; None              ; 5.071 ns        ; SW[4]    ; LEDG[4]    ;
+-------+-------------------+-----------------+----------+------------+


+-------------------------------------------------------------------------------+
; th                                                                            ;
+---------------+-------------+-----------+--------+-----------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To              ; To Clock ;
+---------------+-------------+-----------+--------+-----------------+----------+
; N/A           ; None        ; 40.874 ns ; SW[17] ; Counter_Out[3]  ; CLOCK_50 ;
; N/A           ; None        ; 40.874 ns ; SW[17] ; Counter_Out[5]  ; CLOCK_50 ;
; N/A           ; None        ; 40.872 ns ; SW[17] ; Counter_Out[12] ; CLOCK_50 ;
; N/A           ; None        ; 40.871 ns ; SW[17] ; Counter_Out[15] ; CLOCK_50 ;
; N/A           ; None        ; 40.870 ns ; SW[17] ; Counter_Out[1]  ; CLOCK_50 ;
; N/A           ; None        ; 40.870 ns ; SW[17] ; Counter_Out[6]  ; CLOCK_50 ;
; N/A           ; None        ; 40.870 ns ; SW[17] ; Counter_Out[10] ; CLOCK_50 ;
; N/A           ; None        ; 40.869 ns ; SW[17] ; Counter_Out[8]  ; CLOCK_50 ;
; N/A           ; None        ; 40.584 ns ; SW[17] ; Counter_Out[2]  ; CLOCK_50 ;
; N/A           ; None        ; 40.582 ns ; SW[17] ; Counter_Out[4]  ; CLOCK_50 ;
; N/A           ; None        ; 40.578 ns ; SW[17] ; Counter_Out[7]  ; CLOCK_50 ;
; N/A           ; None        ; 40.575 ns ; SW[17] ; Counter_Out[14] ; CLOCK_50 ;
; N/A           ; None        ; 40.574 ns ; SW[17] ; Counter_Out[11] ; CLOCK_50 ;
; N/A           ; None        ; 40.574 ns ; SW[17] ; Counter_Out[13] ; CLOCK_50 ;
; N/A           ; None        ; 40.573 ns ; SW[17] ; Counter_Out[9]  ; CLOCK_50 ;
; N/A           ; None        ; 1.893 ns  ; SW[17] ; Counter_Out[3]  ; SW[0]    ;
; N/A           ; None        ; 1.893 ns  ; SW[17] ; Counter_Out[5]  ; SW[0]    ;
; N/A           ; None        ; 1.891 ns  ; SW[17] ; Counter_Out[12] ; SW[0]    ;
; N/A           ; None        ; 1.890 ns  ; SW[17] ; Counter_Out[15] ; SW[0]    ;
; N/A           ; None        ; 1.889 ns  ; SW[17] ; Counter_Out[1]  ; SW[0]    ;
; N/A           ; None        ; 1.889 ns  ; SW[17] ; Counter_Out[6]  ; SW[0]    ;
; N/A           ; None        ; 1.889 ns  ; SW[17] ; Counter_Out[10] ; SW[0]    ;
; N/A           ; None        ; 1.888 ns  ; SW[17] ; Counter_Out[8]  ; SW[0]    ;
; N/A           ; None        ; 1.840 ns  ; SW[17] ; Counter_Out[3]  ; SW[1]    ;
; N/A           ; None        ; 1.840 ns  ; SW[17] ; Counter_Out[5]  ; SW[1]    ;
; N/A           ; None        ; 1.838 ns  ; SW[17] ; Counter_Out[12] ; SW[1]    ;
; N/A           ; None        ; 1.837 ns  ; SW[17] ; Counter_Out[15] ; SW[1]    ;
; N/A           ; None        ; 1.836 ns  ; SW[17] ; Counter_Out[1]  ; SW[1]    ;
; N/A           ; None        ; 1.836 ns  ; SW[17] ; Counter_Out[6]  ; SW[1]    ;
; N/A           ; None        ; 1.836 ns  ; SW[17] ; Counter_Out[10] ; SW[1]    ;
; N/A           ; None        ; 1.835 ns  ; SW[17] ; Counter_Out[8]  ; SW[1]    ;
; N/A           ; None        ; 1.603 ns  ; SW[17] ; Counter_Out[2]  ; SW[0]    ;
; N/A           ; None        ; 1.601 ns  ; SW[17] ; Counter_Out[4]  ; SW[0]    ;
; N/A           ; None        ; 1.597 ns  ; SW[17] ; Counter_Out[7]  ; SW[0]    ;
; N/A           ; None        ; 1.594 ns  ; SW[17] ; Counter_Out[14] ; SW[0]    ;
; N/A           ; None        ; 1.593 ns  ; SW[17] ; Counter_Out[11] ; SW[0]    ;
; N/A           ; None        ; 1.593 ns  ; SW[17] ; Counter_Out[13] ; SW[0]    ;
; N/A           ; None        ; 1.592 ns  ; SW[17] ; Counter_Out[9]  ; SW[0]    ;
; N/A           ; None        ; 1.550 ns  ; SW[17] ; Counter_Out[2]  ; SW[1]    ;
; N/A           ; None        ; 1.548 ns  ; SW[17] ; Counter_Out[4]  ; SW[1]    ;
; N/A           ; None        ; 1.544 ns  ; SW[17] ; Counter_Out[7]  ; SW[1]    ;
; N/A           ; None        ; 1.541 ns  ; SW[17] ; Counter_Out[14] ; SW[1]    ;
; N/A           ; None        ; 1.540 ns  ; SW[17] ; Counter_Out[11] ; SW[1]    ;
; N/A           ; None        ; 1.540 ns  ; SW[17] ; Counter_Out[13] ; SW[1]    ;
; N/A           ; None        ; 1.539 ns  ; SW[17] ; Counter_Out[9]  ; SW[1]    ;
; N/A           ; None        ; 0.517 ns  ; SW[17] ; Counter_Out[3]  ; SW[3]    ;
; N/A           ; None        ; 0.517 ns  ; SW[17] ; Counter_Out[5]  ; SW[3]    ;
; N/A           ; None        ; 0.515 ns  ; SW[17] ; Counter_Out[12] ; SW[3]    ;
; N/A           ; None        ; 0.514 ns  ; SW[17] ; Counter_Out[15] ; SW[3]    ;
; N/A           ; None        ; 0.513 ns  ; SW[17] ; Counter_Out[1]  ; SW[3]    ;
; N/A           ; None        ; 0.513 ns  ; SW[17] ; Counter_Out[6]  ; SW[3]    ;
; N/A           ; None        ; 0.513 ns  ; SW[17] ; Counter_Out[10] ; SW[3]    ;
; N/A           ; None        ; 0.512 ns  ; SW[17] ; Counter_Out[8]  ; SW[3]    ;
; N/A           ; None        ; 0.475 ns  ; SW[17] ; Counter_Out[3]  ; SW[2]    ;
; N/A           ; None        ; 0.475 ns  ; SW[17] ; Counter_Out[5]  ; SW[2]    ;
; N/A           ; None        ; 0.473 ns  ; SW[17] ; Counter_Out[12] ; SW[2]    ;
; N/A           ; None        ; 0.472 ns  ; SW[17] ; Counter_Out[15] ; SW[2]    ;
; N/A           ; None        ; 0.471 ns  ; SW[17] ; Counter_Out[1]  ; SW[2]    ;
; N/A           ; None        ; 0.471 ns  ; SW[17] ; Counter_Out[6]  ; SW[2]    ;
; N/A           ; None        ; 0.471 ns  ; SW[17] ; Counter_Out[10] ; SW[2]    ;
; N/A           ; None        ; 0.470 ns  ; SW[17] ; Counter_Out[8]  ; SW[2]    ;
; N/A           ; None        ; 0.227 ns  ; SW[17] ; Counter_Out[2]  ; SW[3]    ;
; N/A           ; None        ; 0.225 ns  ; SW[17] ; Counter_Out[4]  ; SW[3]    ;
; N/A           ; None        ; 0.221 ns  ; SW[17] ; Counter_Out[7]  ; SW[3]    ;
; N/A           ; None        ; 0.218 ns  ; SW[17] ; Counter_Out[14] ; SW[3]    ;
; N/A           ; None        ; 0.217 ns  ; SW[17] ; Counter_Out[11] ; SW[3]    ;
; N/A           ; None        ; 0.217 ns  ; SW[17] ; Counter_Out[13] ; SW[3]    ;
; N/A           ; None        ; 0.216 ns  ; SW[17] ; Counter_Out[9]  ; SW[3]    ;
; N/A           ; None        ; 0.185 ns  ; SW[17] ; Counter_Out[2]  ; SW[2]    ;
; N/A           ; None        ; 0.183 ns  ; SW[17] ; Counter_Out[4]  ; SW[2]    ;
; N/A           ; None        ; 0.179 ns  ; SW[17] ; Counter_Out[7]  ; SW[2]    ;
; N/A           ; None        ; 0.176 ns  ; SW[17] ; Counter_Out[14] ; SW[2]    ;
; N/A           ; None        ; 0.175 ns  ; SW[17] ; Counter_Out[11] ; SW[2]    ;
; N/A           ; None        ; 0.175 ns  ; SW[17] ; Counter_Out[13] ; SW[2]    ;
; N/A           ; None        ; 0.174 ns  ; SW[17] ; Counter_Out[9]  ; SW[2]    ;
; N/A           ; None        ; -1.000 ns ; SW[17] ; Counter_Out[3]  ; SW[4]    ;
; N/A           ; None        ; -1.000 ns ; SW[17] ; Counter_Out[5]  ; SW[4]    ;
; N/A           ; None        ; -1.002 ns ; SW[17] ; Counter_Out[12] ; SW[4]    ;
; N/A           ; None        ; -1.003 ns ; SW[17] ; Counter_Out[15] ; SW[4]    ;
; N/A           ; None        ; -1.004 ns ; SW[17] ; Counter_Out[1]  ; SW[4]    ;
; N/A           ; None        ; -1.004 ns ; SW[17] ; Counter_Out[6]  ; SW[4]    ;
; N/A           ; None        ; -1.004 ns ; SW[17] ; Counter_Out[10] ; SW[4]    ;
; N/A           ; None        ; -1.005 ns ; SW[17] ; Counter_Out[8]  ; SW[4]    ;
; N/A           ; None        ; -1.290 ns ; SW[17] ; Counter_Out[2]  ; SW[4]    ;
; N/A           ; None        ; -1.292 ns ; SW[17] ; Counter_Out[4]  ; SW[4]    ;
; N/A           ; None        ; -1.296 ns ; SW[17] ; Counter_Out[7]  ; SW[4]    ;
; N/A           ; None        ; -1.299 ns ; SW[17] ; Counter_Out[14] ; SW[4]    ;
; N/A           ; None        ; -1.300 ns ; SW[17] ; Counter_Out[11] ; SW[4]    ;
; N/A           ; None        ; -1.300 ns ; SW[17] ; Counter_Out[13] ; SW[4]    ;
; N/A           ; None        ; -1.301 ns ; SW[17] ; Counter_Out[9]  ; SW[4]    ;
+---------------+-------------+-----------+--------+-----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Processing started: Wed Mar 09 17:16:26 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab08 -c lab08 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[4]" is an undefined clock
    Info: Assuming node "SW[3]" is an undefined clock
    Info: Assuming node "SW[2]" is an undefined clock
    Info: Assuming node "SW[1]" is an undefined clock
    Info: Assuming node "CLOCK_50" is an undefined clock
    Info: Assuming node "SW[0]" is an undefined clock
Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "clock_div:U1|dflipflop:D1|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D5|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D4|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D8|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D9|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D12|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D13|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D20|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D21|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D16|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D17|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D24|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D25|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D29|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D28|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D3|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D2|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~0" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D7|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D6|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~2" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D10|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~4" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D11|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D14|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D15|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~6" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D22|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D23|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~10" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D19|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~8" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D18|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~12" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D26|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D27|Q" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D30|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~14" as buffer
    Info: Detected ripple clock "clock_div:U1|dflipflop:D31|Q" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~1" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~3" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~5" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~7" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~11" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~9" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~13" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~15" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~16" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~17" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~19" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~20" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~18" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0~21" as buffer
    Info: Detected gated clock "clock_div:U1|Mux0" as buffer
Info: Clock "SW[4]" has Internal fmax of 294.2 MHz between source register "Counter_Out[0]" and destination register "Count2_Out[1]" (period= 3.399 ns)
    Info: + Longest register to register delay is 3.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
        Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'
        Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
        Info: Total cell delay = 0.960 ns ( 30.48 % )
        Info: Total interconnect delay = 2.190 ns ( 69.52 % )
    Info: - Smallest clock skew is -0.035 ns
        Info: + Shortest clock path from clock "SW[4]" to destination register is 6.239 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW[4]'
            Info: 2: + IC(1.512 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 4: + IC(0.977 ns) + CELL(0.537 ns) = 6.239 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
            Info: Total cell delay = 1.686 ns ( 27.02 % )
            Info: Total interconnect delay = 4.553 ns ( 72.98 % )
        Info: - Longest clock path from clock "SW[4]" to source register is 6.274 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW[4]'
            Info: 2: + IC(1.512 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.274 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
            Info: Total cell delay = 1.686 ns ( 26.87 % )
            Info: Total interconnect delay = 4.588 ns ( 73.13 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[3]" has Internal fmax of 237.64 MHz between source register "Counter_Out[0]" and destination register "Count2_Out[1]" (period= 4.208 ns)
    Info: + Longest register to register delay is 3.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
        Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'
        Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
        Info: Total cell delay = 0.960 ns ( 30.48 % )
        Info: Total interconnect delay = 2.190 ns ( 69.52 % )
    Info: - Smallest clock skew is -0.844 ns
        Info: + Shortest clock path from clock "SW[3]" to destination register is 6.947 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.839 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.369 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 5.433 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(0.977 ns) + CELL(0.537 ns) = 6.947 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
            Info: Total cell delay = 1.961 ns ( 28.23 % )
            Info: Total interconnect delay = 4.986 ns ( 71.77 % )
        Info: - Longest clock path from clock "SW[3]" to source register is 7.791 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.589 ns) + CELL(0.419 ns) = 3.007 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 3: + IC(0.733 ns) + CELL(0.438 ns) = 4.178 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(1.012 ns) + CELL(0.537 ns) = 7.791 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
            Info: Total cell delay = 2.393 ns ( 30.71 % )
            Info: Total interconnect delay = 5.398 ns ( 69.29 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[2]" has Internal fmax of 255.62 MHz between source register "Counter_Out[0]" and destination register "Count2_Out[1]" (period= 3.912 ns)
    Info: + Longest register to register delay is 3.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
        Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'
        Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
        Info: Total cell delay = 0.960 ns ( 30.48 % )
        Info: Total interconnect delay = 2.190 ns ( 69.52 % )
    Info: - Smallest clock skew is -0.548 ns
        Info: + Shortest clock path from clock "SW[2]" to destination register is 7.201 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.414 ns) + CELL(0.150 ns) = 2.563 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.093 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.623 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 5.687 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(0.977 ns) + CELL(0.537 ns) = 7.201 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
            Info: Total cell delay = 2.236 ns ( 31.05 % )
            Info: Total interconnect delay = 4.965 ns ( 68.95 % )
        Info: - Longest clock path from clock "SW[2]" to source register is 7.749 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.130 ns) + CELL(0.438 ns) = 2.567 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~19'
            Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.965 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 4: + IC(0.733 ns) + CELL(0.438 ns) = 4.136 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(1.012 ns) + CELL(0.537 ns) = 7.749 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
            Info: Total cell delay = 2.562 ns ( 33.06 % )
            Info: Total interconnect delay = 5.187 ns ( 66.94 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[1]" has Internal fmax of 211.19 MHz between source register "Counter_Out[0]" and destination register "Count2_Out[1]" (period= 4.735 ns)
    Info: + Longest register to register delay is 3.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
        Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'
        Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
        Info: Total cell delay = 0.960 ns ( 30.48 % )
        Info: Total interconnect delay = 2.190 ns ( 69.52 % )
    Info: - Smallest clock skew is -1.371 ns
        Info: + Shortest clock path from clock "SW[1]" to destination register is 7.743 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.573 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.105 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.635 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.165 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 6: + IC(2.064 ns) + CELL(0.000 ns) = 6.229 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 7: + IC(0.977 ns) + CELL(0.537 ns) = 7.743 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
            Info: Total cell delay = 2.511 ns ( 32.43 % )
            Info: Total interconnect delay = 5.232 ns ( 67.57 % )
        Info: - Longest clock path from clock "SW[1]" to source register is 9.114 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.182 ns) + CELL(0.419 ns) = 2.600 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~14'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.130 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
            Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 3.804 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 4.330 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 5.501 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.565 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.114 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
            Info: Total cell delay = 3.359 ns ( 36.86 % )
            Info: Total interconnect delay = 5.755 ns ( 63.14 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "CLOCK_50" has Internal fmax of 23.55 MHz between source register "Counter_Out[0]" and destination register "Count2_Out[1]" (period= 42.47 ns)
    Info: + Longest register to register delay is 3.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
        Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'
        Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
        Info: Total cell delay = 0.960 ns ( 30.48 % )
        Info: Total interconnect delay = 2.190 ns ( 69.52 % )
    Info: - Smallest clock skew is -39.106 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 9.042 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.536 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
            Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.872 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.404 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.934 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.464 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.528 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(0.977 ns) + CELL(0.537 ns) = 9.042 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
            Info: Total cell delay = 2.949 ns ( 32.61 % )
            Info: Total interconnect delay = 6.093 ns ( 67.39 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 48.148 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
            Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
            Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
            Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
            Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
            Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
            Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
            Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
            Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
            Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
            Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
            Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
            Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
            Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
            Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
            Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
            Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
            Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
            Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
            Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
            Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
            Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
            Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
            Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
            Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
            Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
            Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
            Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
            Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
            Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
            Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
            Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
            Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 48.148 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
            Info: Total cell delay = 27.481 ns ( 57.08 % )
            Info: Total interconnect delay = 20.667 ns ( 42.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "SW[0]" has Internal fmax of 245.7 MHz between source register "Counter_Out[0]" and destination register "Count2_Out[1]" (period= 4.07 ns)
    Info: + Longest register to register delay is 3.150 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
        Info: 2: + IC(1.477 ns) + CELL(0.150 ns) = 1.627 ns; Loc. = LCCOMB_X36_Y10_N30; Fanout = 11; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.300 ns) + CELL(0.150 ns) = 2.077 ns; Loc. = LCCOMB_X36_Y10_N12; Fanout = 3; COMB Node = 'Count2~0'
        Info: 4: + IC(0.413 ns) + CELL(0.660 ns) = 3.150 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
        Info: Total cell delay = 0.960 ns ( 30.48 % )
        Info: Total interconnect delay = 2.190 ns ( 69.52 % )
    Info: - Smallest clock skew is -0.706 ns
        Info: + Shortest clock path from clock "SW[0]" to destination register is 8.461 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.117 ns) + CELL(0.275 ns) = 2.391 ns; Loc. = LCCOMB_X47_Y16_N6; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~12'
            Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.790 ns; Loc. = LCCOMB_X47_Y16_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~13'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.186 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.712 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 4.883 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 6.947 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(0.977 ns) + CELL(0.537 ns) = 8.461 ns; Loc. = LCFF_X35_Y10_N23; Fanout = 10; REG Node = 'Count2_Out[1]'
            Info: Total cell delay = 2.820 ns ( 33.33 % )
            Info: Total interconnect delay = 5.641 ns ( 66.67 % )
        Info: - Longest clock path from clock "SW[0]" to source register is 9.167 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.338 ns) + CELL(0.438 ns) = 2.775 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
            Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.962 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.494 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 5.024 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.554 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.618 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(1.012 ns) + CELL(0.537 ns) = 9.167 ns; Loc. = LCFF_X47_Y8_N1; Fanout = 14; REG Node = 'Counter_Out[0]'
            Info: Total cell delay = 3.237 ns ( 35.31 % )
            Info: Total interconnect delay = 5.930 ns ( 64.69 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 18 non-operational path(s) clocked by clock "SW[3]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Count1_Out[0]" and destination pin or register "Count1_Out[0]" for clock "SW[3]" (Hold time is 418 ps)
    Info: + Largest clock skew is 0.809 ns
        Info: + Longest clock path from clock "SW[3]" to destination register is 7.758 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.589 ns) + CELL(0.419 ns) = 3.007 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 3: + IC(0.733 ns) + CELL(0.438 ns) = 4.178 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 6.242 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(0.979 ns) + CELL(0.537 ns) = 7.758 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 2.393 ns ( 30.85 % )
            Info: Total interconnect delay = 5.365 ns ( 69.15 % )
        Info: - Shortest clock path from clock "SW[3]" to source register is 6.949 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW[3]'
            Info: 2: + IC(1.690 ns) + CELL(0.150 ns) = 2.839 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.369 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 4: + IC(2.064 ns) + CELL(0.000 ns) = 5.433 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 5: + IC(0.979 ns) + CELL(0.537 ns) = 6.949 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 1.961 ns ( 28.22 % )
            Info: Total interconnect delay = 4.988 ns ( 71.78 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out[0]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock "SW[2]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Count1_Out[0]" and destination pin or register "Count1_Out[0]" for clock "SW[2]" (Hold time is 122 ps)
    Info: + Largest clock skew is 0.513 ns
        Info: + Longest clock path from clock "SW[2]" to destination register is 7.716 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.130 ns) + CELL(0.438 ns) = 2.567 ns; Loc. = LCCOMB_X47_Y16_N10; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~19'
            Info: 3: + IC(0.248 ns) + CELL(0.150 ns) = 2.965 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 4: + IC(0.733 ns) + CELL(0.438 ns) = 4.136 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 6.200 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(0.979 ns) + CELL(0.537 ns) = 7.716 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 2.562 ns ( 33.20 % )
            Info: Total interconnect delay = 5.154 ns ( 66.80 % )
        Info: - Shortest clock path from clock "SW[2]" to source register is 7.203 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW[2]'
            Info: 2: + IC(1.414 ns) + CELL(0.150 ns) = 2.563 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.093 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.623 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 5: + IC(2.064 ns) + CELL(0.000 ns) = 5.687 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 6: + IC(0.979 ns) + CELL(0.537 ns) = 7.203 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 2.236 ns ( 31.04 % )
            Info: Total interconnect delay = 4.967 ns ( 68.96 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out[0]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 82 non-operational path(s) clocked by clock "SW[1]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Count1_Out[0]" and destination pin or register "Count1_Out[0]" for clock "SW[1]" (Hold time is 945 ps)
    Info: + Largest clock skew is 1.336 ns
        Info: + Longest clock path from clock "SW[1]" to destination register is 9.081 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.182 ns) + CELL(0.419 ns) = 2.600 ns; Loc. = LCCOMB_X47_Y16_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~14'
            Info: 3: + IC(0.255 ns) + CELL(0.275 ns) = 3.130 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
            Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 3.804 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 4.330 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 5.501 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.565 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 9.081 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 3.359 ns ( 36.99 % )
            Info: Total interconnect delay = 5.722 ns ( 63.01 % )
        Info: - Shortest clock path from clock "SW[1]" to source register is 7.745 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW[1]'
            Info: 2: + IC(1.424 ns) + CELL(0.150 ns) = 2.573 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 3: + IC(0.257 ns) + CELL(0.275 ns) = 3.105 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 4: + IC(0.255 ns) + CELL(0.275 ns) = 3.635 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.165 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 6: + IC(2.064 ns) + CELL(0.000 ns) = 6.229 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 7: + IC(0.979 ns) + CELL(0.537 ns) = 7.745 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 2.511 ns ( 32.42 % )
            Info: Total interconnect delay = 5.234 ns ( 67.58 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out[0]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Count1_Out[0]" and destination pin or register "Count1_Out[0]" for clock "CLOCK_50" (Hold time is 38.68 ns)
    Info: + Largest clock skew is 39.071 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 48.115 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
            Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
            Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
            Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
            Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
            Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
            Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
            Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
            Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
            Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
            Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
            Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
            Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
            Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
            Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
            Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
            Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
            Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
            Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
            Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
            Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
            Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
            Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
            Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
            Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
            Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
            Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
            Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
            Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
            Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
            Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
            Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
            Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 38: + IC(0.979 ns) + CELL(0.537 ns) = 48.115 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 27.481 ns ( 57.12 % )
            Info: Total interconnect delay = 20.634 ns ( 42.88 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 9.044 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.536 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
            Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.872 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.404 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 4.934 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.464 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.528 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 9.044 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 2.949 ns ( 32.61 % )
            Info: Total interconnect delay = 6.095 ns ( 67.39 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out[0]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "SW[0]" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Count1_Out[0]" and destination pin or register "Count1_Out[0]" for clock "SW[0]" (Hold time is 280 ps)
    Info: + Largest clock skew is 0.671 ns
        Info: + Longest clock path from clock "SW[0]" to destination register is 9.134 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.338 ns) + CELL(0.438 ns) = 2.775 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
            Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.962 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
            Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.494 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
            Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 5.024 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
            Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.554 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 7.618 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 9.134 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 3.237 ns ( 35.44 % )
            Info: Total interconnect delay = 5.897 ns ( 64.56 % )
        Info: - Shortest clock path from clock "SW[0]" to source register is 8.463 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
            Info: 2: + IC(1.117 ns) + CELL(0.275 ns) = 2.391 ns; Loc. = LCCOMB_X47_Y16_N6; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~12'
            Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.790 ns; Loc. = LCCOMB_X47_Y16_N22; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~13'
            Info: 4: + IC(0.246 ns) + CELL(0.150 ns) = 3.186 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
            Info: 5: + IC(0.255 ns) + CELL(0.271 ns) = 3.712 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
            Info: 6: + IC(0.733 ns) + CELL(0.438 ns) = 4.883 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
            Info: 7: + IC(2.064 ns) + CELL(0.000 ns) = 6.947 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
            Info: 8: + IC(0.979 ns) + CELL(0.537 ns) = 8.463 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
            Info: Total cell delay = 2.820 ns ( 33.32 % )
            Info: Total interconnect delay = 5.643 ns ( 66.68 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X36_Y10_N8; Fanout = 1; COMB Node = 'Count1_Out[0]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X36_Y10_N9; Fanout = 10; REG Node = 'Count1_Out[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Counter_Out[15]" (data pin = "SW[17]", clock pin = "SW[4]") is 2.846 ns
    Info: + Longest pin to register delay is 9.156 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW[17]'
        Info: 2: + IC(6.456 ns) + CELL(0.414 ns) = 7.722 ns; Loc. = LCCOMB_X47_Y8_N4; Fanout = 2; COMB Node = 'Counter_Out[2]~21'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.793 ns; Loc. = LCCOMB_X47_Y8_N6; Fanout = 2; COMB Node = 'Counter_Out[3]~23'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.864 ns; Loc. = LCCOMB_X47_Y8_N8; Fanout = 2; COMB Node = 'Counter_Out[4]~25'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.935 ns; Loc. = LCCOMB_X47_Y8_N10; Fanout = 2; COMB Node = 'Counter_Out[5]~27'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.006 ns; Loc. = LCCOMB_X47_Y8_N12; Fanout = 2; COMB Node = 'Counter_Out[6]~29'
        Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 8.165 ns; Loc. = LCCOMB_X47_Y8_N14; Fanout = 2; COMB Node = 'Counter_Out[7]~31'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.236 ns; Loc. = LCCOMB_X47_Y8_N16; Fanout = 2; COMB Node = 'Counter_Out[8]~33'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.307 ns; Loc. = LCCOMB_X47_Y8_N18; Fanout = 2; COMB Node = 'Counter_Out[9]~35'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.378 ns; Loc. = LCCOMB_X47_Y8_N20; Fanout = 2; COMB Node = 'Counter_Out[10]~37'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.449 ns; Loc. = LCCOMB_X47_Y8_N22; Fanout = 2; COMB Node = 'Counter_Out[11]~39'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.520 ns; Loc. = LCCOMB_X47_Y8_N24; Fanout = 2; COMB Node = 'Counter_Out[12]~41'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.591 ns; Loc. = LCCOMB_X47_Y8_N26; Fanout = 2; COMB Node = 'Counter_Out[13]~43'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.662 ns; Loc. = LCCOMB_X47_Y8_N28; Fanout = 1; COMB Node = 'Counter_Out[14]~45'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 9.072 ns; Loc. = LCCOMB_X47_Y8_N30; Fanout = 1; COMB Node = 'Counter_Out[15]~46'
        Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 9.156 ns; Loc. = LCFF_X47_Y8_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 2.700 ns ( 29.49 % )
        Info: Total interconnect delay = 6.456 ns ( 70.51 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "SW[4]" to destination register is 6.274 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW[4]'
        Info: 2: + IC(1.512 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
        Info: 3: + IC(2.064 ns) + CELL(0.000 ns) = 4.725 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
        Info: 4: + IC(1.012 ns) + CELL(0.537 ns) = 6.274 ns; Loc. = LCFF_X47_Y8_N31; Fanout = 3; REG Node = 'Counter_Out[15]'
        Info: Total cell delay = 1.686 ns ( 26.87 % )
        Info: Total interconnect delay = 4.588 ns ( 73.13 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX1[1]" through register "Count1_Out[2]" is 55.109 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 48.115 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
        Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
        Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
        Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
        Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
        Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
        Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
        Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
        Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
        Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
        Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
        Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
        Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
        Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
        Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
        Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
        Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
        Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
        Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
        Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
        Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
        Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
        Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
        Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
        Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
        Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
        Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
        Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
        Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
        Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
        Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
        Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
        Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
        Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
        Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
        Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
        Info: 38: + IC(0.979 ns) + CELL(0.537 ns) = 48.115 ns; Loc. = LCFF_X36_Y10_N5; Fanout = 10; REG Node = 'Count1_Out[2]'
        Info: Total cell delay = 27.481 ns ( 57.12 % )
        Info: Total interconnect delay = 20.634 ns ( 42.88 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.744 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y10_N5; Fanout = 10; REG Node = 'Count1_Out[2]'
        Info: 2: + IC(2.803 ns) + CELL(0.420 ns) = 3.223 ns; Loc. = LCCOMB_X64_Y4_N26; Fanout = 1; COMB Node = 'bcd_to_7seg_decimal:U3|Mux5~0'
        Info: 3: + IC(0.732 ns) + CELL(2.789 ns) = 6.744 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1[1]'
        Info: Total cell delay = 3.209 ns ( 47.58 % )
        Info: Total interconnect delay = 3.535 ns ( 52.42 % )
Info: Longest tpd from source pin "SW[0]" to destination pin "GPIO_0[33]" is 10.791 ns
    Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW[0]'
    Info: 2: + IC(1.338 ns) + CELL(0.438 ns) = 2.775 ns; Loc. = LCCOMB_X47_Y16_N18; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~0'
    Info: 3: + IC(0.749 ns) + CELL(0.438 ns) = 3.962 ns; Loc. = LCCOMB_X48_Y14_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~1'
    Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 4.494 ns; Loc. = LCCOMB_X48_Y14_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~16'
    Info: 5: + IC(0.255 ns) + CELL(0.275 ns) = 5.024 ns; Loc. = LCCOMB_X48_Y14_N8; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~18'
    Info: 6: + IC(0.255 ns) + CELL(0.275 ns) = 5.554 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
    Info: 7: + IC(2.605 ns) + CELL(2.632 ns) = 10.791 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'GPIO_0[33]'
    Info: Total cell delay = 5.332 ns ( 49.41 % )
    Info: Total interconnect delay = 5.459 ns ( 50.59 % )
Info: th for register "Counter_Out[3]" (data pin = "SW[17]", clock pin = "CLOCK_50") is 40.874 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 48.148 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.568 ns) + CELL(0.787 ns) = 3.354 ns; Loc. = LCFF_X48_Y14_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D1|Q'
        Info: 3: + IC(0.300 ns) + CELL(0.787 ns) = 4.441 ns; Loc. = LCFF_X48_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D2|Q'
        Info: 4: + IC(0.436 ns) + CELL(0.787 ns) = 5.664 ns; Loc. = LCFF_X47_Y14_N31; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D3|Q'
        Info: 5: + IC(0.288 ns) + CELL(0.787 ns) = 6.739 ns; Loc. = LCFF_X47_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D4|Q'
        Info: 6: + IC(0.977 ns) + CELL(0.787 ns) = 8.503 ns; Loc. = LCFF_X49_Y15_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D5|Q'
        Info: 7: + IC(0.295 ns) + CELL(0.787 ns) = 9.585 ns; Loc. = LCFF_X49_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D6|Q'
        Info: 8: + IC(0.480 ns) + CELL(0.787 ns) = 10.852 ns; Loc. = LCFF_X49_Y14_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D7|Q'
        Info: 9: + IC(0.290 ns) + CELL(0.787 ns) = 11.929 ns; Loc. = LCFF_X49_Y14_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D8|Q'
        Info: 10: + IC(0.726 ns) + CELL(0.787 ns) = 13.442 ns; Loc. = LCFF_X51_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D9|Q'
        Info: 11: + IC(0.290 ns) + CELL(0.787 ns) = 14.519 ns; Loc. = LCFF_X51_Y14_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D10|Q'
        Info: 12: + IC(0.472 ns) + CELL(0.787 ns) = 15.778 ns; Loc. = LCFF_X50_Y14_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D11|Q'
        Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.855 ns; Loc. = LCFF_X50_Y14_N21; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D12|Q'
        Info: 14: + IC(0.762 ns) + CELL(0.787 ns) = 18.404 ns; Loc. = LCFF_X51_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D13|Q'
        Info: 15: + IC(0.291 ns) + CELL(0.787 ns) = 19.482 ns; Loc. = LCFF_X51_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D14|Q'
        Info: 16: + IC(0.759 ns) + CELL(0.787 ns) = 21.028 ns; Loc. = LCFF_X50_Y13_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D15|Q'
        Info: 17: + IC(0.292 ns) + CELL(0.787 ns) = 22.107 ns; Loc. = LCFF_X50_Y13_N27; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D16|Q'
        Info: 18: + IC(0.782 ns) + CELL(0.787 ns) = 23.676 ns; Loc. = LCFF_X50_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D17|Q'
        Info: 19: + IC(0.291 ns) + CELL(0.787 ns) = 24.754 ns; Loc. = LCFF_X50_Y16_N29; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D18|Q'
        Info: 20: + IC(0.486 ns) + CELL(0.787 ns) = 26.027 ns; Loc. = LCFF_X51_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D19|Q'
        Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 27.104 ns; Loc. = LCFF_X51_Y16_N13; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D20|Q'
        Info: 22: + IC(0.719 ns) + CELL(0.787 ns) = 28.610 ns; Loc. = LCFF_X54_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D21|Q'
        Info: 23: + IC(0.290 ns) + CELL(0.787 ns) = 29.687 ns; Loc. = LCFF_X54_Y16_N23; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D22|Q'
        Info: 24: + IC(0.971 ns) + CELL(0.787 ns) = 31.445 ns; Loc. = LCFF_X47_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D23|Q'
        Info: 25: + IC(0.296 ns) + CELL(0.787 ns) = 32.528 ns; Loc. = LCFF_X47_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D24|Q'
        Info: 26: + IC(0.473 ns) + CELL(0.787 ns) = 33.788 ns; Loc. = LCFF_X46_Y16_N15; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D25|Q'
        Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 34.865 ns; Loc. = LCFF_X46_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D26|Q'
        Info: 28: + IC(0.473 ns) + CELL(0.787 ns) = 36.125 ns; Loc. = LCFF_X45_Y16_N3; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D27|Q'
        Info: 29: + IC(0.292 ns) + CELL(0.787 ns) = 37.204 ns; Loc. = LCFF_X45_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D28|Q'
        Info: 30: + IC(0.691 ns) + CELL(0.787 ns) = 38.682 ns; Loc. = LCFF_X49_Y16_N19; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D29|Q'
        Info: 31: + IC(0.291 ns) + CELL(0.787 ns) = 39.760 ns; Loc. = LCFF_X49_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1|dflipflop:D30|Q'
        Info: 32: + IC(0.705 ns) + CELL(0.787 ns) = 41.252 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'clock_div:U1|dflipflop:D31|Q'
        Info: 33: + IC(0.493 ns) + CELL(0.419 ns) = 42.164 ns; Loc. = LCCOMB_X47_Y16_N14; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~15'
        Info: 34: + IC(0.254 ns) + CELL(0.420 ns) = 42.838 ns; Loc. = LCCOMB_X47_Y16_N24; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~20'
        Info: 35: + IC(0.255 ns) + CELL(0.271 ns) = 43.364 ns; Loc. = LCCOMB_X47_Y16_N26; Fanout = 1; COMB Node = 'clock_div:U1|Mux0~21'
        Info: 36: + IC(0.733 ns) + CELL(0.438 ns) = 44.535 ns; Loc. = LCCOMB_X48_Y14_N6; Fanout = 2; COMB Node = 'clock_div:U1|Mux0'
        Info: 37: + IC(2.064 ns) + CELL(0.000 ns) = 46.599 ns; Loc. = CLKCTRL_G2; Fanout = 31; COMB Node = 'clock_div:U1|Mux0~clkctrl'
        Info: 38: + IC(1.012 ns) + CELL(0.537 ns) = 48.148 ns; Loc. = LCFF_X47_Y8_N7; Fanout = 4; REG Node = 'Counter_Out[3]'
        Info: Total cell delay = 27.481 ns ( 57.08 % )
        Info: Total interconnect delay = 20.667 ns ( 42.92 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 7.540 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW[17]'
        Info: 2: + IC(6.188 ns) + CELL(0.416 ns) = 7.456 ns; Loc. = LCCOMB_X47_Y8_N6; Fanout = 1; COMB Node = 'Counter_Out[3]~22'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.540 ns; Loc. = LCFF_X47_Y8_N7; Fanout = 4; REG Node = 'Counter_Out[3]'
        Info: Total cell delay = 1.352 ns ( 17.93 % )
        Info: Total interconnect delay = 6.188 ns ( 82.07 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 174 megabytes
    Info: Processing ended: Wed Mar 09 17:16:42 2011
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:02


