

================================================================
== Vitis HLS Report for 'MuxWeightStream_Pipeline_VITIS_LOOP_314_1'
================================================================
* Date:           Mon Mar 10 15:35:52 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.377 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      578|      578|  5.780 us|  5.780 us|  578|  578|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_314_1  |      576|      576|         2|          1|          1|   576|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [tools.cpp:314->top.cpp:88]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %Conv_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %MM_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_1, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_2, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_3, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_4, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_5, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_6, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_7, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_8, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_9, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_10, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_11, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_12, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_13, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_14, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %fifo_SA_W_15, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%mode_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %mode_4" [tools.cpp:311->top.cpp:88]   --->   Operation 54 'read' 'mode_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%num_w_sa_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %num_w_sa" [tools.cpp:311->top.cpp:88]   --->   Operation 55 'read' 'num_w_sa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.36ns)   --->   "%store_ln314 = store i30 0, i30 %i" [tools.cpp:314->top.cpp:88]   --->   Operation 56 'store' 'store_ln314' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_318_2.i"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_3 = load i30 %i" [tools.cpp:314->top.cpp:88]   --->   Operation 58 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.78ns)   --->   "%icmp_ln314 = icmp_eq  i30 %i_3, i30 %num_w_sa_read" [tools.cpp:314->top.cpp:88]   --->   Operation 59 'icmp' 'icmp_ln314' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.78ns)   --->   "%i_4 = add i30 %i_3, i30 1" [tools.cpp:314->top.cpp:88]   --->   Operation 60 'add' 'i_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %icmp_ln314, void %VITIS_LOOP_318_2.split.i, void %MuxWeightStream.exit.exitStub" [tools.cpp:314->top.cpp:88]   --->   Operation 61 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln317 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:317->top.cpp:88]   --->   Operation 62 'specpipeline' 'specpipeline_ln317' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln316 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 576, i64 576, i64 576" [tools.cpp:316->top.cpp:88]   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln316' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln314 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [tools.cpp:314->top.cpp:88]   --->   Operation 64 'specloopname' 'specloopname_ln314' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln323 = br i1 %mode_4_read, void %if.then.3.3.i, void %if.else.3.3.i" [tools.cpp:323->top.cpp:88]   --->   Operation 65 'br' 'br_ln323' <Predicate = (!icmp_ln314)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.36ns)   --->   "%store_ln314 = store i30 %i_4, i30 %i" [tools.cpp:314->top.cpp:88]   --->   Operation 66 'store' 'store_ln314' <Predicate = (!icmp_ln314)> <Delay = 0.36>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 134 'ret' 'ret_ln0' <Predicate = (icmp_ln314)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.37>
ST_2 : Operation 67 [1/1] (1.52ns)   --->   "%MM_SA_W_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W" [tools.cpp:324->top.cpp:88]   --->   Operation 67 'read' 'MM_SA_W_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 68 [1/1] (1.52ns)   --->   "%MM_SA_W_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_1" [tools.cpp:324->top.cpp:88]   --->   Operation 68 'read' 'MM_SA_W_1_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 69 [1/1] (1.52ns)   --->   "%MM_SA_W_2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_2" [tools.cpp:324->top.cpp:88]   --->   Operation 69 'read' 'MM_SA_W_2_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 70 [1/1] (1.52ns)   --->   "%MM_SA_W_3_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_3" [tools.cpp:324->top.cpp:88]   --->   Operation 70 'read' 'MM_SA_W_3_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 71 [1/1] (1.52ns)   --->   "%MM_SA_W_4_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_4" [tools.cpp:324->top.cpp:88]   --->   Operation 71 'read' 'MM_SA_W_4_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 72 [1/1] (1.52ns)   --->   "%MM_SA_W_5_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_5" [tools.cpp:324->top.cpp:88]   --->   Operation 72 'read' 'MM_SA_W_5_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 73 [1/1] (1.52ns)   --->   "%MM_SA_W_6_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_6" [tools.cpp:324->top.cpp:88]   --->   Operation 73 'read' 'MM_SA_W_6_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 74 [1/1] (1.52ns)   --->   "%MM_SA_W_7_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_7" [tools.cpp:324->top.cpp:88]   --->   Operation 74 'read' 'MM_SA_W_7_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 75 [1/1] (1.52ns)   --->   "%MM_SA_W_8_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_8" [tools.cpp:324->top.cpp:88]   --->   Operation 75 'read' 'MM_SA_W_8_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 76 [1/1] (1.52ns)   --->   "%MM_SA_W_9_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_9" [tools.cpp:324->top.cpp:88]   --->   Operation 76 'read' 'MM_SA_W_9_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 77 [1/1] (1.52ns)   --->   "%MM_SA_W_10_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_10" [tools.cpp:324->top.cpp:88]   --->   Operation 77 'read' 'MM_SA_W_10_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 78 [1/1] (1.52ns)   --->   "%MM_SA_W_11_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_11" [tools.cpp:324->top.cpp:88]   --->   Operation 78 'read' 'MM_SA_W_11_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 79 [1/1] (1.52ns)   --->   "%MM_SA_W_12_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_12" [tools.cpp:324->top.cpp:88]   --->   Operation 79 'read' 'MM_SA_W_12_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 80 [1/1] (1.52ns)   --->   "%MM_SA_W_13_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_13" [tools.cpp:324->top.cpp:88]   --->   Operation 80 'read' 'MM_SA_W_13_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 81 [1/1] (1.52ns)   --->   "%MM_SA_W_14_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_14" [tools.cpp:324->top.cpp:88]   --->   Operation 81 'read' 'MM_SA_W_14_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 82 [1/1] (1.52ns)   --->   "%MM_SA_W_15_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %MM_SA_W_15" [tools.cpp:324->top.cpp:88]   --->   Operation 82 'read' 'MM_SA_W_15_read' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 1.52> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.52> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_2 : Operation 83 [1/1] (0.36ns)   --->   "%br_ln324 = br void %for.inc.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 83 'br' 'br_ln324' <Predicate = (!icmp_ln314 & !mode_4_read)> <Delay = 0.36>
ST_2 : Operation 84 [1/1] (1.49ns)   --->   "%Conv_SA_W_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W" [tools.cpp:326->top.cpp:88]   --->   Operation 84 'read' 'Conv_SA_W_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 85 [1/1] (1.49ns)   --->   "%Conv_SA_W_1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_1" [tools.cpp:326->top.cpp:88]   --->   Operation 85 'read' 'Conv_SA_W_1_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 86 [1/1] (1.49ns)   --->   "%Conv_SA_W_2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_2" [tools.cpp:326->top.cpp:88]   --->   Operation 86 'read' 'Conv_SA_W_2_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 87 [1/1] (1.49ns)   --->   "%Conv_SA_W_3_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_3" [tools.cpp:326->top.cpp:88]   --->   Operation 87 'read' 'Conv_SA_W_3_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 88 [1/1] (1.49ns)   --->   "%Conv_SA_W_4_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_4" [tools.cpp:326->top.cpp:88]   --->   Operation 88 'read' 'Conv_SA_W_4_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 89 [1/1] (1.49ns)   --->   "%Conv_SA_W_5_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_5" [tools.cpp:326->top.cpp:88]   --->   Operation 89 'read' 'Conv_SA_W_5_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 90 [1/1] (1.49ns)   --->   "%Conv_SA_W_6_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_6" [tools.cpp:326->top.cpp:88]   --->   Operation 90 'read' 'Conv_SA_W_6_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 91 [1/1] (1.49ns)   --->   "%Conv_SA_W_7_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_7" [tools.cpp:326->top.cpp:88]   --->   Operation 91 'read' 'Conv_SA_W_7_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 92 [1/1] (1.49ns)   --->   "%Conv_SA_W_8_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_8" [tools.cpp:326->top.cpp:88]   --->   Operation 92 'read' 'Conv_SA_W_8_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 93 [1/1] (1.49ns)   --->   "%Conv_SA_W_9_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_9" [tools.cpp:326->top.cpp:88]   --->   Operation 93 'read' 'Conv_SA_W_9_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 94 [1/1] (1.49ns)   --->   "%Conv_SA_W_10_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_10" [tools.cpp:326->top.cpp:88]   --->   Operation 94 'read' 'Conv_SA_W_10_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 95 [1/1] (1.49ns)   --->   "%Conv_SA_W_11_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_11" [tools.cpp:326->top.cpp:88]   --->   Operation 95 'read' 'Conv_SA_W_11_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 96 [1/1] (1.49ns)   --->   "%Conv_SA_W_12_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_12" [tools.cpp:326->top.cpp:88]   --->   Operation 96 'read' 'Conv_SA_W_12_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 97 [1/1] (1.49ns)   --->   "%Conv_SA_W_13_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_13" [tools.cpp:326->top.cpp:88]   --->   Operation 97 'read' 'Conv_SA_W_13_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 98 [1/1] (1.49ns)   --->   "%Conv_SA_W_14_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_14" [tools.cpp:326->top.cpp:88]   --->   Operation 98 'read' 'Conv_SA_W_14_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 99 [1/1] (1.49ns)   --->   "%Conv_SA_W_15_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %Conv_SA_W_15" [tools.cpp:326->top.cpp:88]   --->   Operation 99 'read' 'Conv_SA_W_15_read' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 100 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc.3.3.i"   --->   Operation 100 'br' 'br_ln0' <Predicate = (!icmp_ln314 & mode_4_read)> <Delay = 0.36>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%p_053 = phi i128 %MM_SA_W_3_read, void %if.then.3.3.i, i128 %Conv_SA_W_3_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 101 'phi' 'p_053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%p_051 = phi i128 %MM_SA_W_1_read, void %if.then.3.3.i, i128 %Conv_SA_W_1_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 102 'phi' 'p_051' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%p_050 = phi i128 %MM_SA_W_read, void %if.then.3.3.i, i128 %Conv_SA_W_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 103 'phi' 'p_050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_052 = phi i128 %MM_SA_W_2_read, void %if.then.3.3.i, i128 %Conv_SA_W_2_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 104 'phi' 'p_052' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_057 = phi i128 %MM_SA_W_7_read, void %if.then.3.3.i, i128 %Conv_SA_W_7_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 105 'phi' 'p_057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%p_055 = phi i128 %MM_SA_W_5_read, void %if.then.3.3.i, i128 %Conv_SA_W_5_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 106 'phi' 'p_055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%p_054 = phi i128 %MM_SA_W_4_read, void %if.then.3.3.i, i128 %Conv_SA_W_4_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 107 'phi' 'p_054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%p_056 = phi i128 %MM_SA_W_6_read, void %if.then.3.3.i, i128 %Conv_SA_W_6_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 108 'phi' 'p_056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_061 = phi i128 %MM_SA_W_11_read, void %if.then.3.3.i, i128 %Conv_SA_W_11_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 109 'phi' 'p_061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_059 = phi i128 %MM_SA_W_9_read, void %if.then.3.3.i, i128 %Conv_SA_W_9_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 110 'phi' 'p_059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_058 = phi i128 %MM_SA_W_8_read, void %if.then.3.3.i, i128 %Conv_SA_W_8_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 111 'phi' 'p_058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%p_060 = phi i128 %MM_SA_W_10_read, void %if.then.3.3.i, i128 %Conv_SA_W_10_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 112 'phi' 'p_060' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_064 = phi i128 %MM_SA_W_14_read, void %if.then.3.3.i, i128 %Conv_SA_W_14_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 113 'phi' 'p_064' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%p_062 = phi i128 %MM_SA_W_12_read, void %if.then.3.3.i, i128 %Conv_SA_W_12_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 114 'phi' 'p_062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%p_063 = phi i128 %MM_SA_W_13_read, void %if.then.3.3.i, i128 %Conv_SA_W_13_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 115 'phi' 'p_063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%temp = phi i128 %MM_SA_W_15_read, void %if.then.3.3.i, i128 %Conv_SA_W_15_read, void %if.else.3.3.i" [tools.cpp:324->top.cpp:88]   --->   Operation 116 'phi' 'temp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W, i128 %p_050" [tools.cpp:327->top.cpp:88]   --->   Operation 117 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 118 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_1, i128 %p_051" [tools.cpp:327->top.cpp:88]   --->   Operation 118 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 119 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_2, i128 %p_052" [tools.cpp:327->top.cpp:88]   --->   Operation 119 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 120 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_3, i128 %p_053" [tools.cpp:327->top.cpp:88]   --->   Operation 120 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 121 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_4, i128 %p_054" [tools.cpp:327->top.cpp:88]   --->   Operation 121 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 122 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_5, i128 %p_055" [tools.cpp:327->top.cpp:88]   --->   Operation 122 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 123 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_6, i128 %p_056" [tools.cpp:327->top.cpp:88]   --->   Operation 123 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 124 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_7, i128 %p_057" [tools.cpp:327->top.cpp:88]   --->   Operation 124 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 125 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_8, i128 %p_058" [tools.cpp:327->top.cpp:88]   --->   Operation 125 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 126 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_9, i128 %p_059" [tools.cpp:327->top.cpp:88]   --->   Operation 126 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 127 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_10, i128 %p_060" [tools.cpp:327->top.cpp:88]   --->   Operation 127 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 128 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_11, i128 %p_061" [tools.cpp:327->top.cpp:88]   --->   Operation 128 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 129 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_12, i128 %p_062" [tools.cpp:327->top.cpp:88]   --->   Operation 129 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 130 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_13, i128 %p_063" [tools.cpp:327->top.cpp:88]   --->   Operation 130 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 131 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_14, i128 %p_064" [tools.cpp:327->top.cpp:88]   --->   Operation 131 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 132 [1/1] (1.49ns)   --->   "%write_ln327 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %fifo_SA_W_15, i128 %temp" [tools.cpp:327->top.cpp:88]   --->   Operation 132 'write' 'write_ln327' <Predicate = true> <Delay = 1.49> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.49> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 8> <FIFO>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln314 = br void %VITIS_LOOP_318_2.i" [tools.cpp:314->top.cpp:88]   --->   Operation 133 'br' 'br_ln314' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ num_w_sa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ Conv_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mode_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MM_SA_W]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ MM_SA_W_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 010]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
specinterface_ln0       (specinterface    ) [ 000]
mode_4_read             (read             ) [ 011]
num_w_sa_read           (read             ) [ 000]
store_ln314             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_3                     (load             ) [ 000]
icmp_ln314              (icmp             ) [ 011]
i_4                     (add              ) [ 000]
br_ln314                (br               ) [ 000]
specpipeline_ln317      (specpipeline     ) [ 000]
speclooptripcount_ln316 (speclooptripcount) [ 000]
specloopname_ln314      (specloopname     ) [ 000]
br_ln323                (br               ) [ 000]
store_ln314             (store            ) [ 000]
MM_SA_W_read            (read             ) [ 000]
MM_SA_W_1_read          (read             ) [ 000]
MM_SA_W_2_read          (read             ) [ 000]
MM_SA_W_3_read          (read             ) [ 000]
MM_SA_W_4_read          (read             ) [ 000]
MM_SA_W_5_read          (read             ) [ 000]
MM_SA_W_6_read          (read             ) [ 000]
MM_SA_W_7_read          (read             ) [ 000]
MM_SA_W_8_read          (read             ) [ 000]
MM_SA_W_9_read          (read             ) [ 000]
MM_SA_W_10_read         (read             ) [ 000]
MM_SA_W_11_read         (read             ) [ 000]
MM_SA_W_12_read         (read             ) [ 000]
MM_SA_W_13_read         (read             ) [ 000]
MM_SA_W_14_read         (read             ) [ 000]
MM_SA_W_15_read         (read             ) [ 000]
br_ln324                (br               ) [ 000]
Conv_SA_W_read          (read             ) [ 000]
Conv_SA_W_1_read        (read             ) [ 000]
Conv_SA_W_2_read        (read             ) [ 000]
Conv_SA_W_3_read        (read             ) [ 000]
Conv_SA_W_4_read        (read             ) [ 000]
Conv_SA_W_5_read        (read             ) [ 000]
Conv_SA_W_6_read        (read             ) [ 000]
Conv_SA_W_7_read        (read             ) [ 000]
Conv_SA_W_8_read        (read             ) [ 000]
Conv_SA_W_9_read        (read             ) [ 000]
Conv_SA_W_10_read       (read             ) [ 000]
Conv_SA_W_11_read       (read             ) [ 000]
Conv_SA_W_12_read       (read             ) [ 000]
Conv_SA_W_13_read       (read             ) [ 000]
Conv_SA_W_14_read       (read             ) [ 000]
Conv_SA_W_15_read       (read             ) [ 000]
br_ln0                  (br               ) [ 000]
p_053                   (phi              ) [ 000]
p_051                   (phi              ) [ 000]
p_050                   (phi              ) [ 000]
p_052                   (phi              ) [ 000]
p_057                   (phi              ) [ 000]
p_055                   (phi              ) [ 000]
p_054                   (phi              ) [ 000]
p_056                   (phi              ) [ 000]
p_061                   (phi              ) [ 000]
p_059                   (phi              ) [ 000]
p_058                   (phi              ) [ 000]
p_060                   (phi              ) [ 000]
p_064                   (phi              ) [ 000]
p_062                   (phi              ) [ 000]
p_063                   (phi              ) [ 000]
temp                    (phi              ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
write_ln327             (write            ) [ 000]
br_ln314                (br               ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="num_w_sa">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_w_sa"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_SA_W">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_SA_W_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fifo_SA_W_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fifo_SA_W_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fifo_SA_W_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fifo_SA_W_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fifo_SA_W_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fifo_SA_W_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fifo_SA_W_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fifo_SA_W_9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fifo_SA_W_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fifo_SA_W_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fifo_SA_W_12">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fifo_SA_W_13">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fifo_SA_W_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="fifo_SA_W_15">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="Conv_SA_W">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="Conv_SA_W_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="Conv_SA_W_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="Conv_SA_W_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="Conv_SA_W_4">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="Conv_SA_W_5">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="Conv_SA_W_6">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="Conv_SA_W_7">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="Conv_SA_W_8">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="Conv_SA_W_9">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="Conv_SA_W_10">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="Conv_SA_W_11">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="Conv_SA_W_12">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="Conv_SA_W_13">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="Conv_SA_W_14">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="Conv_SA_W_15">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="mode_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode_4"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="MM_SA_W">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="MM_SA_W_1">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="MM_SA_W_2">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="MM_SA_W_3">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="MM_SA_W_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="MM_SA_W_5">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="MM_SA_W_6">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_6"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="MM_SA_W_7">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_7"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="MM_SA_W_8">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_8"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="MM_SA_W_9">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_9"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="MM_SA_W_10">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_10"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="MM_SA_W_11">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_11"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="MM_SA_W_12">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_12"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="MM_SA_W_13">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_13"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="MM_SA_W_14">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_14"/></StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="MM_SA_W_15">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MM_SA_W_15"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="i_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mode_4_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mode_4_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="num_w_sa_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="30" slack="0"/>
<pin id="146" dir="0" index="1" bw="30" slack="0"/>
<pin id="147" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_w_sa_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="MM_SA_W_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="128" slack="0"/>
<pin id="152" dir="0" index="1" bw="128" slack="0"/>
<pin id="153" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_read/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="MM_SA_W_1_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="128" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_1_read/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="MM_SA_W_2_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="128" slack="0"/>
<pin id="164" dir="0" index="1" bw="128" slack="0"/>
<pin id="165" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_2_read/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="MM_SA_W_3_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="128" slack="0"/>
<pin id="170" dir="0" index="1" bw="128" slack="0"/>
<pin id="171" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_3_read/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="MM_SA_W_4_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="128" slack="0"/>
<pin id="176" dir="0" index="1" bw="128" slack="0"/>
<pin id="177" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_4_read/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="MM_SA_W_5_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="128" slack="0"/>
<pin id="182" dir="0" index="1" bw="128" slack="0"/>
<pin id="183" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_5_read/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="MM_SA_W_6_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="128" slack="0"/>
<pin id="188" dir="0" index="1" bw="128" slack="0"/>
<pin id="189" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_6_read/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="MM_SA_W_7_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="128" slack="0"/>
<pin id="194" dir="0" index="1" bw="128" slack="0"/>
<pin id="195" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_7_read/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="MM_SA_W_8_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="128" slack="0"/>
<pin id="200" dir="0" index="1" bw="128" slack="0"/>
<pin id="201" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_8_read/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="MM_SA_W_9_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="128" slack="0"/>
<pin id="206" dir="0" index="1" bw="128" slack="0"/>
<pin id="207" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_9_read/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="MM_SA_W_10_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="128" slack="0"/>
<pin id="212" dir="0" index="1" bw="128" slack="0"/>
<pin id="213" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_10_read/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="MM_SA_W_11_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="128" slack="0"/>
<pin id="218" dir="0" index="1" bw="128" slack="0"/>
<pin id="219" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_11_read/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="MM_SA_W_12_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="0"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_12_read/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="MM_SA_W_13_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_13_read/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="MM_SA_W_14_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="0"/>
<pin id="236" dir="0" index="1" bw="128" slack="0"/>
<pin id="237" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_14_read/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="MM_SA_W_15_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="0"/>
<pin id="242" dir="0" index="1" bw="128" slack="0"/>
<pin id="243" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MM_SA_W_15_read/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="Conv_SA_W_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="128" slack="0"/>
<pin id="248" dir="0" index="1" bw="128" slack="0"/>
<pin id="249" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_read/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="Conv_SA_W_1_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="128" slack="0"/>
<pin id="254" dir="0" index="1" bw="128" slack="0"/>
<pin id="255" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_1_read/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="Conv_SA_W_2_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="128" slack="0"/>
<pin id="260" dir="0" index="1" bw="128" slack="0"/>
<pin id="261" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_2_read/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="Conv_SA_W_3_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="128" slack="0"/>
<pin id="266" dir="0" index="1" bw="128" slack="0"/>
<pin id="267" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_3_read/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="Conv_SA_W_4_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="128" slack="0"/>
<pin id="272" dir="0" index="1" bw="128" slack="0"/>
<pin id="273" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_4_read/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="Conv_SA_W_5_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="128" slack="0"/>
<pin id="278" dir="0" index="1" bw="128" slack="0"/>
<pin id="279" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_5_read/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="Conv_SA_W_6_read_read_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="128" slack="0"/>
<pin id="284" dir="0" index="1" bw="128" slack="0"/>
<pin id="285" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_6_read/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="Conv_SA_W_7_read_read_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="128" slack="0"/>
<pin id="290" dir="0" index="1" bw="128" slack="0"/>
<pin id="291" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_7_read/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="Conv_SA_W_8_read_read_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="128" slack="0"/>
<pin id="296" dir="0" index="1" bw="128" slack="0"/>
<pin id="297" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_8_read/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="Conv_SA_W_9_read_read_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="128" slack="0"/>
<pin id="302" dir="0" index="1" bw="128" slack="0"/>
<pin id="303" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_9_read/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="Conv_SA_W_10_read_read_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="128" slack="0"/>
<pin id="308" dir="0" index="1" bw="128" slack="0"/>
<pin id="309" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_10_read/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="Conv_SA_W_11_read_read_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="128" slack="0"/>
<pin id="314" dir="0" index="1" bw="128" slack="0"/>
<pin id="315" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_11_read/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="Conv_SA_W_12_read_read_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="128" slack="0"/>
<pin id="320" dir="0" index="1" bw="128" slack="0"/>
<pin id="321" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_12_read/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="Conv_SA_W_13_read_read_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="128" slack="0"/>
<pin id="326" dir="0" index="1" bw="128" slack="0"/>
<pin id="327" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_13_read/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="Conv_SA_W_14_read_read_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="0"/>
<pin id="332" dir="0" index="1" bw="128" slack="0"/>
<pin id="333" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_14_read/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="Conv_SA_W_15_read_read_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="128" slack="0"/>
<pin id="338" dir="0" index="1" bw="128" slack="0"/>
<pin id="339" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_SA_W_15_read/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="write_ln327_write_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="0" slack="0"/>
<pin id="344" dir="0" index="1" bw="128" slack="0"/>
<pin id="345" dir="0" index="2" bw="128" slack="0"/>
<pin id="346" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="write_ln327_write_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="128" slack="0"/>
<pin id="352" dir="0" index="2" bw="128" slack="0"/>
<pin id="353" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="write_ln327_write_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="0" slack="0"/>
<pin id="358" dir="0" index="1" bw="128" slack="0"/>
<pin id="359" dir="0" index="2" bw="128" slack="0"/>
<pin id="360" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="write_ln327_write_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="128" slack="0"/>
<pin id="366" dir="0" index="2" bw="128" slack="0"/>
<pin id="367" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="write_ln327_write_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="128" slack="0"/>
<pin id="373" dir="0" index="2" bw="128" slack="0"/>
<pin id="374" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="write_ln327_write_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="0" slack="0"/>
<pin id="379" dir="0" index="1" bw="128" slack="0"/>
<pin id="380" dir="0" index="2" bw="128" slack="0"/>
<pin id="381" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="write_ln327_write_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="0" slack="0"/>
<pin id="386" dir="0" index="1" bw="128" slack="0"/>
<pin id="387" dir="0" index="2" bw="128" slack="0"/>
<pin id="388" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="write_ln327_write_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="0" slack="0"/>
<pin id="393" dir="0" index="1" bw="128" slack="0"/>
<pin id="394" dir="0" index="2" bw="128" slack="0"/>
<pin id="395" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="write_ln327_write_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="0" slack="0"/>
<pin id="400" dir="0" index="1" bw="128" slack="0"/>
<pin id="401" dir="0" index="2" bw="128" slack="0"/>
<pin id="402" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="write_ln327_write_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="0" slack="0"/>
<pin id="407" dir="0" index="1" bw="128" slack="0"/>
<pin id="408" dir="0" index="2" bw="128" slack="0"/>
<pin id="409" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="write_ln327_write_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="0" slack="0"/>
<pin id="414" dir="0" index="1" bw="128" slack="0"/>
<pin id="415" dir="0" index="2" bw="128" slack="0"/>
<pin id="416" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="write_ln327_write_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="0" slack="0"/>
<pin id="421" dir="0" index="1" bw="128" slack="0"/>
<pin id="422" dir="0" index="2" bw="128" slack="0"/>
<pin id="423" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="write_ln327_write_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="128" slack="0"/>
<pin id="429" dir="0" index="2" bw="128" slack="0"/>
<pin id="430" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="write_ln327_write_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="0" slack="0"/>
<pin id="435" dir="0" index="1" bw="128" slack="0"/>
<pin id="436" dir="0" index="2" bw="128" slack="0"/>
<pin id="437" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="write_ln327_write_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="0" slack="0"/>
<pin id="442" dir="0" index="1" bw="128" slack="0"/>
<pin id="443" dir="0" index="2" bw="128" slack="0"/>
<pin id="444" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="write_ln327_write_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="0" slack="0"/>
<pin id="449" dir="0" index="1" bw="128" slack="0"/>
<pin id="450" dir="0" index="2" bw="128" slack="0"/>
<pin id="451" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln327/2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="p_053_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="456" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_053 (phireg) "/>
</bind>
</comp>

<comp id="457" class="1004" name="p_053_phi_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="128" slack="0"/>
<pin id="459" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="2" bw="128" slack="0"/>
<pin id="461" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="462" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_053/2 "/>
</bind>
</comp>

<comp id="466" class="1005" name="p_051_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="468" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_051 (phireg) "/>
</bind>
</comp>

<comp id="469" class="1004" name="p_051_phi_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="128" slack="0"/>
<pin id="471" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="2" bw="128" slack="0"/>
<pin id="473" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="474" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_051/2 "/>
</bind>
</comp>

<comp id="478" class="1005" name="p_050_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="480" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_050 (phireg) "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_050_phi_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="128" slack="0"/>
<pin id="483" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="128" slack="0"/>
<pin id="485" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_050/2 "/>
</bind>
</comp>

<comp id="490" class="1005" name="p_052_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="492" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_052 (phireg) "/>
</bind>
</comp>

<comp id="493" class="1004" name="p_052_phi_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="128" slack="0"/>
<pin id="495" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="496" dir="0" index="2" bw="128" slack="0"/>
<pin id="497" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_052/2 "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_057_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="504" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_057 (phireg) "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_057_phi_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="128" slack="0"/>
<pin id="507" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="508" dir="0" index="2" bw="128" slack="0"/>
<pin id="509" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_057/2 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_055_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="516" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_055 (phireg) "/>
</bind>
</comp>

<comp id="517" class="1004" name="p_055_phi_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="128" slack="0"/>
<pin id="519" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="520" dir="0" index="2" bw="128" slack="0"/>
<pin id="521" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="522" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_055/2 "/>
</bind>
</comp>

<comp id="526" class="1005" name="p_054_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="528" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_054 (phireg) "/>
</bind>
</comp>

<comp id="529" class="1004" name="p_054_phi_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="128" slack="0"/>
<pin id="531" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="532" dir="0" index="2" bw="128" slack="0"/>
<pin id="533" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="534" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_054/2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="p_056_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="540" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_056 (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="p_056_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="128" slack="0"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="128" slack="0"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_056/2 "/>
</bind>
</comp>

<comp id="550" class="1005" name="p_061_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="552" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_061 (phireg) "/>
</bind>
</comp>

<comp id="553" class="1004" name="p_061_phi_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="128" slack="0"/>
<pin id="555" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="556" dir="0" index="2" bw="128" slack="0"/>
<pin id="557" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="558" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_061/2 "/>
</bind>
</comp>

<comp id="562" class="1005" name="p_059_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="564" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_059 (phireg) "/>
</bind>
</comp>

<comp id="565" class="1004" name="p_059_phi_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="128" slack="0"/>
<pin id="567" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="568" dir="0" index="2" bw="128" slack="0"/>
<pin id="569" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="570" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_059/2 "/>
</bind>
</comp>

<comp id="574" class="1005" name="p_058_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="576" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_058 (phireg) "/>
</bind>
</comp>

<comp id="577" class="1004" name="p_058_phi_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="128" slack="0"/>
<pin id="579" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="580" dir="0" index="2" bw="128" slack="0"/>
<pin id="581" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="582" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_058/2 "/>
</bind>
</comp>

<comp id="586" class="1005" name="p_060_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="588" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_060 (phireg) "/>
</bind>
</comp>

<comp id="589" class="1004" name="p_060_phi_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="128" slack="0"/>
<pin id="591" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="592" dir="0" index="2" bw="128" slack="0"/>
<pin id="593" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="594" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_060/2 "/>
</bind>
</comp>

<comp id="598" class="1005" name="p_064_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="600" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_064 (phireg) "/>
</bind>
</comp>

<comp id="601" class="1004" name="p_064_phi_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="128" slack="0"/>
<pin id="603" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="604" dir="0" index="2" bw="128" slack="0"/>
<pin id="605" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_064/2 "/>
</bind>
</comp>

<comp id="610" class="1005" name="p_062_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="612" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_062 (phireg) "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_062_phi_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="128" slack="0"/>
<pin id="615" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="616" dir="0" index="2" bw="128" slack="0"/>
<pin id="617" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="618" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_062/2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="p_063_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="624" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_063 (phireg) "/>
</bind>
</comp>

<comp id="625" class="1004" name="p_063_phi_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="128" slack="0"/>
<pin id="627" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="628" dir="0" index="2" bw="128" slack="0"/>
<pin id="629" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="630" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_063/2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="temp_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="636" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opset="temp (phireg) "/>
</bind>
</comp>

<comp id="637" class="1004" name="temp_phi_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="128" slack="0"/>
<pin id="639" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="640" dir="0" index="2" bw="128" slack="0"/>
<pin id="641" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="642" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="store_ln314_store_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="30" slack="0"/>
<pin id="649" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln314/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="i_3_load_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="30" slack="0"/>
<pin id="653" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="654" class="1004" name="icmp_ln314_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="30" slack="0"/>
<pin id="656" dir="0" index="1" bw="30" slack="0"/>
<pin id="657" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln314/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="i_4_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="30" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln314_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="30" slack="0"/>
<pin id="668" dir="0" index="1" bw="30" slack="0"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln314/1 "/>
</bind>
</comp>

<comp id="671" class="1005" name="i_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="30" slack="0"/>
<pin id="673" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="678" class="1005" name="mode_4_read_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="1"/>
<pin id="680" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mode_4_read "/>
</bind>
</comp>

<comp id="682" class="1005" name="icmp_ln314_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln314 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="137"><net_src comp="100" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="112" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="114" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="130" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="68" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="130" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="130" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="72" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="130" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="74" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="130" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="76" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="130" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="78" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="130" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="80" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="130" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="82" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="130" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="84" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="130" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="130" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="88" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="130" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="90" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="130" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="92" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="130" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="130" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="96" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="130" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="98" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="130" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="130" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="36" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="130" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="38" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="130" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="130" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="130" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="44" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="130" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="130" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="48" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="130" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="130" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="130" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="130" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="56" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="130" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="58" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="130" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="60" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="130" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="62" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="130" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="64" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="132" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="2" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="132" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="4" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="132" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="6" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="132" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="8" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="132" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="10" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="132" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="12" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="132" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="14" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="132" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="16" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="132" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="18" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="132" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="20" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="417"><net_src comp="132" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="22" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="424"><net_src comp="132" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="24" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="132" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="438"><net_src comp="132" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="439"><net_src comp="28" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="132" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="30" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="452"><net_src comp="132" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="32" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="463"><net_src comp="168" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="264" pin="2"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="457" pin="4"/><net_sink comp="363" pin=2"/></net>

<net id="475"><net_src comp="156" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="252" pin="2"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="469" pin="4"/><net_sink comp="349" pin=2"/></net>

<net id="487"><net_src comp="150" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="488"><net_src comp="246" pin="2"/><net_sink comp="481" pin=2"/></net>

<net id="489"><net_src comp="481" pin="4"/><net_sink comp="342" pin=2"/></net>

<net id="499"><net_src comp="162" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="258" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="501"><net_src comp="493" pin="4"/><net_sink comp="356" pin=2"/></net>

<net id="511"><net_src comp="192" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="512"><net_src comp="288" pin="2"/><net_sink comp="505" pin=2"/></net>

<net id="513"><net_src comp="505" pin="4"/><net_sink comp="391" pin=2"/></net>

<net id="523"><net_src comp="180" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="524"><net_src comp="276" pin="2"/><net_sink comp="517" pin=2"/></net>

<net id="525"><net_src comp="517" pin="4"/><net_sink comp="377" pin=2"/></net>

<net id="535"><net_src comp="174" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="270" pin="2"/><net_sink comp="529" pin=2"/></net>

<net id="537"><net_src comp="529" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="547"><net_src comp="186" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="282" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="549"><net_src comp="541" pin="4"/><net_sink comp="384" pin=2"/></net>

<net id="559"><net_src comp="216" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="560"><net_src comp="312" pin="2"/><net_sink comp="553" pin=2"/></net>

<net id="561"><net_src comp="553" pin="4"/><net_sink comp="419" pin=2"/></net>

<net id="571"><net_src comp="204" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="572"><net_src comp="300" pin="2"/><net_sink comp="565" pin=2"/></net>

<net id="573"><net_src comp="565" pin="4"/><net_sink comp="405" pin=2"/></net>

<net id="583"><net_src comp="198" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="584"><net_src comp="294" pin="2"/><net_sink comp="577" pin=2"/></net>

<net id="585"><net_src comp="577" pin="4"/><net_sink comp="398" pin=2"/></net>

<net id="595"><net_src comp="210" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="596"><net_src comp="306" pin="2"/><net_sink comp="589" pin=2"/></net>

<net id="597"><net_src comp="589" pin="4"/><net_sink comp="412" pin=2"/></net>

<net id="607"><net_src comp="234" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="330" pin="2"/><net_sink comp="601" pin=2"/></net>

<net id="609"><net_src comp="601" pin="4"/><net_sink comp="440" pin=2"/></net>

<net id="619"><net_src comp="222" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="620"><net_src comp="318" pin="2"/><net_sink comp="613" pin=2"/></net>

<net id="621"><net_src comp="613" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="631"><net_src comp="228" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="632"><net_src comp="324" pin="2"/><net_sink comp="625" pin=2"/></net>

<net id="633"><net_src comp="625" pin="4"/><net_sink comp="433" pin=2"/></net>

<net id="643"><net_src comp="240" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="336" pin="2"/><net_sink comp="637" pin=2"/></net>

<net id="645"><net_src comp="637" pin="4"/><net_sink comp="447" pin=2"/></net>

<net id="650"><net_src comp="116" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="658"><net_src comp="651" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="144" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="664"><net_src comp="651" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="118" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="134" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="676"><net_src comp="671" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="677"><net_src comp="671" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="681"><net_src comp="138" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="654" pin="2"/><net_sink comp="682" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_SA_W | {2 }
	Port: fifo_SA_W_1 | {2 }
	Port: fifo_SA_W_2 | {2 }
	Port: fifo_SA_W_3 | {2 }
	Port: fifo_SA_W_4 | {2 }
	Port: fifo_SA_W_5 | {2 }
	Port: fifo_SA_W_6 | {2 }
	Port: fifo_SA_W_7 | {2 }
	Port: fifo_SA_W_8 | {2 }
	Port: fifo_SA_W_9 | {2 }
	Port: fifo_SA_W_10 | {2 }
	Port: fifo_SA_W_11 | {2 }
	Port: fifo_SA_W_12 | {2 }
	Port: fifo_SA_W_13 | {2 }
	Port: fifo_SA_W_14 | {2 }
	Port: fifo_SA_W_15 | {2 }
 - Input state : 
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : num_w_sa | {1 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_1 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_2 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_3 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_4 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_5 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_6 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_7 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_8 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_9 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_10 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_11 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_12 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_13 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_14 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : Conv_SA_W_15 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : mode_4 | {1 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_1 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_2 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_3 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_4 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_5 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_6 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_7 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_8 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_9 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_10 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_11 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_12 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_13 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_14 | {2 }
	Port: MuxWeightStream_Pipeline_VITIS_LOOP_314_1 : MM_SA_W_15 | {2 }
  - Chain level:
	State 1
		store_ln314 : 1
		i_3 : 1
		icmp_ln314 : 2
		i_4 : 2
		br_ln314 : 3
		store_ln314 : 3
	State 2
		p_053 : 1
		p_051 : 1
		p_050 : 1
		p_052 : 1
		p_057 : 1
		p_055 : 1
		p_054 : 1
		p_056 : 1
		p_061 : 1
		p_059 : 1
		p_058 : 1
		p_060 : 1
		p_064 : 1
		p_062 : 1
		p_063 : 1
		temp : 1
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2
		write_ln327 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln314_fu_654       |    0    |    37   |
|----------|-------------------------------|---------|---------|
|    add   |           i_4_fu_660          |    0    |    37   |
|----------|-------------------------------|---------|---------|
|          |    mode_4_read_read_fu_138    |    0    |    0    |
|          |   num_w_sa_read_read_fu_144   |    0    |    0    |
|          |    MM_SA_W_read_read_fu_150   |    0    |    0    |
|          |   MM_SA_W_1_read_read_fu_156  |    0    |    0    |
|          |   MM_SA_W_2_read_read_fu_162  |    0    |    0    |
|          |   MM_SA_W_3_read_read_fu_168  |    0    |    0    |
|          |   MM_SA_W_4_read_read_fu_174  |    0    |    0    |
|          |   MM_SA_W_5_read_read_fu_180  |    0    |    0    |
|          |   MM_SA_W_6_read_read_fu_186  |    0    |    0    |
|          |   MM_SA_W_7_read_read_fu_192  |    0    |    0    |
|          |   MM_SA_W_8_read_read_fu_198  |    0    |    0    |
|          |   MM_SA_W_9_read_read_fu_204  |    0    |    0    |
|          |  MM_SA_W_10_read_read_fu_210  |    0    |    0    |
|          |  MM_SA_W_11_read_read_fu_216  |    0    |    0    |
|          |  MM_SA_W_12_read_read_fu_222  |    0    |    0    |
|          |  MM_SA_W_13_read_read_fu_228  |    0    |    0    |
|   read   |  MM_SA_W_14_read_read_fu_234  |    0    |    0    |
|          |  MM_SA_W_15_read_read_fu_240  |    0    |    0    |
|          |   Conv_SA_W_read_read_fu_246  |    0    |    0    |
|          |  Conv_SA_W_1_read_read_fu_252 |    0    |    0    |
|          |  Conv_SA_W_2_read_read_fu_258 |    0    |    0    |
|          |  Conv_SA_W_3_read_read_fu_264 |    0    |    0    |
|          |  Conv_SA_W_4_read_read_fu_270 |    0    |    0    |
|          |  Conv_SA_W_5_read_read_fu_276 |    0    |    0    |
|          |  Conv_SA_W_6_read_read_fu_282 |    0    |    0    |
|          |  Conv_SA_W_7_read_read_fu_288 |    0    |    0    |
|          |  Conv_SA_W_8_read_read_fu_294 |    0    |    0    |
|          |  Conv_SA_W_9_read_read_fu_300 |    0    |    0    |
|          | Conv_SA_W_10_read_read_fu_306 |    0    |    0    |
|          | Conv_SA_W_11_read_read_fu_312 |    0    |    0    |
|          | Conv_SA_W_12_read_read_fu_318 |    0    |    0    |
|          | Conv_SA_W_13_read_read_fu_324 |    0    |    0    |
|          | Conv_SA_W_14_read_read_fu_330 |    0    |    0    |
|          | Conv_SA_W_15_read_read_fu_336 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln327_write_fu_342   |    0    |    0    |
|          |    write_ln327_write_fu_349   |    0    |    0    |
|          |    write_ln327_write_fu_356   |    0    |    0    |
|          |    write_ln327_write_fu_363   |    0    |    0    |
|          |    write_ln327_write_fu_370   |    0    |    0    |
|          |    write_ln327_write_fu_377   |    0    |    0    |
|          |    write_ln327_write_fu_384   |    0    |    0    |
|   write  |    write_ln327_write_fu_391   |    0    |    0    |
|          |    write_ln327_write_fu_398   |    0    |    0    |
|          |    write_ln327_write_fu_405   |    0    |    0    |
|          |    write_ln327_write_fu_412   |    0    |    0    |
|          |    write_ln327_write_fu_419   |    0    |    0    |
|          |    write_ln327_write_fu_426   |    0    |    0    |
|          |    write_ln327_write_fu_433   |    0    |    0    |
|          |    write_ln327_write_fu_440   |    0    |    0    |
|          |    write_ln327_write_fu_447   |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    74   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|     i_reg_671     |   30   |
| icmp_ln314_reg_682|    1   |
|mode_4_read_reg_678|    1   |
|   p_050_reg_478   |   128  |
|   p_051_reg_466   |   128  |
|   p_052_reg_490   |   128  |
|   p_053_reg_454   |   128  |
|   p_054_reg_526   |   128  |
|   p_055_reg_514   |   128  |
|   p_056_reg_538   |   128  |
|   p_057_reg_502   |   128  |
|   p_058_reg_574   |   128  |
|   p_059_reg_562   |   128  |
|   p_060_reg_586   |   128  |
|   p_061_reg_550   |   128  |
|   p_062_reg_610   |   128  |
|   p_063_reg_622   |   128  |
|   p_064_reg_598   |   128  |
|    temp_reg_634   |   128  |
+-------------------+--------+
|       Total       |  2080  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   74   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2080  |    -   |
+-----------+--------+--------+
|   Total   |  2080  |   74   |
+-----------+--------+--------+
