/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\hooks\T_basic.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\modules\dmlc\test\1.4\hooks\common.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\1.4\dml-builtins.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\sim-get-class.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\conf-object.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\vect.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\help-macros.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\strbuf.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base-types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\host-info.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\module-host-config.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\build-id-7.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\alloc.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\attr-value.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\version.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sobject.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\simulator\python.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\bitcount.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\hashtab.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\pywrap.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory-transaction.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\map-target.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\direct-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\types.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view-read-only.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\register-view.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\int-register.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\bank-instrumentation.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\instrumentation-provider.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\devs\io-memory.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\device-api.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\obsolete\6.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\processor\generic-spr.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\breakpoints.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\int128.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\arith.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\cbdata.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\dbuffer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\sim-exception.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\object-locks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\hap-producer.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\global-notifier.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\event.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\configuration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\log.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\clock.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\model-iface\cycle.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\local-time.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\bigtime.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\duration.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\base\callbacks.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\frags.dml
 *   C:\Users\nagen\simics-projects\my-intel-simics-project-1\win64\bin\dml\api\6\1.4\simics\util\swabber.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "T_basic.h"
#include "T_basic-protos.c"
static void  _DML_PIFACE_b1__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b1__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b1__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b1__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_b1__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b1__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b1__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b1__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b1__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b1__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b1__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b1__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b1__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b1__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b1__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b1__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b1__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b1__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b1__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b1__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b1__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b1__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b1__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b1__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b1__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b1__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b1__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b1__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b1__instrumentation_order__get_connections(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b1__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b1__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_b1__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b1__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b1__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b1__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b1__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b1__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_b1__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_b1__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_b1__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b1__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_b1__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b1__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b1__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b1__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b1__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b1__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b1__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b1__register_view__description(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b1__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b1__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b1__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b1__register_view__number_of_registers(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b1__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b1__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b1__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b1__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b1__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b1__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b1__register_view_catalog__register_names(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b1__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b1__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b1__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b1__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b1__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b1__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0LL], connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0LL], connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0LL], connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0LL], connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0LL], callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )0ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )0ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )0ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write__0(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )0ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback__0(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )0ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks__0(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )0ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )1ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )1ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )1ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write__1(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )1ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback__1(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )1ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks__1(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )1ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_read(_dev, (uint32 )2ULL, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_after_write(_dev, (uint32 )2ULL, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_read(_dev, (uint32 )2ULL, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write__2(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_b2__bank_instrumentation_subscribe__register_before_write(_dev, (uint32 )2ULL, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback__2(conf_object_t *_obj, bank_callback_handle_t callback)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_callback(_dev, (uint32 )2ULL, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks__2(conf_object_t *_obj, conf_object_t *connection)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (uint32 )2ULL, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__instrumentation_order__get_connections(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b2__instrumentation_order__move_before(_dev, (_portobj->indices)[0LL], connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__instrumentation_order__get_connections__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__instrumentation_order__get_connections(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__instrumentation_order__move_before__0(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__instrumentation_order__move_before(_dev, (uint32 )0ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__instrumentation_order__get_connections__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__instrumentation_order__get_connections(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__instrumentation_order__move_before__1(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__instrumentation_order__move_before(_dev, (uint32 )1ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__instrumentation_order__get_connections__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__instrumentation_order__get_connections(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__instrumentation_order__move_before__2(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__instrumentation_order__move_before(_dev, (uint32 )2ULL, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b2__io_memory__operation(_dev, (_portobj->indices)[0LL], mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b2__io_memory__operation__0(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b2__io_memory__operation(_dev, (uint32 )0ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b2__io_memory__operation__1(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b2__io_memory__operation(_dev, (uint32 )1ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_b2__io_memory__operation__2(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_b2__io_memory__operation(_dev, (uint32 )2ULL, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_b2__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_b2__register_view__description(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__get_register_value(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_b2__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__number_of_registers(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view__register_info(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_b2__register_view__set_register_value(_dev, (_portobj->indices)[0LL], reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b2__register_view__big_endian_bitorder__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view__big_endian_bitorder(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b2__register_view__description__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b2__register_view__description(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b2__register_view__get_register_value__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__get_register_value(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b2__register_view__number_of_registers__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__number_of_registers(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view__register_info__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view__register_info(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__register_view__set_register_value__0(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__register_view__set_register_value(_dev, (uint32 )0ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b2__register_view__big_endian_bitorder__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view__big_endian_bitorder(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b2__register_view__description__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b2__register_view__description(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b2__register_view__get_register_value__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__get_register_value(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b2__register_view__number_of_registers__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__number_of_registers(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view__register_info__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view__register_info(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__register_view__set_register_value__1(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__register_view__set_register_value(_dev, (uint32 )1ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_b2__register_view__big_endian_bitorder__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view__big_endian_bitorder(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_b2__register_view__description__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_b2__register_view__description(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_b2__register_view__get_register_value__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__get_register_value(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_b2__register_view__number_of_registers__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_b2__register_view__number_of_registers(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view__register_info__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view__register_info(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_b2__register_view__set_register_value__2(conf_object_t *_obj, uint32 reg, uint64 val)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_b2__register_view__set_register_value(_dev, (uint32 )2ULL, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_names(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_names__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_names(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_offsets__0(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_offsets(_dev, (uint32 )0ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_names__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_names(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_offsets__1(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_offsets(_dev, (uint32 )1ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_names__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_names(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_b2__register_view_catalog__register_offsets__2(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_b2__register_view_catalog__register_offsets(_dev, (uint32 )2ULL);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_b2__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view_read_only__is_read_only(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__register_view_read_only__is_read_only__0(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view_read_only__is_read_only(_dev, (uint32 )0ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__register_view_read_only__is_read_only__1(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view_read_only__is_read_only(_dev, (uint32 )1ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_b2__register_view_read_only__is_read_only__2(conf_object_t *_obj, uint32 reg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_b2__register_view_read_only__is_read_only(_dev, (uint32 )2ULL, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b1__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b1__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b1__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b1__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_via_hookref__b1__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b1__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_via_hookref__b1__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_via_hookref__b1__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_via_hookref__b1__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_via_hookref__b1__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_via_hookref__b1__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_via_hookref__b1__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_via_hookref__b1__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_via_hookref__b1__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_via_hookref__b1__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b1__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_via_hookref__b1__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b1__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_via_hookref__b1__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b1__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_via_hookref__b1__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b1__register_view_catalog__register_names(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_via_hookref__b1__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b1__register_view_catalog__register_offsets(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_via_hookref__b1__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_via_hookref__b1__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b2__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b2__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_after_read(_dev, (_portobj->indices)[0LL], connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_after_write(_dev, (_portobj->indices)[0LL], connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_before_read(_dev, (_portobj->indices)[0LL], connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_before_write(_dev, (_portobj->indices)[0LL], connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b2__bank_instrumentation_subscribe__remove_callback(_dev, (_portobj->indices)[0LL], callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b2__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, (_portobj->indices)[0LL], connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_via_hookref__b2__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b2__instrumentation_order__get_connections(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_via_hookref__b2__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_via_hookref__b2__instrumentation_order__move_before(_dev, (_portobj->indices)[0LL], connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_via_hookref__b2__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__io_memory__operation(_dev, (_portobj->indices)[0LL], mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_via_hookref__b2__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_via_hookref__b2__register_view__big_endian_bitorder(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_via_hookref__b2__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_via_hookref__b2__register_view__description(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_via_hookref__b2__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__register_view__get_register_value(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_via_hookref__b2__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_via_hookref__b2__register_view__number_of_registers(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_via_hookref__b2__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b2__register_view__register_info(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_via_hookref__b2__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    _DML_M_via_hookref__b2__register_view__set_register_value(_dev, (_portobj->indices)[0LL], reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_via_hookref__b2__register_view_catalog__register_names(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b2__register_view_catalog__register_names(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_via_hookref__b2__register_view_catalog__register_offsets(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_via_hookref__b2__register_view_catalog__register_offsets(_dev, (_portobj->indices)[0LL]);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_via_hookref__b2__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    test_t *_dev UNUSED = (test_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_via_hookref__b2__register_view_read_only__is_read_only(_dev, (_portobj->indices)[0LL], reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return _out0;
}

static void
 test_notify_state_change(test_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _test_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        test_t *_dev = (test_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
test_alloc(conf_class_t *cls)
{
    test_t *_dev = MM_ZALLOC(1, test_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static lang_void *
test_init(conf_object_t *_obj)
{
    test_t *_dev = (test_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 1904 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, test_pre_delete, NULL);
    return _obj;
}

static void test_finalize(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 668 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 1914 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
}

static void test_objects_finalized(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    _dev->_immediate_after_state->warn_upon_deletion = true;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
}

static void test_pre_delete(conf_object_t *_subscriber, conf_object_t *_obj, lang_void *_data)
{
    test_t *_dev = (test_t *)_obj;
    _DML_pre_delete_cancel_immediate_afters(_obj, _dev->_immediate_after_state);
    if (SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), NULL);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), NULL);
    }
    test_deinit(_obj);
}

static void test_deinit(conf_object_t *_obj)
{
    test_t *_dev UNUSED = (test_t *)_obj;
    #line 669 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_destroy___rec_destroy(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, destroy));
    #line 1940 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _DML_free_hook_queue(&_dev->_h0.queue);
    _DML_free_hook_queue(&_dev->_h1.queue);
    _DML_free_hook_queue(&_dev->_h2.queue);
    _DML_free_hook_queue(&_dev->_h6.queue);
    _DML_free_hook_queue(&_dev->order_test_hook.queue);
    _DML_free_hook_queue(&_dev->b1._h0.queue);
    _DML_free_hook_queue(&_dev->b1._h1.queue);
    _DML_free_hook_queue(&_dev->b1._h2.queue);
    _DML_free_hook_queue(&_dev->b1._h6.queue);
    _DML_free_hook_queue(&_dev->via_hookref._h0.queue);
    _DML_free_hook_queue(&_dev->via_hookref._h1.queue);
    _DML_free_hook_queue(&_dev->via_hookref._h2.queue);
    _DML_free_hook_queue(&_dev->via_hookref._h6.queue);
    _DML_free_hook_queue(&_dev->via_hookref.b1._h0.queue);
    _DML_free_hook_queue(&_dev->via_hookref.b1._h1.queue);
    _DML_free_hook_queue(&_dev->via_hookref.b1._h2.queue);
    _DML_free_hook_queue(&_dev->via_hookref.b1._h6.queue);
    for (uint32 _i0 = 0; _i0 < 6; _i0++) {
        for (uint32 _i1 = 0; _i1 < 8; _i1++) {
            _DML_free_hook_queue(&_dev->_h3[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->_h4[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->_h5[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->b1._h3[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->b1._h4[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->b1._h5[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref._h3[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref._h4[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref._h5[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b1._h3[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b1._h4[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b1._h5[_i0][_i1].queue);
        }
    }
    for (uint32 _i0 = 0; _i0 < 4; _i0++) {
        _DML_free_hook_queue(&_dev->b1.g._h0[_i0].queue);
        _DML_free_hook_queue(&_dev->b1.g._h1[_i0].queue);
        _DML_free_hook_queue(&_dev->b1.g._h2[_i0].queue);
        _DML_free_hook_queue(&_dev->b1.g._h6[_i0].queue);
        _DML_free_hook_queue(&_dev->g._h0[_i0].queue);
        _DML_free_hook_queue(&_dev->g._h1[_i0].queue);
        _DML_free_hook_queue(&_dev->g._h2[_i0].queue);
        _DML_free_hook_queue(&_dev->g._h6[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b1.g._h0[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b1.g._h1[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b1.g._h2[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b1.g._h6[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.g._h0[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.g._h1[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.g._h2[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.g._h6[_i0].queue);
    }
    for (uint32 _i0 = 0; _i0 < 4; _i0++) {
        for (uint32 _i1 = 0; _i1 < 6; _i1++) {
            for (uint32 _i2 = 0; _i2 < 8; _i2++) {
                _DML_free_hook_queue(&_dev->b1.g._h3[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->b1.g._h4[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->b1.g._h5[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->g._h3[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->g._h4[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->g._h5[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.b1.g._h3[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.b1.g._h4[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.b1.g._h5[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.g._h3[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.g._h4[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.g._h5[_i0][_i1][_i2].queue);
            }
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        _DML_free_hook_queue(&_dev->b2._h0[_i0].queue);
        _DML_free_hook_queue(&_dev->b2._h1[_i0].queue);
        _DML_free_hook_queue(&_dev->b2._h2[_i0].queue);
        _DML_free_hook_queue(&_dev->b2._h6[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b2._h0[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b2._h1[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b2._h2[_i0].queue);
        _DML_free_hook_queue(&_dev->via_hookref.b2._h6[_i0].queue);
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        for (uint32 _i1 = 0; _i1 < 6; _i1++) {
            for (uint32 _i2 = 0; _i2 < 8; _i2++) {
                _DML_free_hook_queue(&_dev->b2._h3[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->b2._h4[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->b2._h5[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.b2._h3[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.b2._h4[_i0][_i1][_i2].queue);
                _DML_free_hook_queue(&_dev->via_hookref.b2._h5[_i0][_i1][_i2].queue);
            }
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        for (uint32 _i1 = 0; _i1 < 4; _i1++) {
            _DML_free_hook_queue(&_dev->b2.g._h0[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->b2.g._h1[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->b2.g._h2[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->b2.g._h6[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b2.g._h0[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b2.g._h1[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b2.g._h2[_i0][_i1].queue);
            _DML_free_hook_queue(&_dev->via_hookref.b2.g._h6[_i0][_i1].queue);
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        for (uint32 _i1 = 0; _i1 < 4; _i1++) {
            for (uint32 _i2 = 0; _i2 < 6; _i2++) {
                for (uint32 _i3 = 0; _i3 < 8; _i3++) {
                    _DML_free_hook_queue(&_dev->b2.g._h3[_i0][_i1][_i2][_i3].queue);
                    _DML_free_hook_queue(&_dev->b2.g._h4[_i0][_i1][_i2][_i3].queue);
                    _DML_free_hook_queue(&_dev->b2.g._h5[_i0][_i1][_i2][_i3].queue);
                    _DML_free_hook_queue(&_dev->via_hookref.b2.g._h3[_i0][_i1][_i2][_i3].queue);
                    _DML_free_hook_queue(&_dev->via_hookref.b2.g._h4[_i0][_i1][_i2][_i3].queue);
                    _DML_free_hook_queue(&_dev->via_hookref.b2.g._h5[_i0][_i1][_i2][_i3].queue);
                }
            }
        }
    }
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void test_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[37] UNUSED = {
    {"dev", NULL, 0, 1},
    {"b1.bank_instrumentation_subscribe", NULL, 0, 2},
    {"b1.g[%u]", (const uint32 []) {4}, 1, 3},
    {"b1.instrumentation_order", NULL, 0, 4},
    {"b1.io_memory", NULL, 0, 5},
    {"b1.register_view", NULL, 0, 6},
    {"b1.register_view_catalog", NULL, 0, 7},
    {"b1.register_view_read_only", NULL, 0, 8},
    {"b1", NULL, 0, 9},
    {"b2[%u].bank_instrumentation_subscribe", (const uint32 []) {3}, 1, 10},
    {"b2[%u].g[%u]", (const uint32 []) {3, 4}, 2, 11},
    {"b2[%u].instrumentation_order", (const uint32 []) {3}, 1, 12},
    {"b2[%u].io_memory", (const uint32 []) {3}, 1, 13},
    {"b2[%u].register_view", (const uint32 []) {3}, 1, 14},
    {"b2[%u].register_view_catalog", (const uint32 []) {3}, 1, 15},
    {"b2[%u].register_view_read_only", (const uint32 []) {3}, 1, 16},
    {"b2[%u]", (const uint32 []) {3}, 1, 17},
    {"g[%u]", (const uint32 []) {4}, 1, 18},
    {"indexed[%u][%u]", (const uint32 []) {5, 7}, 2, 19},
    {"via_hookref.b1.bank_instrumentation_subscribe", NULL, 0, 20},
    {"via_hookref.b1.g[%u]", (const uint32 []) {4}, 1, 21},
    {"via_hookref.b1.instrumentation_order", NULL, 0, 22},
    {"via_hookref.b1.io_memory", NULL, 0, 23},
    {"via_hookref.b1.register_view", NULL, 0, 24},
    {"via_hookref.b1.register_view_catalog", NULL, 0, 25},
    {"via_hookref.b1.register_view_read_only", NULL, 0, 26},
    {"via_hookref.b1", NULL, 0, 27},
    {"via_hookref.b2[%u].bank_instrumentation_subscribe", (const uint32 []) {3}, 1, 28},
    {"via_hookref.b2[%u].g[%u]", (const uint32 []) {3, 4}, 2, 29},
    {"via_hookref.b2[%u].instrumentation_order", (const uint32 []) {3}, 1, 30},
    {"via_hookref.b2[%u].io_memory", (const uint32 []) {3}, 1, 31},
    {"via_hookref.b2[%u].register_view", (const uint32 []) {3}, 1, 32},
    {"via_hookref.b2[%u].register_view_catalog", (const uint32 []) {3}, 1, 33},
    {"via_hookref.b2[%u].register_view_read_only", (const uint32 []) {3}, 1, 34},
    {"via_hookref.b2[%u]", (const uint32 []) {3}, 1, 35},
    {"via_hookref.g[%u]", (const uint32 []) {4}, 1, 36},
    {"via_hookref", NULL, 0, 37}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static const _id_info_t _hook_id_infos[85] UNUSED = {
    {"_h0", NULL, 0, 1},
    {"_h1", NULL, 0, 2},
    {"_h2", NULL, 0, 3},
    {"_h3[%u][%u]", (const uint32 []) {6, 8}, 2, 4},
    {"_h4[%u][%u]", (const uint32 []) {6, 8}, 2, 5},
    {"_h5[%u][%u]", (const uint32 []) {6, 8}, 2, 6},
    {"_h6", NULL, 0, 7},
    {"order_test_hook", NULL, 0, 8},
    {"b1._h0", NULL, 0, 9},
    {"b1._h1", NULL, 0, 10},
    {"b1._h2", NULL, 0, 11},
    {"b1._h3[%u][%u]", (const uint32 []) {6, 8}, 2, 12},
    {"b1._h4[%u][%u]", (const uint32 []) {6, 8}, 2, 13},
    {"b1._h5[%u][%u]", (const uint32 []) {6, 8}, 2, 14},
    {"b1._h6", NULL, 0, 15},
    {"b1.g[%u]._h0", (const uint32 []) {4}, 1, 16},
    {"b1.g[%u]._h1", (const uint32 []) {4}, 1, 17},
    {"b1.g[%u]._h2", (const uint32 []) {4}, 1, 18},
    {"b1.g[%u]._h3[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 19},
    {"b1.g[%u]._h4[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 20},
    {"b1.g[%u]._h5[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 21},
    {"b1.g[%u]._h6", (const uint32 []) {4}, 1, 22},
    {"b2[%u]._h0", (const uint32 []) {3}, 1, 23},
    {"b2[%u]._h1", (const uint32 []) {3}, 1, 24},
    {"b2[%u]._h2", (const uint32 []) {3}, 1, 25},
    {"b2[%u]._h3[%u][%u]", (const uint32 []) {3, 6, 8}, 3, 26},
    {"b2[%u]._h4[%u][%u]", (const uint32 []) {3, 6, 8}, 3, 27},
    {"b2[%u]._h5[%u][%u]", (const uint32 []) {3, 6, 8}, 3, 28},
    {"b2[%u]._h6", (const uint32 []) {3}, 1, 29},
    {"b2[%u].g[%u]._h0", (const uint32 []) {3, 4}, 2, 30},
    {"b2[%u].g[%u]._h1", (const uint32 []) {3, 4}, 2, 31},
    {"b2[%u].g[%u]._h2", (const uint32 []) {3, 4}, 2, 32},
    {"b2[%u].g[%u]._h3[%u][%u]", (const uint32 []) {3, 4, 6, 8}, 4, 33},
    {"b2[%u].g[%u]._h4[%u][%u]", (const uint32 []) {3, 4, 6, 8}, 4, 34},
    {"b2[%u].g[%u]._h5[%u][%u]", (const uint32 []) {3, 4, 6, 8}, 4, 35},
    {"b2[%u].g[%u]._h6", (const uint32 []) {3, 4}, 2, 36},
    {"g[%u]._h0", (const uint32 []) {4}, 1, 37},
    {"g[%u]._h1", (const uint32 []) {4}, 1, 38},
    {"g[%u]._h2", (const uint32 []) {4}, 1, 39},
    {"g[%u]._h3[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 40},
    {"g[%u]._h4[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 41},
    {"g[%u]._h5[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 42},
    {"g[%u]._h6", (const uint32 []) {4}, 1, 43},
    {"via_hookref._h0", NULL, 0, 44},
    {"via_hookref._h1", NULL, 0, 45},
    {"via_hookref._h2", NULL, 0, 46},
    {"via_hookref._h3[%u][%u]", (const uint32 []) {6, 8}, 2, 47},
    {"via_hookref._h4[%u][%u]", (const uint32 []) {6, 8}, 2, 48},
    {"via_hookref._h5[%u][%u]", (const uint32 []) {6, 8}, 2, 49},
    {"via_hookref._h6", NULL, 0, 50},
    {"via_hookref.b1._h0", NULL, 0, 51},
    {"via_hookref.b1._h1", NULL, 0, 52},
    {"via_hookref.b1._h2", NULL, 0, 53},
    {"via_hookref.b1._h3[%u][%u]", (const uint32 []) {6, 8}, 2, 54},
    {"via_hookref.b1._h4[%u][%u]", (const uint32 []) {6, 8}, 2, 55},
    {"via_hookref.b1._h5[%u][%u]", (const uint32 []) {6, 8}, 2, 56},
    {"via_hookref.b1._h6", NULL, 0, 57},
    {"via_hookref.b1.g[%u]._h0", (const uint32 []) {4}, 1, 58},
    {"via_hookref.b1.g[%u]._h1", (const uint32 []) {4}, 1, 59},
    {"via_hookref.b1.g[%u]._h2", (const uint32 []) {4}, 1, 60},
    {"via_hookref.b1.g[%u]._h3[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 61},
    {"via_hookref.b1.g[%u]._h4[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 62},
    {"via_hookref.b1.g[%u]._h5[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 63},
    {"via_hookref.b1.g[%u]._h6", (const uint32 []) {4}, 1, 64},
    {"via_hookref.b2[%u]._h0", (const uint32 []) {3}, 1, 65},
    {"via_hookref.b2[%u]._h1", (const uint32 []) {3}, 1, 66},
    {"via_hookref.b2[%u]._h2", (const uint32 []) {3}, 1, 67},
    {"via_hookref.b2[%u]._h3[%u][%u]", (const uint32 []) {3, 6, 8}, 3, 68},
    {"via_hookref.b2[%u]._h4[%u][%u]", (const uint32 []) {3, 6, 8}, 3, 69},
    {"via_hookref.b2[%u]._h5[%u][%u]", (const uint32 []) {3, 6, 8}, 3, 70},
    {"via_hookref.b2[%u]._h6", (const uint32 []) {3}, 1, 71},
    {"via_hookref.b2[%u].g[%u]._h0", (const uint32 []) {3, 4}, 2, 72},
    {"via_hookref.b2[%u].g[%u]._h1", (const uint32 []) {3, 4}, 2, 73},
    {"via_hookref.b2[%u].g[%u]._h2", (const uint32 []) {3, 4}, 2, 74},
    {"via_hookref.b2[%u].g[%u]._h3[%u][%u]", (const uint32 []) {3, 4, 6, 8}, 4, 75},
    {"via_hookref.b2[%u].g[%u]._h4[%u][%u]", (const uint32 []) {3, 4, 6, 8}, 4, 76},
    {"via_hookref.b2[%u].g[%u]._h5[%u][%u]", (const uint32 []) {3, 4, 6, 8}, 4, 77},
    {"via_hookref.b2[%u].g[%u]._h6", (const uint32 []) {3, 4}, 2, 78},
    {"via_hookref.g[%u]._h0", (const uint32 []) {4}, 1, 79},
    {"via_hookref.g[%u]._h1", (const uint32 []) {4}, 1, 80},
    {"via_hookref.g[%u]._h2", (const uint32 []) {4}, 1, 81},
    {"via_hookref.g[%u]._h3[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 82},
    {"via_hookref.g[%u]._h4[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 83},
    {"via_hookref.g[%u]._h5[%u][%u]", (const uint32 []) {4, 6, 8}, 3, 84},
    {"via_hookref.g[%u]._h6", (const uint32 []) {4}, 1, 85}
};
static ht_str_table_t _hook_id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[37] UNUSED = {(&_tr__dev__device.object), (&_tr_b1_bank_instrumentation_subscribe__implement.object), (&_tr_b1_g__group.object), (&_tr_b1_instrumentation_order__implement.object), (&_tr_b1_io_memory__bank_io_memory.implement.object), (&_tr_b1_register_view__implement.object), (&_tr_b1_register_view_catalog__implement.object), (&_tr_b1_register_view_read_only__implement.object), (&_tr_b1__bank.object), (&_tr_b2_bank_instrumentation_subscribe__implement.object), (&_tr_b2_g__group.object), (&_tr_b2_instrumentation_order__implement.object), (&_tr_b2_io_memory__bank_io_memory.implement.object), (&_tr_b2_register_view__implement.object), (&_tr_b2_register_view_catalog__implement.object), (&_tr_b2_register_view_read_only__implement.object), (&_tr_b2__bank.object), (&_tr_g__group.object), (&_tr_indexed__group.object), (&_tr_via_hookref_b1_bank_instrumentation_subscribe__implement.object), (&_tr_via_hookref_b1_g__group.object), (&_tr_via_hookref_b1_instrumentation_order__implement.object), (&_tr_via_hookref_b1_io_memory__bank_io_memory.implement.object), (&_tr_via_hookref_b1_register_view__implement.object), (&_tr_via_hookref_b1_register_view_catalog__implement.object), (&_tr_via_hookref_b1_register_view_read_only__implement.object), (&_tr_via_hookref_b1__bank.object), (&_tr_via_hookref_b2_bank_instrumentation_subscribe__implement.object), (&_tr_via_hookref_b2_g__group.object), (&_tr_via_hookref_b2_instrumentation_order__implement.object), (&_tr_via_hookref_b2_io_memory__bank_io_memory.implement.object), (&_tr_via_hookref_b2_register_view__implement.object), (&_tr_via_hookref_b2_register_view_catalog__implement.object), (&_tr_via_hookref_b2_register_view_read_only__implement.object), (&_tr_via_hookref_b2__bank.object), (&_tr_via_hookref_g__group.object), (&_tr_via_hookref__group.object)};
static const _dml_port_object_assoc_t _port_object_assocs[37] UNUSED = {{0, 0}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b1._obj), 4}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b1._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 4}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {offsetof(test_t, b2._obj), 1}, {0, 0}, {0, 0}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b1._obj), 4}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b1._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 4}, {offsetof(test_t, via_hookref.b2._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 1}, {offsetof(test_t, via_hookref.b2._obj), 1}, {0, 0}, {0, 0}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})});
        {
            uint64 v166__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v166__ret__out1);
            *((uint64 [1LL]) {0}) = v166__ret__out1;
        }
        {
            int v167__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v167__ret__out1);
            *((int [1LL]) {0}) = v167__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})});
        {
            uint64 v168__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v168__ret__out1);
            *((uint64 [1LL]) {0}) = v168__ret__out1;
        }
        {
            int v169__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v169__ret__out1);
            *((int [1LL]) {0}) = v169__ret__out1;
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        {
            _traitref_t _tref;
            _tref = ({uint32 __indices[] = {_i0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});});
            {
                uint64 v170__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v170__ret__out1);
                *((uint64 [1LL]) {0}) = v170__ret__out1;
            }
            {
                int v171__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v171__ret__out1);
                *((int [1LL]) {0}) = v171__ret__out1;
            }
        }
        {
            _traitref_t _tref;
            _tref = ({uint32 __indices[] = {_i0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});});
            {
                uint64 v172__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v172__ret__out1);
                *((uint64 [1LL]) {0}) = v172__ret__out1;
            }
            {
                int v173__ret__out1 UNUSED  = 0LL;
                *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v173__ret__out1);
                *((int [1LL]) {0}) = v173__ret__out1;
            }
        }
    }
}
static void _init_data_objs(test_t *_dev)
{
    #line 700 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 2269 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    #line 699 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 2272 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    _dev->last_i_indexed = (int32 )-1LL;
    #line 2275 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    _dev->last_j_indexed = (int32 )-1LL;
    #line 2278 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
}

/* _qname._qname */
static char const *_DML_TM__qname___qname(test_t *_dev, _qname __qname)
#line 3742 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _qname v175_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v175_ref)->id, _id_infos, &_dev->_qname_cache, "test");
    #line 3746 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2289 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(test_t *_dev, object _object)
#line 562 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    object v177_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v177_ref)->id);
    return;
    #line 565 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2304 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1945 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v179_size UNUSED  = 0ULL;
    {
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v180_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v180_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v179_size)++;
                #line 2337 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register *v179_table UNUSED  = MM_ZALLOC(v179_size, _register );
    uint64 v179_num UNUSED  = 0ULL;
    {
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v183_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v183_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1954 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v179_table[v179_num] = v183_r;
                        #line 1955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (v179_num)++;
                }
                #line 2373 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1953 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v179_table;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v179_size;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 2390 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(test_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v188_table UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v188_table_size UNUSED ;
    #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v189__ret__out1 UNUSED  = 0LL;
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v188_table = _DML_TM_bank___reginfo_table(_bank, &v189__ret__out1);
        #line 1963 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v188_table_size = v189__ret__out1;
        #line 2406 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 1964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((v188_table_size) <= (int64 )reg)
    return 1;
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v188_table[(int64 )reg];
    #line 1967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 2416 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(test_t *_dev, bank _bank)
#line 1970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v192__ UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v192_table_size UNUSED ;
    #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v193__ret__out1 UNUSED  = 0LL;
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v192__ = _DML_TM_bank___reginfo_table(_bank, &v193__ret__out1);
        #line 1971 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v192_table_size = v193__ret__out1;
        #line 2432 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 1972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (uint32 )v192_table_size;
}
#line 2437 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v195_start UNUSED  = (int )((roffset) - (offset));
    int v195_end UNUSED  = (int )((uint64 )v195_start + (rsize));
    if ((int64 )v195_start < 0LL)
    {
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v195_start = (int32 )0LL;
        #line 1984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v195_end))
    {
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v195_end = (int )size;
        #line 1987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = v195_end;
        #line 1989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v195_start;
        #line 2463 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 1990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    {
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = (int )((size) - (uint64 )v195_start);
        #line 1991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int )((size) - (uint64 )v195_end);
        #line 2472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 1992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 2476 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v200_num UNUSED  = (int32 )0LL;
    {
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v201_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v201_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v200_num);
                #line 2514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )v200_num == 0LL)
    #line 2001 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 2002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v200_src UNUSED  = MM_ZALLOC((int64 )v200_num, _register );
    _register *v200_dest UNUSED  = MM_ZALLOC((int64 )v200_num, _register );
    int v200_i UNUSED  = (int32 )0LL;
    {
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _register v204_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v204_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 2008 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v200_src[(int64 )v200_i] = v204_r;
                        #line 2009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v200_i);
                }
                #line 2564 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2007 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v208_size UNUSED  = (int32 )1LL;
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v208_size < (int64 )v200_num; ({
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int *v209_tmp UNUSED  = &v208_size;
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v209_tmp = (int )((uint64 )*v209_tmp * 2ULL);
            #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
         }))
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v211_low UNUSED  = (int32 )0LL;
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v211_low < (int64 )v200_num; ({
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int *v212_tmp UNUSED  = &v211_low;
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *v212_tmp = (int )((uint64 )*v212_tmp + (uint64 )v208_size * 2ULL);
                    #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                 }))
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    #line 2020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    int v213_mid UNUSED  = (int )((uint64 )v211_low + (uint64 )v208_size);
                    int v213_end UNUSED  = (int )((uint64 )v213_mid + (uint64 )v208_size);
                    if ((int64 )v200_num < (int64 )v213_mid)
                    #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v213_mid = v200_num;
                        #line 2022 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    if ((int64 )v200_num < (int64 )v213_end)
                    #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v213_end = v200_num;
                        #line 2023 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    int v213_low_idx UNUSED  = v211_low;
                    int v213_high_idx UNUSED  = v213_mid;
                    int v213_dest_idx UNUSED  = v211_low;
                    while ((int64 )v213_low_idx < (int64 )v213_mid || (int64 )v213_high_idx < (int64 )v213_end)
                    #line 2027 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        if ((int64 )v213_low_idx < (int64 )v213_mid && ((int64 )v213_end <= (int64 )v213_high_idx || VTABLE_PARAM(v200_src[(int64 )v213_low_idx], struct __register, offset) < VTABLE_PARAM(v200_src[(int64 )v213_high_idx], struct __register, offset)))
                        #line 2030 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v200_dest[(int64 )v213_dest_idx] = v200_src[(int64 )v213_low_idx];
                                #line 2031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v213_low_idx);
                        }
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        else
                        #line 2033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            {
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v200_dest[(int64 )v213_dest_idx] = v200_src[(int64 )v213_high_idx];
                                #line 2034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            (int64 )++(v213_high_idx);
                        }
                        (int64 )++(v213_dest_idx);
                    }
                }
                #line 2017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _register *v210_tmp UNUSED  = v200_src;
            {
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v200_src = v200_dest;
                #line 2042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v200_dest = v210_tmp;
                #line 2043 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2045 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v200_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v200_src;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v200_num;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 2046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 2673 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(test_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 2055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v224_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v224_num_mapped_regs UNUSED ;
    #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v225__ret__out1 UNUSED  = 0LL;
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v224_regs = _DML_TM_bank___sorted_regs(_bank, &v225__ret__out1);
        #line 2056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v224_num_mapped_regs = v225__ret__out1;
        #line 2689 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2057 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v224_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v224_num_mapped_regs == 0LL)
    #line 2058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out1 = v224_unmapped_bytes;
        #line 2059 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 2063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v224_first UNUSED  = (int32 )0LL;
    int v224_last UNUSED  = (int )((uint64 )v224_num_mapped_regs - 1ULL);
    while ((int64 )v224_first < (int64 )v224_last)
    #line 2065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v227_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v224_first + (uint64 )v224_last) + 1ULL), 2LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2067));
        if ((offset) < VTABLE_PARAM(v224_regs[(int64 )v227_middle], struct __register, offset))
        #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v224_last = (int )((uint64 )v227_middle - 1ULL);
            #line 2070 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        {
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v224_first = v227_middle;
            #line 2072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v224_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2076, (int64 )v224_first == (int64 )v224_last);
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2077, 0LL <= (int64 )v224_last);
    {
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v232_i UNUSED  = v224_last;
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v232_i < (int64 )v224_num_mapped_regs && VTABLE_PARAM(v224_regs[(int64 )v232_i], struct __register, offset) < (offset) + (size); (int64 )++(v232_i))
        #line 2080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _register v233_r UNUSED  = v224_regs[(int64 )v232_i];
            if (((offset) < VTABLE_PARAM(v233_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v233_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || ((offset) <= VTABLE_PARAM(v233_r, struct __register, offset) && VTABLE_PARAM(v233_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v233_r)) <= (offset) + (size)))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v233_r, struct __register, offset) <= (offset) && (offset) + (size) <= VTABLE_PARAM(v233_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v233_r)))))
            #line 2088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                {
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    hits[(int64 )v224_nhits] = v233_r;
                    #line 2089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                (int64 )++(v224_nhits);
                DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2091, (int64 )v224_nhits <= 8LL);
            }
        }
        #line 2078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v236_i UNUSED  = (int32 )0LL;
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v236_i < (int64 )v224_nhits; (int64 )(v236_i)++)
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v237_start UNUSED  = 0LL;
            int v237_end UNUSED  = 0LL;
            {
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v238__ret__out1 UNUSED  = 0LL;
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v237_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v236_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v236_i])), 1, &v238__ret__out1);
                #line 2098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v237_end = v238__ret__out1;
                #line 2765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v224_unmapped_bytes = DML_combine_bits(v224_unmapped_bytes, DML_shlu(0ULL, (uint64 )v237_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v237_end * 8ULL - 1ULL) - (uint64 )v237_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)) - 1ULL), (int64 )((uint64 )v237_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2100)));
                #line 2100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 2095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v224_unmapped_bytes;
    #line 2102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v224_nhits;
}
#line 2781 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(test_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 2106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 2790 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 2116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 1;
}
#line 2799 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.read */
static bool _DML_TM_bank__read(test_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    #line 2126 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 0;
    }
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v245_hits[8LL] UNUSED ;
    #line 2130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v245_hits, 0, sizeof(_register [8LL]));
    int v245_num_hits UNUSED  = 0LL;
    uint64 v245_unmapped_bytes UNUSED  = 0LL;
    #line 2134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v245_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v247__ret__out1 UNUSED  = 0LL;
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v245_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v245_size, v245_hits, 0, &v247__ret__out1);
        #line 2135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v245_unmapped_bytes = v247__ret__out1;
        #line 2826 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2137 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v245_readval UNUSED  = 0ULL;
    if (!(((v245_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v249__ret__out0 UNUSED  = 0LL;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v245_unmapped_bytes) & (enabled_bytes), aux, &v249__ret__out0))
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v245_readval = DML_combine_bits(v245_readval, DML_shlu(v249__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((v245_size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 2840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v250_r UNUSED  = (int32 )0LL;
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v250_r < (int64 )v245_num_hits; (int64 )++(v250_r))
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v251_r_start UNUSED  = 0LL;
            int v251_r_end UNUSED  = 0LL;
            {
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v252__ret__out1 UNUSED  = 0LL;
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v251_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v245_hits[(int64 )v250_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v245_hits[(int64 )v250_r])), offset, v245_size, 1, &v252__ret__out1);
                #line 2146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v251_r_end = v252__ret__out1;
                #line 2859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2149 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v251_start UNUSED  = 0LL;
            int v251_end UNUSED  = 0LL;
            {
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v253__ret__out1 UNUSED  = 0LL;
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v251_start = _DML_TM_bank___intersect(_dev, _bank, offset, v245_size, VTABLE_PARAM(v245_hits[(int64 )v250_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v245_hits[(int64 )v250_r])), 1, &v253__ret__out1);
                #line 2151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v251_end = v253__ret__out1;
                #line 2871 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2154 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v251_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v251_r_enabled_bytes = DML_combine_bits(v251_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v251_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v251_end * 8ULL - 1ULL) - (uint64 )v251_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2156)) - 1ULL), (uint64 )v251_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v251_r_end * 8ULL - 1ULL) - (uint64 )v251_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)) - 1ULL), (int64 )((uint64 )v251_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2155)));
                #line 2155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v251_r_enabled_bytes) == 0LL)
            continue;
            #line 2161 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v251_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v245_hits[(int64 )v250_r], _register, read_register), v251_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v251_r_end - (uint64 )v251_r_start) == (int64 )(_DML_TM_register___size(v245_hits[(int64 )v250_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v245_hits[(int64 )v250_r], _register, _conf_attribute.object._qname)), (int )((v245_size) * 2ULL), v251_r_val);
            #line 2166 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s[%lld:%lld] -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v245_hits[(int64 )v250_r], _register, _conf_attribute.object._qname)), (uint64 )v251_r_end * 8ULL - 1ULL, (uint64 )v251_r_start * 8ULL, (int )(((uint64 )v251_r_end - (uint64 )v251_r_start) * 2ULL), (DML_shru(v251_r_val, (uint64 )v251_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v251_r_end * 8ULL - 1ULL) - (uint64 )v251_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2171)) - 1ULL));
            #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v245_readval = DML_combine_bits(v245_readval, DML_shlu((DML_shru((v251_r_val) & (v251_r_enabled_bytes), (uint64 )v251_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v251_r_end * 8ULL - 1ULL) - (uint64 )v251_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2175)) - 1ULL), (uint64 )v251_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v251_end * 8ULL - 1ULL) - (uint64 )v251_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)) - 1ULL), (int64 )((uint64 )v251_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2174)));
                #line 2174 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2176 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2143 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v245_readval;
    #line 2178 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 2905 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(test_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 2912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.get */
static bool _DML_TM_bank__get(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v262_hits[8LL] UNUSED ;
    #line 2187 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v262_hits, 0, sizeof(_register [8LL]));
    int v262_num_hits UNUSED  = 0LL;
    uint64 v262_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v263__ret__out1 UNUSED  = 0LL;
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v262_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v262_hits, 1, &v263__ret__out1);
        #line 2190 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v262_unmapped_bytes = v263__ret__out1;
        #line 2929 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2192 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v262_readval UNUSED  = 0ULL;
    if (!((v262_unmapped_bytes) == 0LL))
    {
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v265__ret__out0 UNUSED  = 0LL;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v262_unmapped_bytes, &v265__ret__out0))
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2194 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v262_readval = DML_combine_bits(v262_readval, DML_shlu(v265__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, (((size) * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 2943 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v266_r UNUSED  = (int32 )0LL;
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v266_r < (int64 )v262_num_hits; (int64 )++(v266_r))
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v267_r_start UNUSED  = 0LL;
            int v267_r_end UNUSED  = 0LL;
            {
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v268__ret__out1 UNUSED  = 0LL;
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v267_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v262_hits[(int64 )v266_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v262_hits[(int64 )v266_r])), offset, size, 1, &v268__ret__out1);
                #line 2201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v267_r_end = v268__ret__out1;
                #line 2962 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2204 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v267_start UNUSED  = 0LL;
            int v267_end UNUSED  = 0LL;
            {
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v269__ret__out1 UNUSED  = 0LL;
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v267_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v262_hits[(int64 )v266_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v262_hits[(int64 )v266_r])), 1, &v269__ret__out1);
                #line 2206 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v267_end = v269__ret__out1;
                #line 2974 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v267_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v262_hits[(int64 )v266_r], _register, get._get));
            {
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v262_readval = DML_combine_bits(v262_readval, DML_shlu((DML_shru(v267_r_val, (uint64 )v267_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v267_r_end * 8ULL - 1ULL) - (uint64 )v267_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2211)) - 1ULL), (uint64 )v267_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v267_end * 8ULL - 1ULL) - (uint64 )v267_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)) - 1ULL), (int64 )((uint64 )v267_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2210)));
                #line 2210 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2198 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out0 = v262_readval;
    #line 2214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
}
#line 2992 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.write */
static bool _DML_TM_bank__write(test_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _register v272_hits[8LL] UNUSED ;
    #line 2223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v272_hits, 0, sizeof(_register [8LL]));
    int v272_num_hits UNUSED  = 0LL;
    uint64 v272_unmapped_bytes UNUSED  = 0LL;
    #line 2227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v272_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v274__ret__out1 UNUSED  = 0LL;
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v272_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v272_size, v272_hits, 0, &v274__ret__out1);
        #line 2228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v272_unmapped_bytes = v274__ret__out1;
        #line 3014 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v272_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v272_unmapped_bytes) & (enabled_bytes), aux))
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return 1;
        #line 2231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v277_r UNUSED  = (int32 )0LL;
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v277_r < (int64 )v272_num_hits; (int64 )++(v277_r))
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v278_r_start UNUSED  = 0LL;
            int v278_r_end UNUSED  = 0LL;
            {
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v279__ret__out1 UNUSED  = 0LL;
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v272_hits[(int64 )v277_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v272_hits[(int64 )v277_r])), offset, v272_size, 1, &v279__ret__out1);
                #line 2237 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_r_end = v279__ret__out1;
                #line 3043 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v278_start UNUSED  = 0LL;
            int v278_end UNUSED  = 0LL;
            {
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v280__ret__out1 UNUSED  = 0LL;
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_start = _DML_TM_bank___intersect(_dev, _bank, offset, v272_size, VTABLE_PARAM(v272_hits[(int64 )v277_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v272_hits[(int64 )v277_r])), 1, &v280__ret__out1);
                #line 2242 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_end = v280__ret__out1;
                #line 3055 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2245 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v278_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_r_enabled_bytes = DML_combine_bits(v278_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v278_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_end * 8ULL - 1ULL) - (uint64 )v278_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2247)) - 1ULL), (uint64 )v278_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_r_end * 8ULL - 1ULL) - (uint64 )v278_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)) - 1ULL), (int64 )((uint64 )v278_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2246)));
                #line 2246 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((v278_r_enabled_bytes) == 0LL)
            continue;
            #line 2252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v278_r_value UNUSED  = 0ULL;
            {
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v278_r_value = DML_combine_bits(v278_r_value, DML_shlu((DML_shru(value, (uint64 )v278_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_end * 8ULL - 1ULL) - (uint64 )v278_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2254)) - 1ULL), (uint64 )v278_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_r_end * 8ULL - 1ULL) - (uint64 )v278_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)) - 1ULL), (int64 )((uint64 )v278_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2253)));
                #line 2253 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v278_r_end - (uint64 )v278_r_start) == (int64 )(_DML_TM_register___size(v272_hits[(int64 )v277_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v272_hits[(int64 )v277_r], _register, _conf_attribute.object._qname)), (int )((v272_size) * 2ULL), v278_r_value);
            #line 2259 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v272_hits[(int64 )v277_r], _register, _conf_attribute.object._qname)), (uint64 )v278_r_end * 8ULL - 1ULL, (uint64 )v278_r_start * 8ULL, (int )(((uint64 )v278_r_end - (uint64 )v278_r_start) * 2ULL), (DML_shru(v278_r_value, (uint64 )v278_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v278_r_end * 8ULL - 1ULL) - (uint64 )v278_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2264)) - 1ULL));
            #line 2268 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v272_hits[(int64 )v277_r], _register, write_register), (v278_r_value) & (v278_r_enabled_bytes), v278_r_enabled_bytes, aux);
        }
        #line 2234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3089 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.set */
static void  _DML_TM_bank__set(test_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v287_hits[8LL] UNUSED ;
    #line 2273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v287_hits, 0, sizeof(_register [8LL]));
    int v287_num_hits UNUSED  = 0LL;
    uint64 v287_unmapped_bytes UNUSED  = 0LL;
    #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v288__ret__out1 UNUSED  = 0LL;
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v287_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v287_hits, 1, &v288__ret__out1);
        #line 2277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v287_unmapped_bytes = v288__ret__out1;
        #line 3107 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2278 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v287_unmapped_bytes) == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v290_r UNUSED  = (int32 )0LL;
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v290_r < (int64 )v287_num_hits; (int64 )++(v290_r))
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v291_r_start UNUSED  = 0LL;
            int v291_r_end UNUSED  = 0LL;
            {
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v292__ret__out1 UNUSED  = 0LL;
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v291_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v287_hits[(int64 )v290_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v287_hits[(int64 )v290_r])), offset, size, 1, &v292__ret__out1);
                #line 2285 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v291_r_end = v292__ret__out1;
                #line 3129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v291_start UNUSED  = 0LL;
            int v291_end UNUSED  = 0LL;
            {
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v293__ret__out1 UNUSED  = 0LL;
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v291_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v287_hits[(int64 )v290_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v287_hits[(int64 )v290_r])), 1, &v293__ret__out1);
                #line 2290 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v291_end = v293__ret__out1;
                #line 3141 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2293 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v291_r_value UNUSED  = (int64 )v291_r_start == 0LL && (int64 )v291_r_end == (int64 )(_DML_TM_register___size(v287_hits[(int64 )v290_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v287_hits[(int64 )v290_r], _register, get._get)));
            #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v291_r_value = DML_combine_bits(v291_r_value, DML_shlu((DML_shru(value, (uint64 )v291_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v291_end * 8ULL - 1ULL) - (uint64 )v291_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2296)) - 1ULL), (uint64 )v291_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v291_r_end * 8ULL - 1ULL) - (uint64 )v291_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)) - 1ULL), (int64 )((uint64 )v291_r_start * 8ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2295)));
                #line 2295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2297 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if ((int64 )((uint64 )v291_r_end - (uint64 )v291_r_start) == (int64 )(_DML_TM_register___size(v287_hits[(int64 )v290_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v287_hits[(int64 )v290_r], _register, _conf_attribute.object._qname)), (int )((size) * 2ULL), v291_r_value);
            #line 2301 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s[%lld:%lld] <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v287_hits[(int64 )v290_r], _register, _conf_attribute.object._qname)), (uint64 )v291_r_end * 8ULL - 1ULL, (uint64 )v291_r_start * 8ULL, (int )(((uint64 )v291_r_end - (uint64 )v291_r_start) * 2ULL), (DML_shru(v291_r_value, (uint64 )v291_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v291_r_end * 8ULL - 1ULL) - (uint64 )v291_r_start * 8ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2306)) - 1ULL));
            #line 2309 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v287_hits[(int64 )v290_r], _register, set._set), v291_r_value);
        }
        #line 2282 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2311 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3166 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2313 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2318 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3178 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(test_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2319 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 3188 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(test_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2325 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2326, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2327 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v303_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v303_v, size);
    }
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2330 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v304_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v304_v + 8LL) - (size), size);
    }
    return;
    #line 2334 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3210 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(test_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2335 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2336, (size) <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_le_t v307_v UNUSED ;
        #line 2338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v307_v, 0, sizeof(uint64_le_t ));
        memcpy(&v307_v, buf, size);
        return dml_load_uint64_le_t(v307_v);
    }
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64_be_t v308_v UNUSED ;
        #line 2342 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v308_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v308_v + 8LL) - (size), buf, size);
        return dml_load_uint64_be_t(v308_v);
    }
}
#line 3236 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(test_t *_dev, bank _bank)
#line 2349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2353 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2355 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 3252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(test_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2360 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v314_size UNUSED  = (uint64 )SIM_get_mem_op_size(memop);
    bool v314_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v314_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2365 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v314_success UNUSED  = 1;
    if (v314_inquiry)
    {
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v316_value UNUSED  = 0LL;
            #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v318__ret__out0 UNUSED  = 0LL;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v314_size, &v318__ret__out0))
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw1;
                #line 2370 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v316_value = v318__ret__out0;
                #line 3279 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw1:
            #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v314_success = 0;
                #line 2372 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2375 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v314_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v316_value);
            #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2378 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v322_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v314_size, v322_writevalue);
        }
        #line 2367 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2382 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2383 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v324_value UNUSED  = 0ULL;
        bool v324_inquiry_override UNUSED  = 0;
        #line 2388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v314_ini, &v324_inquiry_override, &offset, v314_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v324_inquiry_override)
        {
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v327__ret__out0 UNUSED  = 0LL;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v314_size, &v327__ret__out0))
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v324_value = v327__ret__out0;
            #line 3323 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 2392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v329__ret__out0 UNUSED  = 0LL;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v314_size), aux, &v329__ret__out0))
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw2;
            #line 2393 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v324_value = v329__ret__out0;
            #line 3336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw2:
        #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v314_success = 0;
            #line 2396 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v314_ini, &offset, v314_size, &v324_value, &v314_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v314_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v324_value);
        #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2405 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v333_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v333_suppress UNUSED  = 0;
        #line 2411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v314_ini, &offset, v314_size, &v333_writevalue, &v333_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v333_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v333_writevalue, _DML_M__mask(_dev, v314_size), aux))
            #line 2414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw3;
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw3:
            #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v314_success = 0;
                #line 2416 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v314_ini, &offset, v314_size, &v314_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2425 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v314_success;
}
#line 3383 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2429 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v340_size UNUSED  = (uint64 )SIM_transaction_size(t);
    conf_object_t *v340_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v340_buf[v340_size] UNUSED ;
    #line 2432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v340_buf, 0, sizeof(uint8 [v340_size]));
    if (SIM_transaction_is_write(t))
    #line 2433 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        buffer_t v341_bytes UNUSED ;
        #line 2434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v341_bytes, 0, sizeof(buffer_t ));
        {
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v341_bytes.data = v340_buf;
            #line 2435 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v341_bytes.len = v340_size;
            #line 2436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v341_bytes);
    }
    bool v340_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v340_is_read UNUSED  = SIM_transaction_is_read(t);
    if ((v340_size) <= 8LL)
    {
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v340_ini, v340_is_read, v340_inquiry, offset, v340_size, v340_buf, aux)))
        #line 2444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2442 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2445 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v345_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2446));
        uint64 v345_offs UNUSED  = 0ULL;
        while ((v345_offs) < (v340_size))
        #line 2448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v340_ini, v340_is_read, v340_inquiry, (offset) + (v345_offs), (uint64 )v345_sz, v340_buf + (v345_offs), aux)))
            #line 2451 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v347_tmp UNUSED  = &v345_offs;
            #line 2452 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v347_tmp = (*v347_tmp) + (uint64 )v345_sz;
            {
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v345_sz = (int )((v340_size) - (v345_offs) < 8LL ? (v340_size) - (v345_offs) : 8ULL);
                #line 2453 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2456 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bytes_t v349_bytes UNUSED ;
        #line 2457 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v349_bytes, 0, sizeof(bytes_t ));
        {
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v349_bytes.data = v340_buf;
            #line 2458 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        {
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v349_bytes.len = v340_size;
            #line 2459 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v349_bytes);
    }
    #line 2463 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 3464 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(test_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    bool v353_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (is_read)
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v355_value UNUSED  = 0LL;
            #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint64 v357__ret__out0 UNUSED  = 0LL;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v357__ret__out0))
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                goto throw4;
                #line 2475 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v355_value = v357__ret__out0;
                #line 3488 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw4:
            #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v353_success = 0;
                #line 2477 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2480 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (v353_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v355_value);
            #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        #line 2483 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint64 v361_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v361_writevalue);
        }
        #line 2472 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2487 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    if (is_read)
    #line 2488 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        bool v363_inquiry_override UNUSED  = 0;
        #line 2492 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v363_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v363_value UNUSED  = 0ULL;
        #line 2495 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v363_inquiry_override)
        {
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v366__ret__out0 UNUSED  = 0LL;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v366__ret__out0))
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2496 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v363_value = v366__ret__out0;
            #line 3532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 2497 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        else
        {
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v368__ret__out0 UNUSED  = 0LL;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v368__ret__out0))
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw5;
            #line 2498 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v363_value = v368__ret__out0;
            #line 3545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (false) throw5:
        #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v353_success = 0;
            #line 2501 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2506 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v363_value, &v353_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2508 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v353_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v363_value);
        #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    #line 2511 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v372_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2514 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        bool v372_suppress UNUSED  = 0;
        #line 2517 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v372_writevalue, &v372_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v372_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v372_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2520 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            goto throw6;
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (false) throw6:
            #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v353_success = 0;
                #line 2522 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 2519 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2527 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v353_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2531 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v353_success;
}
#line 3592 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(test_t *_dev, init _init)
#line 387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                init v380_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v380_obj);
                #line 3615 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 390 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 391 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3626 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* destroy._rec_destroy */
static void  _DML_TM_destroy___rec_destroy(test_t *_dev, destroy _destroy)
#line 467 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_destroy, offsetof(struct _destroy, _each_destroy));
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__destroy[__each_in_expr.base_idx + _outer_idx];
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                destroy v383_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_destroy___rec_destroy(_dev, v383_obj);
                #line 3649 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 468 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 470 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(destroy, destroy, _dev, _destroy);
    return;
    #line 471 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3660 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(test_t *_dev, post_init _post_init)
#line 410 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                post_init v386_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v386_obj);
                #line 3683 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 411 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3694 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _set.set */
static void  _DML_TM__set__set(test_t *_dev, _set __set, uint64 value)
#line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3448 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3705 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* init_val.init */
static void  _DML_TM_init_val__init(test_t *_dev, init _init)
#line 3731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3710 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3732 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3717 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _get.get */
static uint64 _DML_TM__get__get(test_t *_dev, _get __get)
#line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3443 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3726 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(test_t *_dev, get_val _get_val)
#line 3332 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3731 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3333 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3333)) - 1ULL);
}
#line 3736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* field.set_val */
static void  _DML_TM_field__set_val(test_t *_dev, set_val _set_val, uint64 val)
#line 3336 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3741 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3337)));
        #line 3337 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3338 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3752 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(test_t *_dev, get_val _get_val)
#line 3340 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3757 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3341 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 3762 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* field._default_set */
static void  _DML_TM_field___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3343 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3767 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3344 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3345 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3774 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* field._default_init */
static void  _DML_TM_field___default_init(test_t *_dev, init_val _init_val)
#line 3347 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3779 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3348 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3349 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2946 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3791 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2947 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 3797 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 2951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 3802 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 3807 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2961));
    #line 2961 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 3816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(test_t *_dev, _register __register)
#line 2962 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint32 v413_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v414_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v413_num_fields)++;
                #line 3840 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v413_num_fields;
}
#line 3849 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v417_bits UNUSED  = 0ULL;
    {
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v418_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v417_bits = DML_combine_bits(v417_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v418_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v418_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v418_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v418_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v418_f, field, _lsb), struct __lsb, lsb), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2973)));
                    #line 2973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3877 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2975 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v417_bits;
}
#line 3886 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(test_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2980 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v422_unmapped UNUSED  = 0LL;
    {
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v422_unmapped = DML_combine_bits(v422_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2982)));
        #line 2982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v422_n UNUSED  = (int32 )0LL;
    uint64 v422_lsbs UNUSED  = 0ULL;
    #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v424_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v425_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v424_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v422_lsbs = DML_combine_bits(v422_lsbs, (uint64 )(DML_shl(1LL, (int64 )v425_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2989)), DML_shlu(1ULL, (uint64 )v425_lsb));
                        #line 2989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v422_unmapped = DML_combine_bits(v422_unmapped, DML_shlu(0ULL, (uint64 )v425_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v425_lsb + (uint64 )VTABLE_PARAM(UPCAST(v424_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v425_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)) - 1ULL), (int64 )v425_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2990)));
                        #line 2990 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v422_n);
                }
                #line 3932 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2987 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _get_field v428_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v422_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v428_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 2995)) - 1ULL)) - 1ULL)] = v428_f;
                    #line 2995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v422_unmapped;
    #line 2997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v422_n;
}
#line 3972 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(test_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 3002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v432_unmapped UNUSED  = 0LL;
    {
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v432_unmapped = DML_combine_bits(v432_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3004)));
        #line 3004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v432_n UNUSED  = (int32 )0LL;
    uint64 v432_lsbs UNUSED  = 0ULL;
    #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v434_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v435_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v434_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v432_lsbs = DML_combine_bits(v432_lsbs, (uint64 )(DML_shl(1LL, (int64 )v435_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3011)), DML_shlu(1ULL, (uint64 )v435_lsb));
                        #line 3011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v432_unmapped = DML_combine_bits(v432_unmapped, DML_shlu(0ULL, (uint64 )v435_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v435_lsb + (uint64 )VTABLE_PARAM(UPCAST(v434_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v435_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)) - 1ULL), (int64 )v435_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3012)));
                        #line 3012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v432_n);
                }
                #line 4018 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _set_field v438_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v432_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v438_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3017)) - 1ULL)) - 1ULL)] = v438_f;
                    #line 3017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 4047 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v432_unmapped;
    #line 3019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v432_n;
}
#line 4058 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(test_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 3024 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v442_unmapped UNUSED  = 0LL;
    {
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v442_unmapped = DML_combine_bits(v442_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3026)));
        #line 3026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v442_n UNUSED  = (int32 )0LL;
    uint64 v442_lsbs UNUSED  = 0ULL;
    #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v444_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v445_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v444_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v442_lsbs = DML_combine_bits(v442_lsbs, (uint64 )(DML_shl(1LL, (int64 )v445_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3033)), DML_shlu(1ULL, (uint64 )v445_lsb));
                        #line 3033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v442_unmapped = DML_combine_bits(v442_unmapped, DML_shlu(0ULL, (uint64 )v445_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v445_lsb + (uint64 )VTABLE_PARAM(UPCAST(v444_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v445_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)) - 1ULL), (int64 )v445_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3034)));
                        #line 3034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v442_n);
                }
                #line 4104 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _write_field v448_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v442_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v448_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3039)) - 1ULL)) - 1ULL)] = v448_f;
                    #line 3039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 4133 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v442_unmapped;
    #line 3041 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v442_n;
}
#line 4144 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(test_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 3046 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v452_unmapped UNUSED  = 0LL;
    {
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v452_unmapped = DML_combine_bits(v452_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)) - 1ULL), 0LL, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3048)));
        #line 3048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    int v452_n UNUSED  = (int32 )0LL;
    uint64 v452_lsbs UNUSED  = 0ULL;
    #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v454_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    int v455_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v454_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v452_lsbs = DML_combine_bits(v452_lsbs, (uint64 )(DML_shl(1LL, (int64 )v455_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3055)), DML_shlu(1ULL, (uint64 )v455_lsb));
                        #line 3055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v452_unmapped = DML_combine_bits(v452_unmapped, DML_shlu(0ULL, (uint64 )v455_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v455_lsb + (uint64 )VTABLE_PARAM(UPCAST(v454_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v455_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)) - 1ULL), (int64 )v455_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3056)));
                        #line 3056 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    (int64 )++(v452_n);
                }
                #line 4190 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3053 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _read_field v458_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v452_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v458_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3061)) - 1ULL)) - 1ULL)] = v458_f;
                    #line 3061 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 4219 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    *_out1 = v452_unmapped;
    #line 3063 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v452_n;
}
#line 4230 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._default_init */
static void  _DML_TM_register___default_init(test_t *_dev, init_val _init_val)
#line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4235 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 3068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v462_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v462_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~(v462_mapped))), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3075)) - 1ULL);
            #line 3074 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3076 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(test_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 3078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 4259 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._base_read_register */
static uint64 _DML_TM_register___base_read_register(test_t *_dev, _register __register, uint64 enabled_bytes, void  *aux)
#line 3083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if ((enabled_bytes) == 0LL)
    return 0ULL;
    #line 3088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v467_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v467_field_bits) == 0LL)
    #line 3091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
    #line 3093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v467_num_fields UNUSED  = 0LL;
    _read_field v467_fields[64LL] UNUSED ;
    #line 3094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v467_fields, 0, sizeof(_read_field [64LL]));
    uint64 v467_unmapped UNUSED  = 0LL;
    {
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v470__ret__out1 UNUSED  = 0LL;
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v467_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v467_fields, &v470__ret__out1);
        #line 3096 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v467_unmapped = v470__ret__out1;
        #line 4284 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 3097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v467_default_access_bits UNUSED  = (v467_unmapped) & (v467_field_bits);
    uint64 v467_unmapped_bits UNUSED  = (v467_unmapped) & (~(v467_field_bits));
    uint64 v467_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v467_default_access_bits)) & (enabled_bytes);
    #line 3101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v467_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    {
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v471_f UNUSED  = (int32 )0LL;
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v471_f < (int64 )v467_num_fields; (int64 )(v471_f)++)
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v472_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v467_fields[(int64 )v471_f], _read_field, _lsb), struct __lsb, lsb);
            int v472_f_msb UNUSED  = (int )(((uint64 )v472_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v467_fields[(int64 )v471_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3106 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v472_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v472_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v472_f_msb - (uint64 )v472_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3106)) - 1ULL);
            if (!((v472_f_enabled_bytes) == 0LL))
            {
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v467_val = DML_combine_bits(v467_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v467_fields[(int64 )v471_f], _read_field, read_field), v472_f_enabled_bytes, aux)) & (v472_f_enabled_bytes), (uint64 )v472_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v472_f_msb - (uint64 )v472_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)) - 1ULL), (int64 )v472_f_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3108)));
                #line 3108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3114 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v467_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v467_val = (v467_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v467_unmapped_bits) & (enabled_bytes), aux)) & ((v467_unmapped_bits) & (enabled_bytes)));
        #line 3117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v467_val;
}
#line 4324 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3123 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4329 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 3124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM_register___base_read_register(_dev, __register, enabled_bytes, aux);
}
#line 4334 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(test_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 3129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    int v480_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 3134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v480_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v480_lsb);
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((v480_write_outside_fields) == 0LL))
    #line 3138 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        int v481_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v481_ranges UNUSED ;
        #line 3140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v481_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v481_ranges);
        #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v482_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; -1LL <= (int64 )v482_i; (int64 )(v482_i)--)
            if (0LL <= (int64 )v482_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v482_i)) & (1ULL)) & (1ULL))))
            {
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if ((int64 )v481_unmapped_msb < 0LL)
                {
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v481_unmapped_msb = v482_i;
                    #line 3147 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 3146 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (0LL <= (int64 )v481_unmapped_msb)
            #line 3148 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                if (!(((DML_shru(v480_write_outside_fields, (uint64 )v482_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v481_unmapped_msb - ((uint64 )v482_i + 1ULL)) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3150)) - 1ULL)) == 0LL))
                #line 3150 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    char v487_written[65LL] UNUSED ;
                    #line 3151 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v487_written, 0, sizeof(char [65LL]));
                    char v487_current[65LL] UNUSED ;
                    #line 3152 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    memset((void *)&v487_current, 0, sizeof(char [65LL]));
                    {
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v488_bit UNUSED  = (int )((uint64 )v482_i + 1ULL);
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v488_bit <= (int64 )v481_unmapped_msb; (int64 )(v488_bit)++)
                        {
                            {
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v487_written[(int64 )(((uint64 )v488_bit - (uint64 )v482_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v488_bit - (uint64 )v480_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3155 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            {
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                v487_current[(int64 )(((uint64 )v488_bit - (uint64 )v482_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v488_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3157 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            }
                            #line 3159 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 3153 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 3163 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    sb_addfmt(&v481_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v481_unmapped_msb, (int )((uint64 )v482_i + 1ULL), v487_written, v487_current);
                    {
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v487_written[(int64 )((uint64 )v481_unmapped_msb - (uint64 )v482_i)] = (int8 )0LL;
                        #line 3164 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    {
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v487_current[(int64 )((uint64 )v481_unmapped_msb - (uint64 )v482_i)] = (int8 )0LL;
                        #line 3165 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                }
                {
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v481_unmapped_msb = (int32 )-1LL;
                    #line 3167 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3144 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3170 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v481_ranges));
            #line 4432 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 3173 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        sb_free(&v481_ranges);
    }
    return;
    #line 3175 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4440 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._base_write_register */
static void  _DML_TM_register___base_write_register(test_t *_dev, _register __register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3179 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    uint64 v496_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
    if ((v496_field_bits) == 0LL)
    #line 3181 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        {
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(enabled_bytes))) | ((value) & (enabled_bytes));
            #line 3182 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        return;
    }
    int v496_num_fields UNUSED  = 0LL;
    _write_field v496_fields[64LL] UNUSED ;
    #line 3186 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v496_fields, 0, sizeof(_write_field [64LL]));
    uint64 v496_unmapped UNUSED  = 0LL;
    {
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v499__ret__out1 UNUSED  = 0LL;
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v496_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v496_fields, &v499__ret__out1);
        #line 3188 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v496_unmapped = v499__ret__out1;
        #line 4468 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 3189 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v496_default_write_bits UNUSED  = (v496_unmapped) & (v496_field_bits);
    uint64 v496_unmapped_bits UNUSED  = (v496_unmapped) & (~(v496_field_bits));
    if ((enabled_bytes) == 0LL)
    return;
    #line 3195 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    int v496_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
    int v496_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
    {
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v501_f UNUSED  = (int32 )0LL;
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v501_f < (int64 )v496_num_fields; (int64 )(v501_f)++)
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            int v502_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v496_fields[(int64 )v501_f], _write_field, _lsb), struct __lsb, lsb);
            int v502_f_msb UNUSED  = (int )(((uint64 )v502_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v496_fields[(int64 )v501_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
            #line 3201 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v502_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v502_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v502_f_msb - (uint64 )v502_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3201)) - 1ULL);
            if (!((v502_f_enabled_bytes) == 0LL))
            #line 3202 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                uint64 v503_f_value UNUSED  = (DML_shru(value, (uint64 )v502_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v502_f_msb - (uint64 )v502_f_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3203)) - 1ULL);
                #line 3205 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v496_fields[(int64 )v501_f], _write_field, write_field), (v503_f_value) & (v502_f_enabled_bytes), v502_f_enabled_bytes, aux);
            }
        }
        #line 3197 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v496_default_write_bits) & (enabled_bytes)))) | (((value) & (v496_default_write_bits)) & (enabled_bytes));
        #line 3209 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(((v496_unmapped_bits) & (enabled_bytes)) == 0LL))
    #line 3214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v496_unmapped_bits), (v496_unmapped_bits) & (enabled_bytes), aux);
    return;
    #line 3215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4512 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.write_register */
static void  _DML_TM_register__write_register(test_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4517 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_TM_register___base_write_register(_dev, __register, value, enabled_bytes, aux);
    return;
    #line 3220 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4524 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.set_val */
static void  _DML_TM_register__set_val(test_t *_dev, set_val _set_val, uint64 value)
#line 3223 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3224)) - 1ULL);
        #line 3224 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 3225 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4540 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(test_t *_dev, get_val _get_val)
#line 3226 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4545 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3227)) - 1ULL);
}
#line 4550 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(test_t *_dev, get_val _get_val)
#line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4555 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _get_field v513_fields[64LL] UNUSED ;
        #line 3231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v513_fields, 0, sizeof(_get_field [64LL]));
        int v513_num UNUSED  = 0LL;
        uint64 v513_unmapped UNUSED  = 0LL;
        {
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v514__ret__out1 UNUSED  = 0LL;
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v513_num = _DML_TM_register___get_get_fields(_dev, __register, v513_fields, &v514__ret__out1);
            #line 3234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v513_unmapped = v514__ret__out1;
            #line 4571 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 3235 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v513_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v513_unmapped);
        {
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v515_i UNUSED  = (int32 )0LL;
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v515_i < (int64 )v513_num; (int64 )(v515_i)++)
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v516_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v513_fields[(int64 )v515_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    v513_val = DML_combine_bits(v513_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v513_fields[(int64 )v515_i], _get_field, get._get)), (uint64 )v516_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v516_lsb + (uint64 )VTABLE_PARAM(UPCAST(v513_fields[(int64 )v515_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v516_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)) - 1ULL), (int64 )v516_lsb, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3238)));
                    #line 3238 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
            }
            #line 3236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return v513_val;
        #line 4593 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 3241 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* register._default_set */
static void  _DML_TM_register___default_set(test_t *_dev, set_val _set_val, uint64 value)
#line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4602 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3243 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _set_field v519_fields[64LL] UNUSED ;
        #line 3244 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v519_fields, 0, sizeof(_set_field [64LL]));
        int v519_num UNUSED  = 0LL;
        uint64 v519_unmapped UNUSED  = 0LL;
        {
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint64 v520__ret__out1 UNUSED  = 0LL;
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v519_num = _DML_TM_register___get_set_fields(_dev, __register, v519_fields, &v520__ret__out1);
            #line 3247 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v519_unmapped = v520__ret__out1;
            #line 4618 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
        }
        #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~(v519_unmapped))) | ((value) & (v519_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3249)) - 1ULL);
            #line 3248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            int v522_i UNUSED  = (int32 )0LL;
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (; (int64 )v522_i < (int64 )v519_num; (int64 )(v522_i)++)
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                int v523_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v519_fields[(int64 )v522_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v519_fields[(int64 )v522_i], _set_field, set._set), (DML_shru(value, (uint64 )v523_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v523_lsb + (uint64 )VTABLE_PARAM(UPCAST(v519_fields[(int64 )v522_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v523_lsb) + 1ULL), "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 3252)) - 1ULL));
            }
            #line 3250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return;
        #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 3254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4645 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(test_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3620 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bytes) == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3623 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4659 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(test_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3610 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4664 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bytes) == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3613 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4670 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 907 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4675 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 909 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    goto throw7;
    return (int32 )0LL;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    throw7:;
    #line 912 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )3LL;
    #line 914 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4688 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 916 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4693 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 917 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 4698 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(test_t *_dev, init _init)
#line 1211 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4703 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1212 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1213 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4714 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(test_t *_dev, attribute _attribute)
#line 1214 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1215 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 4724 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1217 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4729 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1218 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1219 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4740 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(test_t *_dev, init _init)
#line 1227 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4745 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1228 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1229 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4756 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(test_t *_dev, attribute _attribute)
#line 1230 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4761 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1231 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 4766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1233 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4771 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1234 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1236 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1239 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1240 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4789 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(test_t *_dev, init _init)
#line 1248 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4794 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1249 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1250 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4805 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(test_t *_dev, attribute _attribute)
#line 1251 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4810 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1252 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 4815 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1254 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1255 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1257 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1260 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1261 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4838 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(test_t *_dev, init _init)
#line 1269 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4843 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1270 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return;
    #line 1271 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(test_t *_dev, attribute _attribute)
#line 1272 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4859 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1273 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 4864 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1275 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4869 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1276 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    return 0;
    #line 1277 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 4880 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(test_t *_dev, attribute _attribute, attr_value_t val)
#line 1287 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1288 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1288, 0);
}
#line 4890 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(test_t *_dev, attribute _attribute)
#line 1294 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4895 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1295 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1295, 0);
}
#line 4900 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* connect.validate */
static bool _DML_TM_connect__validate(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1359 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 1;
}
#line 4907 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(test_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4912 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1379 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        conf_object_t *v578_obj UNUSED  = NULL;
        char const *v578_port UNUSED  = NULL;
        #line 1384 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            v578_obj = SIM_attr_object(value);
            #line 1385 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        else
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1386 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            {
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v578_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1387 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v578_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1388 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1392 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (v578_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v578_port == NULL : !(v578_port == NULL) && (int64 )strcmp(v578_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1395 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return (int32 )0LL;
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(v578_obj == NULL))
        #line 1398 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            bool v583_valid UNUSED  = 1;
            {
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        _interface v584_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v584_iface, struct __interface, _required))
                        {
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            if (SIM_c_get_port_interface(v578_obj, VTABLE_PARAM(UPCAST(v584_iface, _interface, object.name), struct _name, name), v578_port) == NULL)
                            {
                                if (!(v578_port == NULL))
                                #line 1408 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v584_iface, _interface, object.name), struct _name, name), v578_port, SIM_object_name(v578_obj));
                                else
                                #line 1413 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v578_obj), VTABLE_PARAM(UPCAST(v584_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                    v583_valid = 0;
                                    #line 1414 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                                }
                            }
                            #line 1402 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 4986 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
                    }
                    #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1400 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1418 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!v583_valid)
            return (int32 )2LL;
            char const *v583_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v578_port;
                #line 1421 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            bool v583_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v578_obj);
            {
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v583_old_port;
                #line 1423 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            if (!v583_ok)
            return (int32 )3LL;
            #line 1427 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1430 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v578_port == NULL) ? MM_STRDUP(v578_port) : NULL;
            #line 1432 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1434 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v578_obj);
        return (int32 )0LL;
        #line 5022 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 1436 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5026 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* connect.set */
static void  _DML_TM_connect__set(test_t *_dev, _connect __connect, conf_object_t *obj)
#line 1438 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1439 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    {
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                _interface v596_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v596_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v596_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1441 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 5058 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 1440 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 1444 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5068 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(test_t *_dev, _conf_attribute __conf_attribute)
#line 1446 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5073 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1447 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1450 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 5082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(test_t *_dev, port _port)
#line 1564 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1568 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1570, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 5099 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(test_t *_dev, subdevice _subdevice)
#line 1590 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1594 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1595, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 5115 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(test_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3654 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5120 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (enabled_bits) == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 5125 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* read.read */
static uint64 _DML_TM_read__read(test_t *_dev, __read ___read)
#line 3658 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 5132 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* write.write_field */
static void  _DML_TM_write__write_field(test_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!((enabled_bits) == 0LL))
    #line 3686 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        uint64 v617_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~(enabled_bits));
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v617_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5149 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* write.write */
static void  _DML_TM_write__write(test_t *_dev, __write ___write, uint64 val)
#line 3692 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3694 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5158 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(test_t *_dev, _time_event __time_event, double when, void  *data)
#line 3944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v621_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v621_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3949 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_time(v621_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3951 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5172 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _time_event._next */
static double _DML_TM__time_event___next(test_t *_dev, _time_event __time_event, void  *data)
#line 3952 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3955 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5180 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(test_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3959 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    conf_object_t *v625_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v625_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3964 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    else
    SIM_event_post_cycle(v625_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5194 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(test_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3967 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5202 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(test_t *_dev, event _event, void  *data)
#line 3978 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5207 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 5212 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 3981 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5217 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3982 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!(data == NULL))
    #line 3984 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3986 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 5226 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 3988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5231 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3989 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3992 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return NULL;
}
#line 5239 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(test_t *_dev, event _event, void  *data)
#line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5244 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(test_t *_dev, event _event, void  *data)
#line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5257 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 3995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(test_t *_dev, _simple_event __simple_event)
#line 3997 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 4000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5271 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(test_t *_dev, _simple_event __simple_event)
#line 4002 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4004 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 4005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5281 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(test_t *_dev, simple_time_event _simple_time_event, double when)
#line 4009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 4011 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5290 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(test_t *_dev, simple_time_event _simple_time_event)
#line 4012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 5297 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(test_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 4018 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 4020 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5306 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(test_t *_dev, simple_cycle_event _simple_cycle_event)
#line 4021 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 5313 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(test_t *_dev, event _event, void  *data)
#line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5318 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4032 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5326 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4033 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5331 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4034 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 5336 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4036 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5341 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 5346 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5351 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4040 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 5356 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(test_t *_dev, event _event, void  *data)
#line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5361 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5369 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(test_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 4065 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 4067 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5378 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(test_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 4071 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 4073 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5387 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(test_t *_dev, event _event, void  *user)
#line 4078 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5392 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 4080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5399 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(test_t *_dev, event _event, void  *data)
#line 4081 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5404 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 4084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5410 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(test_t *_dev, event _event, void  *data)
#line 4085 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5415 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 5420 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(test_t *_dev, event _event, attr_value_t info)
#line 4088 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5425 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 4091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 4093 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 5434 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(test_t *_dev, event _event, void  *data)
#line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 5439 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 4095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5445 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(test_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 4097 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4099 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 4099, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 5454 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4103 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 4107 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5462 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(test_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 4109 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 4111 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 4112 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(test_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 4118 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 4120 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5481 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(test_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 4121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 5488 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(test_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 4127 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 4129 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5497 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(test_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 4130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 5504 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(test_t *_dev, uint64 enabled_bytes)
#line 1684 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v698_offset UNUSED  = (int32 )0LL;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v698_offset <= 8LL; (int64 )++(v698_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v698_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v698_offset;
        #line 1685 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1690 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1690, 0);
}
#line 5521 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _mask */
static uint64 _DML_M__mask(test_t *_dev, uint64 size)
#line 1659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 8LL <= (size) ? 0xffffffffffffffffULL : (DML_shlu(1ULL, (size) * 8ULL)) - 1ULL;
}
#line 5529 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(test_t *_dev, uint64 enabled_bytes)
#line 1673 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    {
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v703_size UNUSED  = (int32 )8LL;
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; 0LL < (int64 )v703_size; (int64 )--(v703_size))
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v703_size;
            #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1678 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1674 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1680 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1680, 0);
}
#line 5556 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].g[i].init */
static void  _DML_M_via_hookref__b2__g__init(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        int v708_idx_0 UNUSED  = (int32 )0LL;
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        for (; (int64 )v708_idx_0 < 6LL; (int64 )++(v708_idx_0))
        {
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            int v710_idx_1 UNUSED  = (int32 )0LL;
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            for (; (int64 )v710_idx_1 < 8LL; (int64 )++(v710_idx_1))
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            {
                {
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][(int64 )v708_idx_0][(int64 )v710_idx_1] = ((_hookref_t) {.id = 75, .encoded_index = (((_idx0) * 4 + (_idx1)) * 6 + ((int64 )v708_idx_0)) * 8 + ((int64 )v710_idx_1)});
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b2.g.h4_arr[_idx0][_idx1][(int64 )v708_idx_0][(int64 )v710_idx_1] = ((_hookref_t) {.id = 76, .encoded_index = (((_idx0) * 4 + (_idx1)) * 6 + ((int64 )v708_idx_0)) * 8 + ((int64 )v710_idx_1)});
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b2.g.h5_arr[_idx0][_idx1][(int64 )v708_idx_0][(int64 )v710_idx_1] = ((_hookref_t) {.id = 77, .encoded_index = (((_idx0) * 4 + (_idx1)) * 6 + ((int64 )v708_idx_0)) * 8 + ((int64 )v710_idx_1)});
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
            }
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        }
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    return;
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 5598 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.g[i].init */
static void  _DML_M_via_hookref__b1__g__init(test_t *_dev, uint32 _idx0)
#line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        int v716_idx_0 UNUSED  = (int32 )0LL;
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        for (; (int64 )v716_idx_0 < 6LL; (int64 )++(v716_idx_0))
        {
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            int v718_idx_1 UNUSED  = (int32 )0LL;
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            for (; (int64 )v718_idx_1 < 8LL; (int64 )++(v718_idx_1))
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            {
                {
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b1.g.h3_arr[_idx0][(int64 )v716_idx_0][(int64 )v718_idx_1] = ((_hookref_t) {.id = 61, .encoded_index = ((_idx0) * 6 + ((int64 )v716_idx_0)) * 8 + ((int64 )v718_idx_1)});
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b1.g.h4_arr[_idx0][(int64 )v716_idx_0][(int64 )v718_idx_1] = ((_hookref_t) {.id = 62, .encoded_index = ((_idx0) * 6 + ((int64 )v716_idx_0)) * 8 + ((int64 )v718_idx_1)});
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b1.g.h5_arr[_idx0][(int64 )v716_idx_0][(int64 )v718_idx_1] = ((_hookref_t) {.id = 63, .encoded_index = ((_idx0) * 6 + ((int64 )v716_idx_0)) * 8 + ((int64 )v718_idx_1)});
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
            }
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        }
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    return;
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 5640 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.g[i].init */
static void  _DML_M_via_hookref__g__init(test_t *_dev, uint32 _idx0)
#line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        int v724_idx_0 UNUSED  = (int32 )0LL;
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        for (; (int64 )v724_idx_0 < 6LL; (int64 )++(v724_idx_0))
        {
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            int v726_idx_1 UNUSED  = (int32 )0LL;
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            for (; (int64 )v726_idx_1 < 8LL; (int64 )++(v726_idx_1))
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            {
                {
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.g.h3_arr[_idx0][(int64 )v724_idx_0][(int64 )v726_idx_1] = ((_hookref_t) {.id = 82, .encoded_index = ((_idx0) * 6 + ((int64 )v724_idx_0)) * 8 + ((int64 )v726_idx_1)});
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.g.h4_arr[_idx0][(int64 )v724_idx_0][(int64 )v726_idx_1] = ((_hookref_t) {.id = 83, .encoded_index = ((_idx0) * 6 + ((int64 )v724_idx_0)) * 8 + ((int64 )v726_idx_1)});
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.g.h5_arr[_idx0][(int64 )v724_idx_0][(int64 )v726_idx_1] = ((_hookref_t) {.id = 84, .encoded_index = ((_idx0) * 6 + ((int64 )v724_idx_0)) * 8 + ((int64 )v726_idx_1)});
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
            }
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        }
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    return;
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 5682 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].init */
static void  _DML_M_via_hookref__b2__init(test_t *_dev, uint32 _idx0)
#line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        int v732_idx_0 UNUSED  = (int32 )0LL;
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        for (; (int64 )v732_idx_0 < 6LL; (int64 )++(v732_idx_0))
        {
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            int v734_idx_1 UNUSED  = (int32 )0LL;
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            for (; (int64 )v734_idx_1 < 8LL; (int64 )++(v734_idx_1))
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            {
                {
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b2.h3_arr[_idx0][(int64 )v732_idx_0][(int64 )v734_idx_1] = ((_hookref_t) {.id = 68, .encoded_index = ((_idx0) * 6 + ((int64 )v732_idx_0)) * 8 + ((int64 )v734_idx_1)});
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b2.h4_arr[_idx0][(int64 )v732_idx_0][(int64 )v734_idx_1] = ((_hookref_t) {.id = 69, .encoded_index = ((_idx0) * 6 + ((int64 )v732_idx_0)) * 8 + ((int64 )v734_idx_1)});
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b2.h5_arr[_idx0][(int64 )v732_idx_0][(int64 )v734_idx_1] = ((_hookref_t) {.id = 70, .encoded_index = ((_idx0) * 6 + ((int64 )v732_idx_0)) * 8 + ((int64 )v734_idx_1)});
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
            }
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        }
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    return;
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 5724 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.init */
static void  _DML_M_via_hookref__b1__init(test_t *_dev)
#line 96 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        int v740_idx_0 UNUSED  = (int32 )0LL;
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        for (; (int64 )v740_idx_0 < 6LL; (int64 )++(v740_idx_0))
        {
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            int v742_idx_1 UNUSED  = (int32 )0LL;
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            for (; (int64 )v742_idx_1 < 8LL; (int64 )++(v742_idx_1))
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
            {
                {
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b1.h3_arr[(int64 )v740_idx_0][(int64 )v742_idx_1] = ((_hookref_t) {.id = 54, .encoded_index = ((int64 )v740_idx_0) * 8 + ((int64 )v742_idx_1)});
                    #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b1.h4_arr[(int64 )v740_idx_0][(int64 )v742_idx_1] = ((_hookref_t) {.id = 55, .encoded_index = ((int64 )v740_idx_0) * 8 + ((int64 )v742_idx_1)});
                    #line 100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
                {
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                    _dev->via_hookref.b1.h5_arr[(int64 )v740_idx_0][(int64 )v742_idx_1] = ((_hookref_t) {.id = 56, .encoded_index = ((int64 )v740_idx_0) * 8 + ((int64 )v742_idx_1)});
                    #line 101 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
                }
            }
            #line 98 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        }
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    return;
    #line 104 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 5766 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].transaction_access */
static exception_type_t _DML_M_via_hookref__b2__transaction_access(test_t *_dev, uint32 _idx0, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->via_hookref.b2._obj[_idx0], 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 5776 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.transaction_access */
static exception_type_t _DML_M_via_hookref__b1__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->via_hookref.b1._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 5786 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].transaction_access */
static exception_type_t _DML_M_b2__transaction_access(test_t *_dev, uint32 _idx0, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->b2._obj[_idx0], 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 5796 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.transaction_access */
static exception_type_t _DML_M_b1__transaction_access(test_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2766 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->b1._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), bank, object._qname)));
    #line 2769 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 5806 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* destroy */
static void  _DML_M_destroy(test_t *_dev)
#line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 672 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5816 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* post_init */
static void  _DML_M_post_init(test_t *_dev)
#line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 671 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 5826 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* init */
static void  _DML_M_init(test_t *_dev)
#line 135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    {
        #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__hookset_test__in__dev, 4, 0, 1};
        #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v754_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v754_sub);
                #line 5850 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 136 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 139 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    _DML_M_order_test(_dev);
    return;
    #line 140 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 5861 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.testhooks */
static void  _DML_M_via_hookref__testhooks(test_t *_dev)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v756_resumed UNUSED  = 0LL;
    bf_t v757_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v757_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v757_tmp1 UNUSED  = v757_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v757_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v757_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v758_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v758_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v758_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((&_dev->via_hookref._h0)->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h0, NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v756_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h0, &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((&_dev->via_hookref._h0)->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h0, NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((&_dev->via_hookref._h0)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h0, NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v756_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h0, &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h0, &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((&_dev->via_hookref._h0)->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h0, NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((&_dev->via_hookref._h0)->queue) == 0LL && (v756_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v766_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v766_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v766_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v756_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h1, &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((&_dev->via_hookref._h1)->queue) == 1LL && (int64 )v756_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h1, &(_typeseq_1_t) {&v756_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((&_dev->via_hookref._h1)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )v756_i == 6LL);
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h1, &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((&_dev->via_hookref._h1)->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v756_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h1, &(_typeseq_1_t) {&v756_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((&_dev->via_hookref._h1)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v756_i == 6LL);
    bf_t v771_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_i = v771_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v771_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h2, &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((&_dev->via_hookref._h2)->queue) == 1LL && (int64 )v756_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h2, &(_typeseq_2_t) {&v756_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((&_dev->via_hookref._h2)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )v756_i == 9LL);
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h2, &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((&_dev->via_hookref._h2)->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h2, &(_typeseq_2_t) {&v756_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((&_dev->via_hookref._h2)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )v756_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((&_dev->via_hookref._h3[3LL][4LL])->queue) == 0LL);
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h3[3LL][4LL], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v778_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v778_idx_0 < 6LL; (int64 )++(v778_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v780_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v780_idx_1 < 8LL; (int64 )++(v780_idx_1))
            if (!((int64 )v778_idx_0 == 3LL) && !((int64 )v780_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((&_dev->via_hookref._h3[(int64 )v778_idx_0][(int64 )v780_idx_1])->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((&_dev->via_hookref._h3[3LL][4LL])->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h3[3LL][4LL], NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((&_dev->via_hookref._h3[3LL][4LL])->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h0, &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h0, &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((&_dev->via_hookref._h0)->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h0, NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((&_dev->via_hookref._h0)->queue) == 0LL && (v756_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v788_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v788_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v788_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v788_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v788_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v788_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h1, &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((&_dev->via_hookref._h1)->queue) == 1LL && (int64 )v756_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h1, &(_typeseq_1_t) {&v756_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((&_dev->via_hookref._h1)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )v756_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h1, &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((&_dev->via_hookref._h1)->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v756_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h1, &(_typeseq_1_t) {&v756_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((&_dev->via_hookref._h1)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v756_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h2, &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((&_dev->via_hookref._h2)->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h2, &(_typeseq_2_t) {&v756_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((&_dev->via_hookref._h2)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )v756_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->via_hookref._h2, &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 37, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((&_dev->via_hookref._h2)->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v756_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->via_hookref._h2, &(_typeseq_2_t) {&v756_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((&_dev->via_hookref._h2)->queue) == 0LL && (v756_resumed) == 1LL) && (int64 )v756_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__hookset_test__in__via_hookref, 3, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v800_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v800_sub);
                #line 6137 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 6147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.g[i].testhooks */
static void  _DML_M_via_hookref__g__testhooks(test_t *_dev, uint32 _idx0)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v802_resumed UNUSED  = 0LL;
    bf_t v803_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v803_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v803_tmp1 UNUSED  = v803_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v803_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v803_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v804_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v804_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v804_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v802_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v802_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v812_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v812_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v812_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v802_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v802_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v802_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )v802_i == 6LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v802_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v802_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v802_i == 6LL);
    bf_t v817_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_i = v817_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v817_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v802_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v802_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )v802_i == 9LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v802_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )v802_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.g.h3_arr[_idx0][3LL][4LL]))->queue) == 0LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.g.h3_arr[_idx0][3LL][4LL]), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v824_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v824_idx_0 < 6LL; (int64 )++(v824_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v826_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v826_idx_1 < 8LL; (int64 )++(v826_idx_1))
            if (!((int64 )v824_idx_0 == 3LL) && !((int64 )v826_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.g.h3_arr[_idx0][(int64 )v824_idx_0][(int64 )v826_idx_1]))->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.g.h3_arr[_idx0][3LL][4LL]))->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.g.h3_arr[_idx0][3LL][4LL]), NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.g.h3_arr[_idx0][3LL][4LL]))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))), NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 79, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v834_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v834_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v834_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v834_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v834_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v834_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v802_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v802_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )v802_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v802_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v802_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 80, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v802_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v802_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )v802_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 36, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v802_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v802_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 81, .encoded_index = _idx0}))))->queue) == 0LL && (v802_resumed) == 1LL) && (int64 )v802_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){0, 0, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v846_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v846_sub);
                #line 6423 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 6433 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].testhooks */
static void  _DML_M_via_hookref__b2__testhooks(test_t *_dev, uint32 _idx0)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v848_resumed UNUSED  = 0LL;
    bf_t v849_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v849_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v849_tmp1 UNUSED  = v849_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v849_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v849_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v850_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v850_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v850_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v848_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v848_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v858_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v858_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v858_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v848_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v848_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v848_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )v848_i == 6LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v848_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v848_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v848_i == 6LL);
    bf_t v863_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_i = v863_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v863_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v848_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v848_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )v848_i == 9LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v848_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )v848_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.h3_arr[_idx0][3LL][4LL]))->queue) == 0LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.h3_arr[_idx0][3LL][4LL]), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v870_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v870_idx_0 < 6LL; (int64 )++(v870_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v872_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v872_idx_1 < 8LL; (int64 )++(v872_idx_1))
            if (!((int64 )v870_idx_0 == 3LL) && !((int64 )v872_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.h3_arr[_idx0][(int64 )v870_idx_0][(int64 )v872_idx_1]))->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.h3_arr[_idx0][3LL][4LL]))->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.h3_arr[_idx0][3LL][4LL]), NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.h3_arr[_idx0][3LL][4LL]))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))), NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 65, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v880_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v880_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v880_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v880_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v880_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v880_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v848_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v848_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )v848_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v848_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v848_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 66, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v848_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v848_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )v848_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 35, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v848_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v848_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 67, .encoded_index = _idx0}))))->queue) == 0LL && (v848_resumed) == 1LL) && (int64 )v848_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__hookset_test__in__via_hookref_b2, 1, _idx0, 3};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v892_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v892_sub);
                #line 6709 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 6719 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].g[i].testhooks */
static void  _DML_M_via_hookref__b2__g__testhooks(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v894_resumed UNUSED  = 0LL;
    bf_t v895_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v895_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v895_tmp1 UNUSED  = v895_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v895_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v895_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v896_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v896_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v896_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v894_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v894_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v904_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v904_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v904_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v894_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL && (int64 )v894_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_1_t) {&v894_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )v894_i == 6LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v894_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_1_t) {&v894_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v894_i == 6LL);
    bf_t v909_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_i = v909_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v909_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL && (int64 )v894_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_2_t) {&v894_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )v894_i == 9LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_2_t) {&v894_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )v894_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][3LL][4LL]))->queue) == 0LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][3LL][4LL]), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v916_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v916_idx_0 < 6LL; (int64 )++(v916_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v918_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v918_idx_1 < 8LL; (int64 )++(v918_idx_1))
            if (!((int64 )v916_idx_0 == 3LL) && !((int64 )v918_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][(int64 )v916_idx_0][(int64 )v918_idx_1]))->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][3LL][4LL]))->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][3LL][4LL]), NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b2.g.h3_arr[_idx0][_idx1][3LL][4LL]))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))), NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 72, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v926_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v926_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v926_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v926_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v926_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v926_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL && (int64 )v894_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_1_t) {&v894_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )v894_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v894_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_1_t) {&v894_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 73, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v894_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_2_t) {&v894_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )v894_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 29, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v894_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))), &(_typeseq_2_t) {&v894_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 74, .encoded_index = (_idx0) * 4 + (_idx1)}))))->queue) == 0LL && (v894_resumed) == 1LL) && (int64 )v894_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){0, 0, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v938_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v938_sub);
                #line 6995 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 7005 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.testhooks */
static void  _DML_M_via_hookref__b1__testhooks(test_t *_dev)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v940_resumed UNUSED  = 0LL;
    bf_t v941_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v941_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v941_tmp1 UNUSED  = v941_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v941_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v941_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v942_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v942_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v942_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v940_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v940_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v950_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v950_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v950_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v940_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 1LL && (int64 )v940_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &(_typeseq_1_t) {&v940_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )v940_i == 6LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v940_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &(_typeseq_1_t) {&v940_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v940_i == 6LL);
    bf_t v955_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_i = v955_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v955_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 1LL && (int64 )v940_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &(_typeseq_2_t) {&v940_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )v940_i == 9LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &(_typeseq_2_t) {&v940_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )v940_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.h3_arr[3LL][4LL]))->queue) == 0LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.h3_arr[3LL][4LL]), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v962_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v962_idx_0 < 6LL; (int64 )++(v962_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v964_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v964_idx_1 < 8LL; (int64 )++(v964_idx_1))
            if (!((int64 )v962_idx_0 == 3LL) && !((int64 )v964_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.h3_arr[(int64 )v962_idx_0][(int64 )v964_idx_1]))->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.h3_arr[3LL][4LL]))->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.h3_arr[3LL][4LL]), NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.h3_arr[3LL][4LL]))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))), NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 51, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v972_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v972_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v972_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v972_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v972_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v972_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 1LL && (int64 )v940_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &(_typeseq_1_t) {&v940_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )v940_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v940_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))), &(_typeseq_1_t) {&v940_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 52, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v940_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &(_typeseq_2_t) {&v940_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )v940_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 27, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v940_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))), &(_typeseq_2_t) {&v940_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 53, .encoded_index = 0}))))->queue) == 0LL && (v940_resumed) == 1LL) && (int64 )v940_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__hookset_test__in__via_hookref_b1, 1, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v984_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v984_sub);
                #line 7281 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 7291 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.g[i].testhooks */
static void  _DML_M_via_hookref__b1__g__testhooks(test_t *_dev, uint32 _idx0)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v986_resumed UNUSED  = 0LL;
    bf_t v987_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v987_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v987_tmp1 UNUSED  = v987_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v987_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v987_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v988_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v988_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v988_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v986_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v986_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v996_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v996_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v996_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v986_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v986_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v986_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )v986_i == 6LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v986_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v986_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v986_i == 6LL);
    bf_t v1001_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_i = v1001_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1001_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v986_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v986_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )v986_i == 9LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v986_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )v986_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.g.h3_arr[_idx0][3LL][4LL]))->queue) == 0LL);
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.g.h3_arr[_idx0][3LL][4LL]), &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1008_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1008_idx_0 < 6LL; (int64 )++(v1008_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v1010_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v1010_idx_1 < 8LL; (int64 )++(v1010_idx_1))
            if (!((int64 )v1008_idx_0 == 3LL) && !((int64 )v1010_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.g.h3_arr[_idx0][(int64 )v1008_idx_0][(int64 )v1010_idx_1]))->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.g.h3_arr[_idx0][3LL][4LL]))->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.g.h3_arr[_idx0][3LL][4LL]), NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _dev->via_hookref.b1.g.h3_arr[_idx0][3LL][4LL]))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))), NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h0_ref(_dev, ((_hookref_t) {.id = 58, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1018_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1018_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1018_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1018_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1018_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1018_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )v986_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v986_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )v986_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v986_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))), &(_typeseq_1_t) {&v986_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h1_ref(_dev, ((_hookref_t) {.id = 59, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v986_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v986_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )v986_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 21, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v986_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, _DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))), &(_typeseq_2_t) {&v986_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((_DML_resolve_hookref(_dev, _hook_aux_infos, _DML_M_enforce_h2_ref(_dev, ((_hookref_t) {.id = 60, .encoded_index = _idx0}))))->queue) == 0LL && (v986_resumed) == 1LL) && (int64 )v986_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){0, 0, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v1030_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v1030_sub);
                #line 7567 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 7577 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* indexed[i][j].two_params */
static void  _DML_M_indexed__two_params(test_t *_dev, uint32 _idx0, uint32 _idx1, bf_t *x, bf_t coeff)
#line 33 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        *x = (bf_t )((uint64 )coeff * ((uint64 )(_idx0) * 7ULL + (uint64 )(_idx1)));
        #line 34 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    return;
    #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7591 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* indexed[i][j].one_param */
static void  _DML_M_indexed__one_param(test_t *_dev, uint32 _idx0, uint32 _idx1, bf_t *x)
#line 30 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        *x = (bf_t )((uint64 )(_idx0) * 7ULL + (uint64 )(_idx1));
        #line 31 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    return;
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7605 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* indexed[i][j].one_serializable_param */
static void  _DML_M_indexed__one_serializable_param(test_t *_dev, uint32 _idx0, uint32 _idx1, bf_t coeff)
#line 36 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        _dev->storage_indexed = (bf_t )((uint64 )coeff * ((uint64 )(_idx0) * 7ULL + (uint64 )(_idx1)));
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    return;
    #line 38 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7619 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* indexed[i][j].no_params */
static void  _DML_M_indexed__no_params(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    int v1039_tmp0 UNUSED  = (int )(_idx0);
    #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    int v1039_tmp1 UNUSED  = (int )(_idx1);
    #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    {
        #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        _dev->last_i_indexed = v1039_tmp0;
        #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    {
        #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        _dev->last_j_indexed = v1039_tmp1;
        #line 28 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    return;
    #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7643 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* two_params */
static void  _DML_M_two_params(test_t *_dev, bf_t *x, bf_t i)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        *x = i;
        #line 17 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    return;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7657 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* one_param */
static void  _DML_M_one_param(test_t *_dev, bf_t *x)
#line 13 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    (int64 )++(*x);
    return;
    #line 15 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7667 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* one_serializable_param */
static void  _DML_M_one_serializable_param(test_t *_dev, bf_t i)
#line 20 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    {
        #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
        _dev->storage = i;
        #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
    }
    return;
    #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7681 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* no_params */
static void  _DML_M_no_params(test_t *_dev)
#line 10 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    (int64 )++(_dev->count);
    return;
    #line 12 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
}
#line 7691 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* g[i].testhooks */
static void  _DML_M_g__testhooks(test_t *_dev, uint32 _idx0)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v1046_resumed UNUSED  = 0LL;
    bf_t v1047_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1047_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1047_tmp1 UNUSED  = v1047_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1047_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1047_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v1048_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1048_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1048_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h0[_idx0], NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v1046_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->g._h0[_idx0], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h0[_idx0], NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h0[_idx0], NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v1046_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->g._h0[_idx0], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->g._h0[_idx0], &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h0[_idx0], NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 0LL && (v1046_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v1056_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1056_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1056_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1046_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(&_dev->g._h1[_idx0], &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 1LL && (int64 )v1046_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h1[_idx0], &(_typeseq_1_t) {&v1046_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )v1046_i == 6LL);
    { _DML_attach_callback_to_hook(&_dev->g._h1[_idx0], &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v1046_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h1[_idx0], &(_typeseq_1_t) {&v1046_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v1046_i == 6LL);
    bf_t v1061_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_i = v1061_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1061_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->g._h2[_idx0], &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 1LL && (int64 )v1046_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h2[_idx0], &(_typeseq_2_t) {&v1046_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )v1046_i == 9LL);
    { _DML_attach_callback_to_hook(&_dev->g._h2[_idx0], &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h2[_idx0], &(_typeseq_2_t) {&v1046_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )v1046_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((&_dev->g._h3[_idx0][3LL][4LL])->queue) == 0LL);
    { _DML_attach_callback_to_hook(&_dev->g._h3[_idx0][3LL][4LL], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1068_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1068_idx_0 < 6LL; (int64 )++(v1068_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v1070_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v1070_idx_1 < 8LL; (int64 )++(v1070_idx_1))
            if (!((int64 )v1068_idx_0 == 3LL) && !((int64 )v1070_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((&_dev->g._h3[_idx0][(int64 )v1068_idx_0][(int64 )v1070_idx_1])->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((&_dev->g._h3[_idx0][3LL][4LL])->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h3[_idx0][3LL][4LL], NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((&_dev->g._h3[_idx0][3LL][4LL])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->g._h0[_idx0], &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->g._h0[_idx0], &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h0[_idx0], NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((&_dev->g._h0[_idx0])->queue) == 0LL && (v1046_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1078_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1078_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1078_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1078_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1078_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1078_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->g._h1[_idx0], &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 1LL && (int64 )v1046_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h1[_idx0], &(_typeseq_1_t) {&v1046_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )v1046_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->g._h1[_idx0], &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v1046_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h1[_idx0], &(_typeseq_1_t) {&v1046_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((&_dev->g._h1[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v1046_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->g._h2[_idx0], &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h2[_idx0], &(_typeseq_2_t) {&v1046_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )v1046_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->g._h2[_idx0], &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 18, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1046_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->g._h2[_idx0], &(_typeseq_2_t) {&v1046_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((&_dev->g._h2[_idx0])->queue) == 0LL && (v1046_resumed) == 1LL) && (int64 )v1046_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){0, 0, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v1090_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v1090_sub);
                #line 7967 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 7977 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].testhooks */
static void  _DML_M_b2__testhooks(test_t *_dev, uint32 _idx0)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v1092_resumed UNUSED  = 0LL;
    bf_t v1093_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1093_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1093_tmp1 UNUSED  = v1093_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1093_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1093_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v1094_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1094_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1094_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h0[_idx0], NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v1092_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2._h0[_idx0], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h0[_idx0], NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h0[_idx0], NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v1092_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2._h0[_idx0], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b2._h0[_idx0], &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h0[_idx0], NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 0LL && (v1092_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v1102_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1102_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1102_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1092_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(&_dev->b2._h1[_idx0], &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 1LL && (int64 )v1092_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h1[_idx0], &(_typeseq_1_t) {&v1092_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )v1092_i == 6LL);
    { _DML_attach_callback_to_hook(&_dev->b2._h1[_idx0], &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v1092_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h1[_idx0], &(_typeseq_1_t) {&v1092_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v1092_i == 6LL);
    bf_t v1107_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_i = v1107_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1107_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2._h2[_idx0], &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 1LL && (int64 )v1092_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h2[_idx0], &(_typeseq_2_t) {&v1092_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )v1092_i == 9LL);
    { _DML_attach_callback_to_hook(&_dev->b2._h2[_idx0], &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h2[_idx0], &(_typeseq_2_t) {&v1092_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )v1092_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((&_dev->b2._h3[_idx0][3LL][4LL])->queue) == 0LL);
    { _DML_attach_callback_to_hook(&_dev->b2._h3[_idx0][3LL][4LL], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1114_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1114_idx_0 < 6LL; (int64 )++(v1114_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v1116_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v1116_idx_1 < 8LL; (int64 )++(v1116_idx_1))
            if (!((int64 )v1114_idx_0 == 3LL) && !((int64 )v1116_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((&_dev->b2._h3[_idx0][(int64 )v1114_idx_0][(int64 )v1116_idx_1])->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((&_dev->b2._h3[_idx0][3LL][4LL])->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h3[_idx0][3LL][4LL], NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((&_dev->b2._h3[_idx0][3LL][4LL])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2._h0[_idx0], &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b2._h0[_idx0], &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h0[_idx0], NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((&_dev->b2._h0[_idx0])->queue) == 0LL && (v1092_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1124_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1124_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1124_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1124_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1124_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1124_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2._h1[_idx0], &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 1LL && (int64 )v1092_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h1[_idx0], &(_typeseq_1_t) {&v1092_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )v1092_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b2._h1[_idx0], &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v1092_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h1[_idx0], &(_typeseq_1_t) {&v1092_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((&_dev->b2._h1[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v1092_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2._h2[_idx0], &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h2[_idx0], &(_typeseq_2_t) {&v1092_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )v1092_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b2._h2[_idx0], &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 17, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1092_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2._h2[_idx0], &(_typeseq_2_t) {&v1092_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((&_dev->b2._h2[_idx0])->queue) == 0LL && (v1092_resumed) == 1LL) && (int64 )v1092_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__hookset_test__in__b2, 1, _idx0, 3};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v1136_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v1136_sub);
                #line 8253 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 8263 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].g[i].testhooks */
static void  _DML_M_b2__g__testhooks(test_t *_dev, uint32 _idx0, uint32 _idx1)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v1138_resumed UNUSED  = 0LL;
    bf_t v1139_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1139_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1139_tmp1 UNUSED  = v1139_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1139_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1139_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v1140_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1140_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1140_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h0[_idx0][_idx1], NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v1138_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2.g._h0[_idx0][_idx1], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h0[_idx0][_idx1], NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h0[_idx0][_idx1], NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v1138_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2.g._h0[_idx0][_idx1], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b2.g._h0[_idx0][_idx1], &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h0[_idx0][_idx1], NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v1148_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1148_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1148_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1138_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(&_dev->b2.g._h1[_idx0][_idx1], &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 1LL && (int64 )v1138_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h1[_idx0][_idx1], &(_typeseq_1_t) {&v1138_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )v1138_i == 6LL);
    { _DML_attach_callback_to_hook(&_dev->b2.g._h1[_idx0][_idx1], &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v1138_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h1[_idx0][_idx1], &(_typeseq_1_t) {&v1138_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v1138_i == 6LL);
    bf_t v1153_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_i = v1153_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1153_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2.g._h2[_idx0][_idx1], &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 1LL && (int64 )v1138_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h2[_idx0][_idx1], &(_typeseq_2_t) {&v1138_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )v1138_i == 9LL);
    { _DML_attach_callback_to_hook(&_dev->b2.g._h2[_idx0][_idx1], &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h2[_idx0][_idx1], &(_typeseq_2_t) {&v1138_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )v1138_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((&_dev->b2.g._h3[_idx0][_idx1][3LL][4LL])->queue) == 0LL);
    { _DML_attach_callback_to_hook(&_dev->b2.g._h3[_idx0][_idx1][3LL][4LL], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1160_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1160_idx_0 < 6LL; (int64 )++(v1160_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v1162_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v1162_idx_1 < 8LL; (int64 )++(v1162_idx_1))
            if (!((int64 )v1160_idx_0 == 3LL) && !((int64 )v1162_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((&_dev->b2.g._h3[_idx0][_idx1][(int64 )v1160_idx_0][(int64 )v1162_idx_1])->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((&_dev->b2.g._h3[_idx0][_idx1][3LL][4LL])->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h3[_idx0][_idx1][3LL][4LL], NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((&_dev->b2.g._h3[_idx0][_idx1][3LL][4LL])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2.g._h0[_idx0][_idx1], &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b2.g._h0[_idx0][_idx1], &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h0[_idx0][_idx1], NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((&_dev->b2.g._h0[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1170_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1170_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1170_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1170_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1170_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1170_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2.g._h1[_idx0][_idx1], &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 1LL && (int64 )v1138_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h1[_idx0][_idx1], &(_typeseq_1_t) {&v1138_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )v1138_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b2.g._h1[_idx0][_idx1], &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v1138_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h1[_idx0][_idx1], &(_typeseq_1_t) {&v1138_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((&_dev->b2.g._h1[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v1138_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b2.g._h2[_idx0][_idx1], &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h2[_idx0][_idx1], &(_typeseq_2_t) {&v1138_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )v1138_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b2.g._h2[_idx0][_idx1], &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 11, .encoded_index = (_idx0) * 4 + (_idx1)})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1138_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b2.g._h2[_idx0][_idx1], &(_typeseq_2_t) {&v1138_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((&_dev->b2.g._h2[_idx0][_idx1])->queue) == 0LL && (v1138_resumed) == 1LL) && (int64 )v1138_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){0, 0, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v1182_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v1182_sub);
                #line 8539 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 8549 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.testhooks */
static void  _DML_M_b1__testhooks(test_t *_dev)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v1184_resumed UNUSED  = 0LL;
    bf_t v1185_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1185_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1185_tmp1 UNUSED  = v1185_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1185_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1185_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v1186_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1186_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1186_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((&_dev->b1._h0)->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h0, NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v1184_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1._h0, &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((&_dev->b1._h0)->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h0, NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((&_dev->b1._h0)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h0, NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v1184_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1._h0, &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b1._h0, &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((&_dev->b1._h0)->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h0, NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((&_dev->b1._h0)->queue) == 0LL && (v1184_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v1194_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1194_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1194_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1184_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(&_dev->b1._h1, &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((&_dev->b1._h1)->queue) == 1LL && (int64 )v1184_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h1, &(_typeseq_1_t) {&v1184_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((&_dev->b1._h1)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )v1184_i == 6LL);
    { _DML_attach_callback_to_hook(&_dev->b1._h1, &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((&_dev->b1._h1)->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v1184_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h1, &(_typeseq_1_t) {&v1184_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((&_dev->b1._h1)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v1184_i == 6LL);
    bf_t v1199_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_i = v1199_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1199_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1._h2, &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((&_dev->b1._h2)->queue) == 1LL && (int64 )v1184_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h2, &(_typeseq_2_t) {&v1184_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((&_dev->b1._h2)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )v1184_i == 9LL);
    { _DML_attach_callback_to_hook(&_dev->b1._h2, &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((&_dev->b1._h2)->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h2, &(_typeseq_2_t) {&v1184_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((&_dev->b1._h2)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )v1184_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((&_dev->b1._h3[3LL][4LL])->queue) == 0LL);
    { _DML_attach_callback_to_hook(&_dev->b1._h3[3LL][4LL], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1206_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1206_idx_0 < 6LL; (int64 )++(v1206_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v1208_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v1208_idx_1 < 8LL; (int64 )++(v1208_idx_1))
            if (!((int64 )v1206_idx_0 == 3LL) && !((int64 )v1208_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((&_dev->b1._h3[(int64 )v1206_idx_0][(int64 )v1208_idx_1])->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((&_dev->b1._h3[3LL][4LL])->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h3[3LL][4LL], NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((&_dev->b1._h3[3LL][4LL])->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1._h0, &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b1._h0, &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((&_dev->b1._h0)->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h0, NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((&_dev->b1._h0)->queue) == 0LL && (v1184_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1216_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1216_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1216_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1216_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1216_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1216_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1._h1, &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((&_dev->b1._h1)->queue) == 1LL && (int64 )v1184_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h1, &(_typeseq_1_t) {&v1184_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((&_dev->b1._h1)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )v1184_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b1._h1, &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((&_dev->b1._h1)->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v1184_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h1, &(_typeseq_1_t) {&v1184_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((&_dev->b1._h1)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v1184_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1._h2, &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((&_dev->b1._h2)->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h2, &(_typeseq_2_t) {&v1184_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((&_dev->b1._h2)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )v1184_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b1._h2, &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 9, .encoded_index = 0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((&_dev->b1._h2)->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1184_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1._h2, &(_typeseq_2_t) {&v1184_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((&_dev->b1._h2)->queue) == 0LL && (v1184_resumed) == 1LL) && (int64 )v1184_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__hookset_test__in__b1, 1, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v1228_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v1228_sub);
                #line 8825 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 8835 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.g[i].testhooks */
static void  _DML_M_b1__g__testhooks(test_t *_dev, uint32 _idx0)
#line 16 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    uint64 v1230_resumed UNUSED  = 0LL;
    bf_t v1231_tmp0 UNUSED  = (uint16 )0ULL;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1231_tmp0;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1231_tmp1 UNUSED  = v1231_tmp0;
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1231_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1231_tmp1;
        #line 18 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    int v1232_tmp0 UNUSED  = (int32 )-1LL;
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1232_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1232_tmp0;
        #line 19 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 21 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 21, (uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 0LL);
    {
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h0[_idx0], NULL);
        #line 22 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 23, (v1230_resumed) == 0LL);
    #line 25 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1.g._h0[_idx0], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 26, (int64 )_dev->count == 0LL && (uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 1LL);
    {
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h0[_idx0], NULL);
        #line 27 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 28, ((uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h0[_idx0], NULL);
        #line 29 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 30, (v1230_resumed) == 0LL);
    #line 32 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1.g._h0[_idx0], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b1.g._h0[_idx0], &_after_on_hook_infos[1], NULL, 0, (struct _after_on_hook_1_args [1LL]){{ (uint16 )7ULL }}, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 34, ((uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 2LL && (int64 )_dev->count == 1LL) && (int64 )_dev->storage == 0LL);
    {
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h0[_idx0], NULL);
        #line 35 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 36, (((uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 0LL && (v1230_resumed) == 2LL) && (int64 )_dev->count == 2LL) && (int64 )_dev->storage == 7LL);
    bf_t v1240_tmp0 UNUSED  = (uint16 )0ULL;
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1240_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = v1240_tmp0;
        #line 37 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 39 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1230_i UNUSED  = (uint16 )5ULL;
    { _DML_attach_callback_to_hook(&_dev->b1.g._h1[_idx0], &_after_on_hook_infos[2], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 41, (uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 1LL && (int64 )v1230_i == 5LL);
    {
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h1[_idx0], &(_typeseq_1_t) {&v1230_i});
        #line 42 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 43, ((uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )v1230_i == 6LL);
    { _DML_attach_callback_to_hook(&_dev->b1.g._h1[_idx0], &_after_on_hook_infos[3], NULL, 0, (struct _after_on_hook_3_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 45, ((uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 1LL && (int64 )_dev->storage == 0LL) && (int64 )v1230_i == 6LL);
    {
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h1[_idx0], &(_typeseq_1_t) {&v1230_i});
        #line 46 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 47, (((uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )_dev->storage == 11LL) && (int64 )v1230_i == 6LL);
    bf_t v1245_tmp0 UNUSED  = (uint16 )0ULL;
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_i = v1245_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage = v1245_tmp0;
        #line 48 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 50 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1.g._h2[_idx0], &_after_on_hook_infos[4], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 51, (uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 1LL && (int64 )v1230_i == 0LL);
    {
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h2[_idx0], &(_typeseq_2_t) {&v1230_i, (uint16 )9ULL});
        #line 52 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 53, ((uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )v1230_i == 9LL);
    { _DML_attach_callback_to_hook(&_dev->b1.g._h2[_idx0], &_after_on_hook_infos[5], NULL, 0, (struct _after_on_hook_5_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 55, (uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 1LL);
    {
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h2[_idx0], &(_typeseq_2_t) {&v1230_i, (uint16 )9ULL});
        #line 56 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 57, ((uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )v1230_i == 2LL);
    {
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_i = (uint16 )0ULL;
        #line 58 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 60 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 60, (uint64)VLEN((&_dev->b1.g._h3[_idx0][3LL][4LL])->queue) == 0LL);
    { _DML_attach_callback_to_hook(&_dev->b1.g._h3[_idx0][3LL][4LL], &_after_on_hook_infos[0], NULL, 0, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    {
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1252_idx_0 UNUSED  = 0LL;
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1252_idx_0 < 6LL; (int64 )++(v1252_idx_0))
        {
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            int v1254_idx_1 UNUSED  = 0LL;
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (; (int64 )v1254_idx_1 < 8LL; (int64 )++(v1254_idx_1))
            if (!((int64 )v1252_idx_0 == 3LL) && !((int64 )v1254_idx_1 == 4LL))
            DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 65, (uint64)VLEN((&_dev->b1.g._h3[_idx0][(int64 )v1252_idx_0][(int64 )v1254_idx_1])->queue) == 0LL);
            #line 63 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 62 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 69 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 69, (uint64)VLEN((&_dev->b1.g._h3[_idx0][3LL][4LL])->queue) == 1LL && (int64 )_dev->count == 0LL);
    {
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h3[_idx0][3LL][4LL], NULL);
        #line 70 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 71, ((uint64)VLEN((&_dev->b1.g._h3[_idx0][3LL][4LL])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )_dev->count == 1LL);
    {
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->count = (uint16 )0ULL;
        #line 72 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1.g._h0[_idx0], &_after_on_hook_infos[6], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    { _DML_attach_callback_to_hook(&_dev->b1.g._h0[_idx0], &_after_on_hook_infos[7], (const uint32 []) {2LL, 3LL}, 2, (struct _after_on_hook_7_args [1LL]){{ (uint16 )10ULL }}, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 76, (((uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 2LL && (int64 )_dev->last_i_indexed == -1LL) && (int64 )_dev->last_j_indexed == -1LL) && (int64 )_dev->storage_indexed == 0LL);
    #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h0[_idx0], NULL);
        #line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 79, ((((uint64)VLEN((&_dev->b1.g._h0[_idx0])->queue) == 0LL && (v1230_resumed) == 2LL) && (int64 )_dev->last_i_indexed == 3LL) && (int64 )_dev->last_j_indexed == 5LL) && (int64 )_dev->storage_indexed == 170LL);
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1262_tmp0 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1262_tmp1 UNUSED  = (int32 )-1LL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    bf_t v1262_tmp2 UNUSED  = (uint16 )0ULL;
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_i_indexed = v1262_tmp0;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->last_j_indexed = v1262_tmp1;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = v1262_tmp2;
        #line 81 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 83 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1.g._h1[_idx0], &_after_on_hook_infos[8], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 84, (uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 1LL && (int64 )v1230_i == 0LL);
    {
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h1[_idx0], &(_typeseq_1_t) {&v1230_i});
        #line 85 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 86, ((uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )v1230_i == 26LL);
    {
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_i = (uint16 )0ULL;
        #line 87 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b1.g._h1[_idx0], &_after_on_hook_infos[9], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_9_args [1LL]){{ (uint16 )11ULL }}, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 89, ((uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 1LL && (int64 )_dev->storage_indexed == 0LL) && (int64 )v1230_i == 0LL);
    {
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h1[_idx0], &(_typeseq_1_t) {&v1230_i});
        #line 90 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 91, (((uint64)VLEN((&_dev->b1.g._h1[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )_dev->storage_indexed == 0x11eLL) && (int64 )v1230_i == 0LL);
    #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _dev->storage_indexed = (uint16 )0ULL;
        #line 93 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 95 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    { _DML_attach_callback_to_hook(&_dev->b1.g._h2[_idx0], &_after_on_hook_infos[10], (const uint32 []) {3LL, 5LL}, 2, NULL, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 96, (uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 1LL);
    {
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h2[_idx0], &(_typeseq_2_t) {&v1230_i, (uint16 )9ULL});
        #line 97 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 98, ((uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )v1230_i == 234LL);
    {
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_i = (uint16 )0ULL;
        #line 99 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    { _DML_attach_callback_to_hook(&_dev->b1.g._h2[_idx0], &_after_on_hook_infos[11], (const uint32 []) {3LL, 5LL}, 2, (struct _after_on_hook_11_args [1LL]){{ (uint16 )2ULL }}, (const _identity_t []) {((_identity_t) {.id = 3, .encoded_index = _idx0})}, 1); }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 101, (uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 1LL);
    {
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        v1230_resumed = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->b1.g._h2[_idx0], &(_typeseq_2_t) {&v1230_i, (uint16 )9ULL});
        #line 102 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 103, ((uint64)VLEN((&_dev->b1.g._h2[_idx0])->queue) == 0LL && (v1230_resumed) == 1LL) && (int64 )v1230_i == 52LL);
    #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    {
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        _each_in_t __each_in_expr = (_each_in_t){0, 0, 0, 1};
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            _vtable_list_t _list = _each__hookset_test[__each_in_expr.base_idx + _outer_idx];
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
            {
                #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
                hookset_test v1274_sub UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(hookset_test, testhooks, _dev, v1274_sub);
                #line 9111 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        }
        #line 105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 108 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 9121 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* order_test */
static void  _DML_M_order_test(test_t *_dev)
#line 121 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    {
        #line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1277_i UNUSED  = (int32 )0LL;
        #line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1277_i < 4LL; (int64 )++(v1277_i))
        { _DML_attach_callback_to_hook(&_dev->order_test_hook, &_after_on_hook_infos[12], NULL, 0, (struct _after_on_hook_12_args [1LL]){{ v1277_i }}, (const _identity_t []) {((_identity_t) {.id = 1, .encoded_index = 0})}, 1); }
        #line 122 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    int v1276_queue[4LL] UNUSED ;
    #line 125 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    memset((void *)&v1276_queue, 0, sizeof(int [4LL]));
    int *v1276_queue_ptr UNUSED  = v1276_queue;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 127, (uint64)VLEN((&_dev->order_test_hook)->queue) == 4LL);
    uint64 v1276_resumed UNUSED  = _DML_send_hook(&_dev->obj, &_dev->_detached_hook_queue_stack, &_dev->order_test_hook, &(_typeseq_3_t) {&v1276_queue_ptr});
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 129, (v1276_resumed) == 4LL);
    {
        #line 130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        int v1280_i UNUSED  = (int32 )0LL;
        #line 130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        for (; (int64 )v1280_i < 4LL; (int64 )++(v1280_i))
        DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\modules\\dmlc\\test\\1.4\\hooks\\T_basic.dml", 131, (int64 )v1276_queue[(int64 )v1280_i] == (int64 )v1280_i);
        #line 130 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    #line 133 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    return;
    #line 133 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 9155 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* order_test_callback */
static void  _DML_M_order_test_callback(test_t *_dev, int id, int **queue)
#line 116 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
{
    {
        #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
        *(*queue) = id;
        #line 117 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
    }
    ++(*queue);
    return;
    #line 119 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\T_basic.dml"
}
#line 9170 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view_read_only.is_read_only */
static bool _DML_M_via_hookref__b2__register_view_read_only__is_read_only(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1284_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1284_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1286__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1286__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), reg, &v1286__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw8;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1284_r = v1286__ret__out0;
        #line 9191 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw8:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1284_r, struct __register, _is_read_only);
}
#line 9200 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view_catalog.register_offsets */
static attr_value_t _DML_M_via_hookref__b2__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1288_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1288_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1289__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1288_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), &v1289__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1288_table_size = v1289__ret__out1;
        #line 9217 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1288_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1288_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1290_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1290_i, v1288_table_size); (int64 )(v1290_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1288_ret, (uint32 )v1290_i, SIM_make_attr_uint64(VTABLE_PARAM(v1288_table[(int64 )v1290_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1288_ret;
}
#line 9233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view_catalog.register_names */
static attr_value_t _DML_M_via_hookref__b2__register_view_catalog__register_names(test_t *_dev, uint32 _idx0)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1292_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1292_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1293__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1292_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), &v1293__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1292_table_size = v1293__ret__out1;
        #line 9250 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1292_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1292_table_size);
    size_t v1292_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1294_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1294_i, v1292_table_size); (int64 )(v1294_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1292_ret, (uint32 )v1294_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1292_table[(int64 )v1294_i], _register, _conf_attribute.object._qname))) + (uint64 )v1292_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1292_ret;
}
#line 9267 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view.set_register_value */
static void  _DML_M_via_hookref__b2__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1296_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1296_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1298__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1298__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), reg, &v1298__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw9;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1296_r = v1298__ret__out0;
        #line 9288 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw9:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1296_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9299 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view.register_info */
static attr_value_t _DML_M_via_hookref__b2__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1300_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1300_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1302__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1302__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), reg, &v1302__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw10;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1300_r = v1302__ret__out0;
        #line 9320 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw10:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1300_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1300_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1300_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1300_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1304_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1305_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1304_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1300_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1304_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1304_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1304_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1304_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1304_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1300_fields, v1300_idx, v1305_elem);
                    (int64 )(v1300_idx)++;
                }
                #line 9354 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1300_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1300_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1300_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1300_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1300_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1300_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1300_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1300_r, struct __register, offset)), v1300_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1300_ret;
}
#line 9372 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view.number_of_registers */
static uint32 _DML_M_via_hookref__b2__register_view__number_of_registers(test_t *_dev, uint32 _idx0)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}));
}
#line 9380 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view.get_register_value */
static uint64 _DML_M_via_hookref__b2__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1309_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1309_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1311__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1311__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), reg, &v1311__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw11;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1309_r = v1311__ret__out0;
        #line 9401 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw11:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1309_r, _register, get._get));
}
#line 9410 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view.description */
static char const *_DML_M_via_hookref__b2__register_view__description(test_t *_dev, uint32 _idx0)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9419 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].register_view.big_endian_bitorder */
static bool _DML_M_via_hookref__b2__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9427 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].io_memory.operation */
static exception_type_t _DML_M_via_hookref__b2__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9440 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].instrumentation_order.move_before */
static bool _DML_M_via_hookref__b2__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->via_hookref.b2._connections[_idx0]);
}
#line 9448 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].instrumentation_order.get_connections */
static attr_value_t _DML_M_via_hookref__b2__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->via_hookref.b2._connections[_idx0]);
}
#line 9456 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_via_hookref__b2__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});})), connection, &_dev->via_hookref.b2._connections[_idx0]);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9467 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_via_hookref__b2__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->via_hookref.b2._connections[_idx0], &_dev->via_hookref.b2._before_read_callbacks[_idx0], &_dev->via_hookref.b2._after_read_callbacks[_idx0], &_dev->via_hookref.b2._before_write_callbacks[_idx0], &_dev->via_hookref.b2._after_write_callbacks[_idx0]);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9478 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});})), connection, offset, size, before_write, user_data, &_dev->via_hookref.b2._connections[_idx0], &_dev->via_hookref.b2._before_write_callbacks[_idx0]);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9487 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});})), connection, offset, size, before_read, user_data, &_dev->via_hookref.b2._connections[_idx0], &_dev->via_hookref.b2._before_read_callbacks[_idx0]);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9496 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});})), connection, offset, size, after_write, user_data, &_dev->via_hookref.b2._connections[_idx0], &_dev->via_hookref.b2._after_write_callbacks[_idx0]);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9505 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_via_hookref__b2__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_via_hookref_b2__bank), ((_identity_t) {.id = 35, .encoded_index = __indices[0]})});})), connection, offset, size, after_read, user_data, &_dev->via_hookref.b2._connections[_idx0], &_dev->via_hookref.b2._after_read_callbacks[_idx0]);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9514 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_via_hookref__b2__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->via_hookref.b2._connections[_idx0]);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9524 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b2[i].bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_via_hookref__b2__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->via_hookref.b2._connections[_idx0]);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9534 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view_read_only.is_read_only */
static bool _DML_M_via_hookref__b1__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1329_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1329_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1331__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1331__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1331__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw12;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1329_r = v1331__ret__out0;
        #line 9555 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw12:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1329_r, struct __register, _is_read_only);
}
#line 9564 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view_catalog.register_offsets */
static attr_value_t _DML_M_via_hookref__b1__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1333_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1333_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1334__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1333_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1334__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1333_table_size = v1334__ret__out1;
        #line 9581 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1333_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1333_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1335_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1335_i, v1333_table_size); (int64 )(v1335_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1333_ret, (uint32 )v1335_i, SIM_make_attr_uint64(VTABLE_PARAM(v1333_table[(int64 )v1335_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1333_ret;
}
#line 9597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view_catalog.register_names */
static attr_value_t _DML_M_via_hookref__b1__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1337_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1337_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1338__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1337_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), &v1338__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1337_table_size = v1338__ret__out1;
        #line 9614 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1337_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1337_table_size);
    size_t v1337_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1339_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1339_i, v1337_table_size); (int64 )(v1339_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1337_ret, (uint32 )v1339_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1337_table[(int64 )v1339_i], _register, _conf_attribute.object._qname))) + (uint64 )v1337_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1337_ret;
}
#line 9631 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view.set_register_value */
static void  _DML_M_via_hookref__b1__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1341_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1341_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1343__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1343__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1343__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw13;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1341_r = v1343__ret__out0;
        #line 9652 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw13:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1341_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9663 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view.register_info */
static attr_value_t _DML_M_via_hookref__b1__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1345_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1345_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1347__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1347__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1347__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw14;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1345_r = v1347__ret__out0;
        #line 9684 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw14:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1345_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1345_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1345_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1345_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1349_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1350_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1349_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1345_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1349_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1349_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1349_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1349_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1349_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1345_fields, v1345_idx, v1350_elem);
                    (int64 )(v1345_idx)++;
                }
                #line 9718 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1345_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1345_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1345_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1345_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1345_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1345_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1345_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1345_r, struct __register, offset)), v1345_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1345_ret;
}
#line 9736 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view.number_of_registers */
static uint32 _DML_M_via_hookref__b1__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}));
}
#line 9744 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view.get_register_value */
static uint64 _DML_M_via_hookref__b1__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1354_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1354_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1356__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1356__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), reg, &v1356__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw15;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1354_r = v1356__ret__out0;
        #line 9765 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw15:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1354_r, _register, get._get));
}
#line 9774 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view.description */
static char const *_DML_M_via_hookref__b1__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 9783 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.register_view.big_endian_bitorder */
static bool _DML_M_via_hookref__b1__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 9791 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.io_memory.operation */
static exception_type_t _DML_M_via_hookref__b1__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9804 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.instrumentation_order.move_before */
static bool _DML_M_via_hookref__b1__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->via_hookref.b1._connections);
}
#line 9812 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.instrumentation_order.get_connections */
static attr_value_t _DML_M_via_hookref__b1__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->via_hookref.b1._connections);
}
#line 9820 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_via_hookref__b1__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, &_dev->via_hookref.b1._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9831 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_via_hookref__b1__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->via_hookref.b1._connections, &_dev->via_hookref.b1._before_read_callbacks, &_dev->via_hookref.b1._after_read_callbacks, &_dev->via_hookref.b1._before_write_callbacks, &_dev->via_hookref.b1._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9842 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->via_hookref.b1._connections, &_dev->via_hookref.b1._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9851 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->via_hookref.b1._connections, &_dev->via_hookref.b1._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9860 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->via_hookref.b1._connections, &_dev->via_hookref.b1._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9869 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_via_hookref__b1__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_via_hookref_b1__bank), ((_identity_t) {.id = 27, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->via_hookref.b1._connections, &_dev->via_hookref.b1._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9878 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_via_hookref__b1__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->via_hookref.b1._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9888 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* via_hookref.b1.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_via_hookref__b1__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->via_hookref.b1._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 9898 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view_read_only.is_read_only */
static bool _DML_M_b2__register_view_read_only__is_read_only(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1374_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1374_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1376__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1376__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), reg, &v1376__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw16;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1374_r = v1376__ret__out0;
        #line 9919 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw16:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1374_r, struct __register, _is_read_only);
}
#line 9928 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view_catalog.register_offsets */
static attr_value_t _DML_M_b2__register_view_catalog__register_offsets(test_t *_dev, uint32 _idx0)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1378_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1378_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1379__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1378_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), &v1379__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1378_table_size = v1379__ret__out1;
        #line 9945 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1378_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1378_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1380_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1380_i, v1378_table_size); (int64 )(v1380_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1378_ret, (uint32 )v1380_i, SIM_make_attr_uint64(VTABLE_PARAM(v1378_table[(int64 )v1380_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1378_ret;
}
#line 9961 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view_catalog.register_names */
static attr_value_t _DML_M_b2__register_view_catalog__register_names(test_t *_dev, uint32 _idx0)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1382_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1382_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1383__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1382_table = _DML_TM_bank___reginfo_table(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), &v1383__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1382_table_size = v1383__ret__out1;
        #line 9978 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1382_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1382_table_size);
    size_t v1382_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1384_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1384_i, v1382_table_size); (int64 )(v1384_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1382_ret, (uint32 )v1384_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1382_table[(int64 )v1384_i], _register, _conf_attribute.object._qname))) + (uint64 )v1382_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1382_ret;
}
#line 9995 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view.set_register_value */
static void  _DML_M_b2__register_view__set_register_value(test_t *_dev, uint32 _idx0, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1386_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1386_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1388__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1388__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), reg, &v1388__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw17;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1386_r = v1388__ret__out0;
        #line 10016 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw17:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1386_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10027 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view.register_info */
static attr_value_t _DML_M_b2__register_view__register_info(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1390_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1390_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1392__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1392__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), reg, &v1392__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw18;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1390_r = v1392__ret__out0;
        #line 10048 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw18:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1390_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1390_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1390_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1390_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1394_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1395_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1394_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1390_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1394_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1394_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1394_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1394_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1394_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1390_fields, v1390_idx, v1395_elem);
                    (int64 )(v1390_idx)++;
                }
                #line 10082 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1390_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1390_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1390_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1390_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1390_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1390_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1390_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1390_r, struct __register, offset)), v1390_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1390_ret;
}
#line 10100 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view.number_of_registers */
static uint32 _DML_M_b2__register_view__number_of_registers(test_t *_dev, uint32 _idx0)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}));
}
#line 10108 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view.get_register_value */
static uint64 _DML_M_b2__register_view__get_register_value(test_t *_dev, uint32 _idx0, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1399_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1399_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1401__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1401__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), reg, &v1401__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw19;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1399_r = v1401__ret__out0;
        #line 10129 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw19:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1399_r, _register, get._get));
}
#line 10138 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view.description */
static char const *_DML_M_b2__register_view__description(test_t *_dev, uint32 _idx0)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 10147 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].register_view.big_endian_bitorder */
static bool _DML_M_b2__register_view__big_endian_bitorder(test_t *_dev, uint32 _idx0)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 10155 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].io_memory.operation */
static exception_type_t _DML_M_b2__io_memory__operation(test_t *_dev, uint32 _idx0, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10168 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].instrumentation_order.move_before */
static bool _DML_M_b2__instrumentation_order__move_before(test_t *_dev, uint32 _idx0, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->b2._connections[_idx0]);
}
#line 10176 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].instrumentation_order.get_connections */
static attr_value_t _DML_M_b2__instrumentation_order__get_connections(test_t *_dev, uint32 _idx0)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->b2._connections[_idx0]);
}
#line 10184 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_b2__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});})), connection, &_dev->b2._connections[_idx0]);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10195 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_b2__bank_instrumentation_subscribe__remove_callback(test_t *_dev, uint32 _idx0, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b2._connections[_idx0], &_dev->b2._before_read_callbacks[_idx0], &_dev->b2._after_read_callbacks[_idx0], &_dev->b2._before_write_callbacks[_idx0], &_dev->b2._after_write_callbacks[_idx0]);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10206 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_before_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});})), connection, offset, size, before_write, user_data, &_dev->b2._connections[_idx0], &_dev->b2._before_write_callbacks[_idx0]);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10215 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_before_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});})), connection, offset, size, before_read, user_data, &_dev->b2._connections[_idx0], &_dev->b2._before_read_callbacks[_idx0]);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10224 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_after_write(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});})), connection, offset, size, after_write, user_data, &_dev->b2._connections[_idx0], &_dev->b2._after_write_callbacks[_idx0]);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10233 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_b2__bank_instrumentation_subscribe__register_after_read(test_t *_dev, uint32 _idx0, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ({uint32 __indices[] = {_idx0}; ((bank) {(&_tr_b2__bank), ((_identity_t) {.id = 17, .encoded_index = __indices[0]})});})), connection, offset, size, after_read, user_data, &_dev->b2._connections[_idx0], &_dev->b2._after_read_callbacks[_idx0]);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10242 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_b2__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b2._connections[_idx0]);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10252 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b2[i].bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_b2__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, uint32 _idx0, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b2._connections[_idx0]);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10262 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view_read_only.is_read_only */
static bool _DML_M_b1__register_view_read_only__is_read_only(test_t *_dev, uint32 reg)
#line 2634 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1419_r UNUSED ;
    #line 2635 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1419_r, 0, sizeof(_register ));
    #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1421__ret__out0 UNUSED ;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1421__ret__out0, 0, sizeof(_register ));
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), reg, &v1421__ret__out0))
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw20;
        #line 2637 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1419_r = v1421__ret__out0;
        #line 10283 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw20:
    #line 2639 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0;
    #line 2642 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return VTABLE_PARAM(v1419_r, struct __register, _is_read_only);
}
#line 10292 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view_catalog.register_offsets */
static attr_value_t _DML_M_b1__register_view_catalog__register_offsets(test_t *_dev)
#line 2659 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1423_table UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1423_table_size UNUSED ;
    #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1424__ret__out1 UNUSED  = 0LL;
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1423_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), &v1424__ret__out1);
        #line 2660 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1423_table_size = v1424__ret__out1;
        #line 10309 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2662 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1423_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1423_table_size);
    {
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1425_i UNUSED  = (int32 )0LL;
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1425_i, v1423_table_size); (int64 )(v1425_i)++)
        #line 2665 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1423_ret, (uint32 )v1425_i, SIM_make_attr_uint64(VTABLE_PARAM(v1423_table[(int64 )v1425_i], struct __register, offset)));
        #line 2663 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2667 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1423_ret;
}
#line 10325 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view_catalog.register_names */
static attr_value_t _DML_M_b1__register_view_catalog__register_names(test_t *_dev)
#line 2647 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register const *v1427_table UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint64 v1427_table_size UNUSED ;
    #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint64 v1428__ret__out1 UNUSED  = 0LL;
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1427_table = _DML_TM_bank___reginfo_table(((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), &v1428__ret__out1);
        #line 2648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1427_table_size = v1428__ret__out1;
        #line 10342 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2650 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1427_ret UNUSED  = SIM_alloc_attr_list((uint32 )v1427_table_size);
    size_t v1427_bank_prefix_len UNUSED  = (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), bank, object._qname))) + 1ULL;
    {
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1429_i UNUSED  = (int32 )0LL;
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1429_i, v1427_table_size); (int64 )(v1429_i)++)
        #line 2655 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        SIM_attr_list_set_item(&v1427_ret, (uint32 )v1429_i, SIM_make_attr_string((_DML_TM__qname___qname(_dev, UPCAST(v1427_table[(int64 )v1429_i], _register, _conf_attribute.object._qname))) + (uint64 )v1427_bank_prefix_len));
        #line 2652 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2657 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1427_ret;
}
#line 10359 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view.set_register_value */
static void  _DML_M_b1__register_view__set_register_value(test_t *_dev, uint32 reg, uint64 val)
#line 2621 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1431_r UNUSED ;
    #line 2622 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1431_r, 0, sizeof(_register ));
    #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1433__ret__out0 UNUSED ;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1433__ret__out0, 0, sizeof(_register ));
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), reg, &v1433__ret__out0))
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw21;
        #line 2624 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1431_r = v1433__ret__out0;
        #line 10380 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw21:
    #line 2626 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return;
    #line 2629 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1431_r, _register, set._set), val);
    return;
    #line 2630 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10391 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view.register_info */
static attr_value_t _DML_M_b1__register_view__register_info(test_t *_dev, uint32 reg)
#line 2569 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1435_r UNUSED ;
    #line 2570 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1435_r, 0, sizeof(_register ));
    #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1437__ret__out0 UNUSED ;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1437__ret__out0, 0, sizeof(_register ));
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), reg, &v1437__ret__out0))
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw22;
        #line 2572 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1435_r = v1437__ret__out0;
        #line 10412 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw22:
    #line 2574 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2577 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1435_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1435_r));
    #line 2580 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1435_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1435_r, offsetof(struct __register, fields));
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                field v1439_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t v1440_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1439_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1435_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1439_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1439_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1439_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1439_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1439_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2591 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    SIM_attr_list_set_item(&v1435_fields, v1435_idx, v1440_elem);
                    (int64 )(v1435_idx)++;
                }
                #line 10446 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
            }
            #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        }
        #line 2581 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1435_ret UNUSED ;
    #line 2595 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1435_ret, 0, sizeof(attr_value_t ));
    {
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1435_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1435_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), bank, object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1435_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1435_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1435_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1435_r, struct __register, offset)), v1435_fields, SIM_make_attr_boolean(0));
        #line 2596 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 2609 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return v1435_ret;
}
#line 10464 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view.number_of_registers */
static uint32 _DML_M_b1__register_view__number_of_registers(test_t *_dev)
#line 2566 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}));
}
#line 10472 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view.get_register_value */
static uint64 _DML_M_b1__register_view__get_register_value(test_t *_dev, uint32 reg)
#line 2611 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _register v1444_r UNUSED ;
    #line 2612 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    memset((void *)&v1444_r, 0, sizeof(_register ));
    #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        _register v1446__ret__out0 UNUSED ;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        memset((void *)&v1446__ret__out0, 0, sizeof(_register ));
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), reg, &v1446__ret__out0))
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        goto throw23;
        #line 2614 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        v1444_r = v1446__ret__out0;
        #line 10493 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"
    }
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if (false) throw23:
    #line 2616 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return 0ULL;
    #line 2619 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1444_r, _register, get._get));
}
#line 10502 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view.description */
static char const *_DML_M_b1__register_view__description(test_t *_dev)
#line 2557 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2561 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return "";
}
#line 10511 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.register_view.big_endian_bitorder */
static bool _DML_M_b1__register_view__big_endian_bitorder(test_t *_dev)
#line 2563 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return 0;
}
#line 10519 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.io_memory.operation */
static exception_type_t _DML_M_b1__io_memory__operation(test_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1638 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})}), mem_op, (SIM_get_mem_op_physical_address(mem_op) - (map_info.base)) + (map_info.start), NULL))
    #line 1644 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1648 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10532 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.instrumentation_order.move_before */
static bool _DML_M_b1__instrumentation_order__move_before(test_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2748 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->b1._connections);
}
#line 10540 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.instrumentation_order.get_connections */
static attr_value_t _DML_M_b1__instrumentation_order__get_connections(test_t *_dev)
#line 2744 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _get_connections(&_dev->b1._connections);
}
#line 10548 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_b1__bank_instrumentation_subscribe__remove_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2731 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2733 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})})), connection, &_dev->b1._connections);
    return;
    #line 2734 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10559 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_b1__bank_instrumentation_subscribe__remove_callback(test_t *_dev, bank_callback_handle_t callback)
#line 2723 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 2728 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _remove_callback(callback, &_dev->b1._connections, &_dev->b1._before_read_callbacks, &_dev->b1._after_read_callbacks, &_dev->b1._before_write_callbacks, &_dev->b1._after_write_callbacks);
    return;
    #line 2729 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10570 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_b1__bank_instrumentation_subscribe__register_before_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2705 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})})), connection, offset, size, before_write, user_data, &_dev->b1._connections, &_dev->b1._before_write_callbacks);
    #line 2710 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10579 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_b1__bank_instrumentation_subscribe__register_before_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2682 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})})), connection, offset, size, before_read, user_data, &_dev->b1._connections, &_dev->b1._before_read_callbacks);
    #line 2687 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10588 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_b1__bank_instrumentation_subscribe__register_after_write(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2716 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})})), connection, offset, size, after_write, user_data, &_dev->b1._connections, &_dev->b1._after_write_callbacks);
    #line 2721 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10597 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_b1__bank_instrumentation_subscribe__register_after_read(test_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2693 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, ((bank) {(&_tr_b1__bank), ((_identity_t) {.id = 9, .encoded_index = 0})})), connection, offset, size, after_read, user_data, &_dev->b1._connections, &_dev->b1._after_read_callbacks);
    #line 2698 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10606 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_b1__bank_instrumentation_subscribe__enable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2735 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->b1._connections);
    return;
    #line 2737 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10616 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* b1.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_b1__bank_instrumentation_subscribe__disable_connection_callbacks(test_t *_dev, conf_object_t *connection)
#line 2738 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->b1._connections);
    return;
    #line 2740 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10626 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* enforce_h6_ref */
static _hookref_t _DML_M_enforce_h6_ref(test_t *_dev, _hookref_t h)
#line 86 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    return h;
}
#line 10634 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* enforce_h2_ref */
static _hookref_t _DML_M_enforce_h2_ref(test_t *_dev, _hookref_t h)
#line 82 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    return h;
}
#line 10642 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* enforce_h1_ref */
static _hookref_t _DML_M_enforce_h1_ref(test_t *_dev, _hookref_t h)
#line 78 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    return h;
}
#line 10650 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* enforce_h0_ref */
static _hookref_t _DML_M_enforce_h0_ref(test_t *_dev, _hookref_t h)
#line 74 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\modules\\\\dmlc\\\\test\\\\1.4\\\\hooks\\\\common.dml"
{
    return h;
}
#line 10658 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1124 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    #line 1134 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("test"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){0, 0, 0, 1}, (&_DML_M__get_attribute_info), (&_trampoline_DML_M__get_attribute_attr_trampoline), (&_trampoline_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1135 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10669 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(conf_object_t *_portobj, attr_value_t *val, void  *_info)
#line 1031 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1469_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1469_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 1035 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1469_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1469_offset_coefficient UNUSED  = v1469_info->num;
    {
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1470_i UNUSED  = (uint32 )0ULL;
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1470_i, (int64 )v1469_portobj->ndims); (int64 )++(v1470_i))
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1472_tmp UNUSED  = &v1469_offset_coefficient;
            #line 1038 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1472_tmp = (uint32 )(DML_div((int64 )*v1472_tmp, (int64 )v1469_info->id_info->dimsizes[(int64 )v1470_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1038));
            uint32 *v1473_tmp UNUSED  = &v1469_flat_index_offset;
            #line 1039 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1473_tmp = (uint32 )((uint64 )*v1473_tmp + (uint64 )v1469_portobj->indices[(int64 )v1470_i] * (uint64 )v1469_offset_coefficient);
        }
        #line 1037 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1042 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v1469_portobj->dev, _info, (uint32 )v1469_portobj->ndims, v1469_flat_index_offset, val);
    #line 1044 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10700 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 1048 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1474_conf_info UNUSED  = *_conf_info;
    _id_info_t v1474_id_info UNUSED  = *v1474_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1051, (int64 )start_dim <= (int64 )v1474_id_info.dimensions);
    if ((int64 )((uint64 )v1474_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 1052 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1475_traitref UNUSED  = {.trait=v1474_conf_info.vtable, .id={.id=v1474_id_info.id, .encoded_index=flat_index_offset}};
        #line 1055 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1475_traitref), *val);
    }
    #line 1058 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1474_items UNUSED  = MM_ZALLOC((int64 )v1474_conf_info.num, attr_value_t );
    attr_value_t *v1474_items_buf UNUSED  = MM_ZALLOC((int64 )v1474_conf_info.num, attr_value_t );
    {
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        *v1474_items = *val;
        #line 1060 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    size_t v1474_no_items UNUSED  = 1LL;
    bool v1474_allow_cutoff UNUSED  = v1474_conf_info.allow_cutoff;
    #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1478_i UNUSED  = start_dim;
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1478_i < (int64 )v1474_id_info.dimensions; (int64 )++(v1478_i))
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 v1479_frag_size UNUSED  = v1474_id_info.dimsizes[(int64 )v1478_i];
            size_t v1479_new_no_items UNUSED  = (uint64 )v1474_no_items * (uint64 )v1479_frag_size;
            if (v1474_allow_cutoff)
            {
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1481_j UNUSED  = (uint32 )0ULL;
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1481_j < (uint64 )v1474_no_items; (int64 )++(v1481_j))
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    uint32 v1482_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v1474_items[(int64 )v1481_j]) ? (int64 )SIM_attr_list_size(v1474_items[(int64 )v1481_j]) : 0LL);
                    #line 1072 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    attr_value_t *v1482_subfrags UNUSED  = 0LL < (int64 )v1482_subfrag_size ? SIM_attr_list(v1474_items[(int64 )v1481_j]) : NULL;
                    #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1483_k UNUSED  = (uint32 )0ULL;
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1483_k < (int64 )v1482_subfrag_size; (int64 )++(v1483_k))
                        #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        {
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1474_items_buf[(int64 )((uint64 )v1481_j * (uint64 )v1479_frag_size + (uint64 )v1483_k)] = v1482_subfrags[(int64 )v1483_k];
                            #line 1077 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1075 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    {
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1486_k UNUSED  = v1482_subfrag_size;
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1486_k < (int64 )v1479_frag_size; (int64 )++(v1486_k))
                        {
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1474_items_buf[(int64 )((uint64 )v1481_j * (uint64 )v1479_frag_size + (uint64 )v1486_k)] = SIM_make_attr_nil();
                            #line 1080 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1079 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1082 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1068 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1083 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            else
            {
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                uint32 v1490_j UNUSED  = (uint32 )0ULL;
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; (int64 )v1490_j < (uint64 )v1474_no_items; (int64 )++(v1490_j))
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    attr_value_t *v1491_subfrags UNUSED  = SIM_attr_list(v1474_items[(int64 )v1490_j]);
                    {
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        uint32 v1492_k UNUSED  = (uint32 )0ULL;
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; (int64 )v1492_k < (int64 )v1479_frag_size; (int64 )++(v1492_k))
                        {
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1474_items_buf[(int64 )((uint64 )v1490_j * (uint64 )v1479_frag_size + (uint64 )v1492_k)] = v1491_subfrags[(int64 )v1492_k];
                            #line 1087 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1086 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1089 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1084 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1495_tmp0 UNUSED  = v1474_items_buf;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1495_tmp1 UNUSED  = v1474_items;
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1474_items = v1495_tmp0;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1474_items_buf = v1495_tmp1;
                #line 1091 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1474_no_items = v1479_new_no_items;
                #line 1092 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1064 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1094 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1474_items_buf);
    {
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1497_i UNUSED  = (uint32 )0ULL;
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1497_i < (uint64 )v1474_no_items; (int64 )++(v1497_i))
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1498_traitref UNUSED  = {.trait=v1474_conf_info.vtable, .id={.id=v1474_id_info.id, .encoded_index=(uint32 )((uint64 )v1497_i + (uint64 )flat_index_offset)}};
            #line 1098 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            set_error_t v1498_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1498_traitref), v1474_items[(int64 )v1497_i]);
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            if (!((int64 )v1498_status == 0LL))
            #line 1100 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                MM_FREE(v1474_items);
                return v1498_status;
            }
        }
        #line 1095 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1105 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    MM_FREE(v1474_items);
    return (int32 )0LL;
}
#line 10854 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(conf_object_t *_portobj, void  *_info)
#line 966 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _port_object_t *v1500_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1500_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 970 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    uint32 v1500_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1500_offset_coefficient UNUSED  = v1500_info->num;
    {
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1501_i UNUSED  = (uint32 )0ULL;
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_ui((uint64 )v1501_i, (int64 )v1500_portobj->ndims); (int64 )++(v1501_i))
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            uint32 *v1503_tmp UNUSED  = &v1500_offset_coefficient;
            #line 973 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1503_tmp = (uint32 )(DML_div((int64 )*v1503_tmp, (int64 )v1500_info->id_info->dimsizes[(int64 )v1501_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 973));
            uint32 *v1504_tmp UNUSED  = &v1500_flat_index_offset;
            #line 974 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1504_tmp = (uint32 )((uint64 )*v1504_tmp + (uint64 )v1500_portobj->indices[(int64 )v1501_i] * (uint64 )v1500_offset_coefficient);
        }
        #line 972 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 977 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v1500_portobj->dev, _info, (uint32 )v1500_portobj->ndims, v1500_flat_index_offset);
    #line 979 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 10885 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(test_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 983 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    _dml_attr_getset_info_t v1505_conf_info UNUSED  = *_conf_info;
    _id_info_t v1505_id_info UNUSED  = *v1505_conf_info.id_info;
    DML_ASSERT("C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 986, (int64 )start_dim <= (int64 )v1505_id_info.dimensions);
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    if ((int64 )((uint64 )v1505_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 988 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        _traitref_t v1506_traitref UNUSED  = {.trait=v1505_conf_info.vtable, .id={.id=v1505_id_info.id, .encoded_index=flat_index_offset}};
        #line 991 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1506_traitref));
    }
    #line 994 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    size_t v1505_no_items UNUSED  = v1505_conf_info.num;
    {
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        uint32 v1508_i UNUSED  = (uint32 )0ULL;
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; (int64 )v1508_i < (int64 )start_dim; (int64 )++(v1508_i))
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            size_t *v1510_tmp UNUSED  = &v1505_no_items;
            #line 996 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            *v1510_tmp = DML_divu((uint64 )*v1510_tmp, (uint64 )v1505_id_info.dimsizes[(int64 )v1508_i], "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 996);
        }
        #line 995 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 998 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t *v1505_items UNUSED  = MM_ZALLOC((uint64 )v1505_no_items, attr_value_t );
    attr_value_t *v1505_items_buf UNUSED  = MM_ZALLOC((uint64 )v1505_no_items, attr_value_t );
    {
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1511_i UNUSED  = (int32 )0LL;
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1511_i, (uint64 )v1505_no_items); (int64 )++(v1511_i))
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        {
            _traitref_t v1512_traitref UNUSED  = {.trait=v1505_conf_info.vtable, .id={.id=v1505_id_info.id, .encoded_index=(uint32 )((uint64 )v1511_i + (uint64 )flat_index_offset)}};
            #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1505_items[(int64 )v1511_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1512_traitref));
                #line 1003 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1000 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    {
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        int v1514_i UNUSED  = (int )((uint64 )((int )v1505_id_info.dimensions) - 1ULL);
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
        for (; DML_leq_ui((uint64 )start_dim, (int64 )v1514_i); (int64 )--(v1514_i))
        {
            uint32 v1515_new_frag_size UNUSED  = v1505_id_info.dimsizes[(int64 )v1514_i];
            size_t v1515_new_no_items UNUSED  = DML_divu((uint64 )v1505_no_items, (uint64 )v1515_new_frag_size, "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\win64\\bin\\dml\\1.4\\dml-builtins.dml", 1008);
            {
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                int v1516_j UNUSED  = (int32 )0LL;
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1516_j, (uint64 )v1515_new_no_items); (int64 )++(v1516_j))
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                {
                    {
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        v1505_items_buf[(int64 )v1516_j] = SIM_alloc_attr_list(v1515_new_frag_size);
                        #line 1010 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    attr_value_t *v1517_new_frag UNUSED  = SIM_attr_list(v1505_items_buf[(int64 )v1516_j]);
                    {
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        int v1519_k UNUSED  = (int32 )0LL;
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        for (; DML_lt_iu((int64 )v1519_k, (uint64 )v1515_new_frag_size); (int64 )++(v1519_k))
                        {
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                            v1517_new_frag[(int64 )v1519_k] = v1505_items[(int64 )((uint64 )v1516_j * (uint64 )v1515_new_frag_size + (uint64 )v1519_k)];
                            #line 1013 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                        }
                        #line 1012 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                    }
                    #line 1015 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                }
                #line 1009 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1522_tmp0 UNUSED  = v1505_items_buf;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            attr_value_t *v1522_tmp1 UNUSED  = v1505_items;
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1505_items = v1522_tmp0;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            {
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1505_items_buf = v1522_tmp1;
                #line 1016 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
            {
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
                v1505_no_items = v1515_new_no_items;
                #line 1017 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
            }
        }
        #line 1005 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    }
    #line 1019 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
    attr_value_t v1505_to_ret UNUSED  = *v1505_items;
    MM_FREE(v1505_items);
    MM_FREE(v1505_items_buf);
    return v1505_to_ret;
}
#line 11005 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(test_t *_dev, attr_value_t *val, void  *info)
#line 1026 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__set_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 11013 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(test_t *_dev, void  *info)
#line 960 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return _DML_M__get_attribute_attr(_dev, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 11021 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 936 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 944 "C:\\\\Users\\\\nagen\\\\simics-projects\\\\my-intel-simics-project-1\\\\win64\\\\bin\\\\dml\\\\1.4\\\\dml-builtins.dml"
}
#line 11030 "C:\\Users\\nagen\\simics-projects\\my-intel-simics-project-1\\logs\\test\\win64\\modules\\dmlc\\test\\scratch\\1.4\\hooks\\basic\\T_basic.c"

static const _dml_hook_aux_info_t _hook_aux_infos[85] UNUSED = {
    {offsetof(test_t, _h0), 0, 1},
    {offsetof(test_t, _h1), 1, 2},
    {offsetof(test_t, _h2), 2, 3},
    {offsetof(test_t, _h3[0ULL][0ULL]), 0, 4},
    {offsetof(test_t, _h4[0ULL][0ULL]), 1, 5},
    {offsetof(test_t, _h5[0ULL][0ULL]), 2, 6},
    {offsetof(test_t, _h6), 4, 7},
    {offsetof(test_t, order_test_hook), 3, 8},
    {offsetof(test_t, b1._h0), 0, 9},
    {offsetof(test_t, b1._h1), 1, 10},
    {offsetof(test_t, b1._h2), 2, 11},
    {offsetof(test_t, b1._h3[0ULL][0ULL]), 0, 12},
    {offsetof(test_t, b1._h4[0ULL][0ULL]), 1, 13},
    {offsetof(test_t, b1._h5[0ULL][0ULL]), 2, 14},
    {offsetof(test_t, b1._h6), 4, 15},
    {offsetof(test_t, b1.g._h0[0ULL]), 0, 16},
    {offsetof(test_t, b1.g._h1[0ULL]), 1, 17},
    {offsetof(test_t, b1.g._h2[0ULL]), 2, 18},
    {offsetof(test_t, b1.g._h3[0ULL][0ULL][0ULL]), 0, 19},
    {offsetof(test_t, b1.g._h4[0ULL][0ULL][0ULL]), 1, 20},
    {offsetof(test_t, b1.g._h5[0ULL][0ULL][0ULL]), 2, 21},
    {offsetof(test_t, b1.g._h6[0ULL]), 4, 22},
    {offsetof(test_t, b2._h0[0ULL]), 0, 23},
    {offsetof(test_t, b2._h1[0ULL]), 1, 24},
    {offsetof(test_t, b2._h2[0ULL]), 2, 25},
    {offsetof(test_t, b2._h3[0ULL][0ULL][0ULL]), 0, 26},
    {offsetof(test_t, b2._h4[0ULL][0ULL][0ULL]), 1, 27},
    {offsetof(test_t, b2._h5[0ULL][0ULL][0ULL]), 2, 28},
    {offsetof(test_t, b2._h6[0ULL]), 4, 29},
    {offsetof(test_t, b2.g._h0[0ULL][0ULL]), 0, 30},
    {offsetof(test_t, b2.g._h1[0ULL][0ULL]), 1, 31},
    {offsetof(test_t, b2.g._h2[0ULL][0ULL]), 2, 32},
    {offsetof(test_t, b2.g._h3[0ULL][0ULL][0ULL][0ULL]), 0, 33},
    {offsetof(test_t, b2.g._h4[0ULL][0ULL][0ULL][0ULL]), 1, 34},
    {offsetof(test_t, b2.g._h5[0ULL][0ULL][0ULL][0ULL]), 2, 35},
    {offsetof(test_t, b2.g._h6[0ULL][0ULL]), 4, 36},
    {offsetof(test_t, g._h0[0ULL]), 0, 37},
    {offsetof(test_t, g._h1[0ULL]), 1, 38},
    {offsetof(test_t, g._h2[0ULL]), 2, 39},
    {offsetof(test_t, g._h3[0ULL][0ULL][0ULL]), 0, 40},
    {offsetof(test_t, g._h4[0ULL][0ULL][0ULL]), 1, 41},
    {offsetof(test_t, g._h5[0ULL][0ULL][0ULL]), 2, 42},
    {offsetof(test_t, g._h6[0ULL]), 4, 43},
    {offsetof(test_t, via_hookref._h0), 0, 44},
    {offsetof(test_t, via_hookref._h1), 1, 45},
    {offsetof(test_t, via_hookref._h2), 2, 46},
    {offsetof(test_t, via_hookref._h3[0ULL][0ULL]), 0, 47},
    {offsetof(test_t, via_hookref._h4[0ULL][0ULL]), 1, 48},
    {offsetof(test_t, via_hookref._h5[0ULL][0ULL]), 2, 49},
    {offsetof(test_t, via_hookref._h6), 4, 50},
    {offsetof(test_t, via_hookref.b1._h0), 0, 51},
    {offsetof(test_t, via_hookref.b1._h1), 1, 52},
    {offsetof(test_t, via_hookref.b1._h2), 2, 53},
    {offsetof(test_t, via_hookref.b1._h3[0ULL][0ULL]), 0, 54},
    {offsetof(test_t, via_hookref.b1._h4[0ULL][0ULL]), 1, 55},
    {offsetof(test_t, via_hookref.b1._h5[0ULL][0ULL]), 2, 56},
    {offsetof(test_t, via_hookref.b1._h6), 4, 57},
    {offsetof(test_t, via_hookref.b1.g._h0[0ULL]), 0, 58},
    {offsetof(test_t, via_hookref.b1.g._h1[0ULL]), 1, 59},
    {offsetof(test_t, via_hookref.b1.g._h2[0ULL]), 2, 60},
    {offsetof(test_t, via_hookref.b1.g._h3[0ULL][0ULL][0ULL]), 0, 61},
    {offsetof(test_t, via_hookref.b1.g._h4[0ULL][0ULL][0ULL]), 1, 62},
    {offsetof(test_t, via_hookref.b1.g._h5[0ULL][0ULL][0ULL]), 2, 63},
    {offsetof(test_t, via_hookref.b1.g._h6[0ULL]), 4, 64},
    {offsetof(test_t, via_hookref.b2._h0[0ULL]), 0, 65},
    {offsetof(test_t, via_hookref.b2._h1[0ULL]), 1, 66},
    {offsetof(test_t, via_hookref.b2._h2[0ULL]), 2, 67},
    {offsetof(test_t, via_hookref.b2._h3[0ULL][0ULL][0ULL]), 0, 68},
    {offsetof(test_t, via_hookref.b2._h4[0ULL][0ULL][0ULL]), 1, 69},
    {offsetof(test_t, via_hookref.b2._h5[0ULL][0ULL][0ULL]), 2, 70},
    {offsetof(test_t, via_hookref.b2._h6[0ULL]), 4, 71},
    {offsetof(test_t, via_hookref.b2.g._h0[0ULL][0ULL]), 0, 72},
    {offsetof(test_t, via_hookref.b2.g._h1[0ULL][0ULL]), 1, 73},
    {offsetof(test_t, via_hookref.b2.g._h2[0ULL][0ULL]), 2, 74},
    {offsetof(test_t, via_hookref.b2.g._h3[0ULL][0ULL][0ULL][0ULL]), 0, 75},
    {offsetof(test_t, via_hookref.b2.g._h4[0ULL][0ULL][0ULL][0ULL]), 1, 76},
    {offsetof(test_t, via_hookref.b2.g._h5[0ULL][0ULL][0ULL][0ULL]), 2, 77},
    {offsetof(test_t, via_hookref.b2.g._h6[0ULL][0ULL]), 4, 78},
    {offsetof(test_t, via_hookref.g._h0[0ULL]), 0, 79},
    {offsetof(test_t, via_hookref.g._h1[0ULL]), 1, 80},
    {offsetof(test_t, via_hookref.g._h2[0ULL]), 2, 81},
    {offsetof(test_t, via_hookref.g._h3[0ULL][0ULL][0ULL]), 0, 82},
    {offsetof(test_t, via_hookref.g._h4[0ULL][0ULL][0ULL]), 1, 83},
    {offsetof(test_t, via_hookref.g._h5[0ULL][0ULL][0ULL]), 2, 84},
    {offsetof(test_t, via_hookref.g._h6[0ULL]), 4, 85}
};
conf_class_t *
_initialize_T_basic(void)
{

    const class_info_t funcs = {
        .alloc = test_alloc,
        .init = test_init,
        .finalize = test_finalize,
        .objects_finalized = test_objects_finalized,
        .dealloc = test_dealloc,
        .description = "test device",
    };

    conf_class_t *class = SIM_create_class("test", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class test: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _test_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_b1 = _register_port_class("test.b1", NULL, NULL);
    SIM_register_port(class, "bank.b1", _port_class_b1, NULL);
    _port_class_b2 = _register_port_class("test.b2", NULL, NULL);
    for (int _i0 = 0; _i0 < 3; ++_i0) {
        strbuf_t portname = sb_newf("bank.b2[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_b2, NULL);
        sb_free(&portname);
    }
    _port_class_via_hookref_b1 = _register_port_class("test.via_hookref.b1", NULL, NULL);
    SIM_register_port(class, "via_hookref.bank.b1", _port_class_via_hookref_b1, NULL);
    _port_class_via_hookref_b2 = _register_port_class("test.via_hookref.b2", NULL, NULL);
    for (int _i0 = 0; _i0 < 3; ++_i0) {
        strbuf_t portname = sb_newf("via_hookref.bank.b2[%d]", _i0);
        SIM_register_port(class, sb_str(&portname), _port_class_via_hookref_b2, NULL);
        sb_free(&portname);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b1__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b1__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b1__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b1__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b1__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b1__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b1__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b1__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b1, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_b1__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_b1__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_b1__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_b1__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_b1__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_b1__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_b1__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_b1__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "b1", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b1__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b1__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b1, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_b1__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_b1__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "b1", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b1__io_memory__operation,
    };
        SIM_register_interface(_port_class_b1, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_b1__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "b1", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b1__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b1__register_view__description,
        .get_register_value = &_DML_PIFACE_b1__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b1__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b1__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b1__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b1, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_b1__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_b1__register_view__description,
        .get_register_value = &_DML_IFACE_b1__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_b1__register_view__number_of_registers,
        .register_info = &_DML_IFACE_b1__register_view__register_info,
        .set_register_value = &_DML_IFACE_b1__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "b1", NULL);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b1__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b1__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b1, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t port_iface = {
        .register_names = &_DML_IFACE_b1__register_view_catalog__register_names,
        .register_offsets = &_DML_IFACE_b1__register_view_catalog__register_offsets,
    };
        SIM_register_port_interface(class, "register_view_catalog", &port_iface, "b1", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_b1__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_b1, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_b1__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "b1", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_b2, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t ifaces[3] = {{
        .disable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks__0,
        .enable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks__0,
        .register_after_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read__0,
        .register_after_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write__0,
        .register_before_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read__0,
        .register_before_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write__0,
        .remove_callback = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback__0,
        .remove_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks__0,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks__1,
        .enable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks__1,
        .register_after_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read__1,
        .register_after_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write__1,
        .register_before_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read__1,
        .register_before_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write__1,
        .remove_callback = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback__1,
        .remove_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks__1,
    },
{
        .disable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__disable_connection_callbacks__2,
        .enable_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__enable_connection_callbacks__2,
        .register_after_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_read__2,
        .register_after_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_after_write__2,
        .register_before_read = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_read__2,
        .register_before_write = &_DML_IFACE_b2__bank_instrumentation_subscribe__register_before_write__2,
        .remove_callback = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_callback__2,
        .remove_connection_callbacks = &_DML_IFACE_b2__bank_instrumentation_subscribe__remove_connection_callbacks__2,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 3; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "bank_instrumentation_subscribe", &iface_vect, "b2", NULL);
        VFREE(iface_vect);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_b2__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_b2__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_b2, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t ifaces[3] = {{
        .get_connections = &_DML_IFACE_b2__instrumentation_order__get_connections__0,
        .move_before = &_DML_IFACE_b2__instrumentation_order__move_before__0,
    },
{
        .get_connections = &_DML_IFACE_b2__instrumentation_order__get_connections__1,
        .move_before = &_DML_IFACE_b2__instrumentation_order__move_before__1,
    },
{
        .get_connections = &_DML_IFACE_b2__instrumentation_order__get_connections__2,
        .move_before = &_DML_IFACE_b2__instrumentation_order__move_before__2,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 3; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "instrumentation_order", &iface_vect, "b2", NULL);
        VFREE(iface_vect);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_b2__io_memory__operation,
    };
        SIM_register_interface(_port_class_b2, "io_memory", &io_memory_interface);
        static const io_memory_interface_t ifaces[3] = {{
        .operation = &_DML_IFACE_b2__io_memory__operation__0,
    },
{
        .operation = &_DML_IFACE_b2__io_memory__operation__1,
    },
{
        .operation = &_DML_IFACE_b2__io_memory__operation__2,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 3; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "io_memory", &iface_vect, "b2", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_b2__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_b2__register_view__description,
        .get_register_value = &_DML_PIFACE_b2__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_b2__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_b2__register_view__register_info,
        .set_register_value = &_DML_PIFACE_b2__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_b2, "register_view", &register_view_interface);
        static const register_view_interface_t ifaces[3] = {{
        .big_endian_bitorder = &_DML_IFACE_b2__register_view__big_endian_bitorder__0,
        .description = &_DML_IFACE_b2__register_view__description__0,
        .get_register_value = &_DML_IFACE_b2__register_view__get_register_value__0,
        .number_of_registers = &_DML_IFACE_b2__register_view__number_of_registers__0,
        .register_info = &_DML_IFACE_b2__register_view__register_info__0,
        .set_register_value = &_DML_IFACE_b2__register_view__set_register_value__0,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b2__register_view__big_endian_bitorder__1,
        .description = &_DML_IFACE_b2__register_view__description__1,
        .get_register_value = &_DML_IFACE_b2__register_view__get_register_value__1,
        .number_of_registers = &_DML_IFACE_b2__register_view__number_of_registers__1,
        .register_info = &_DML_IFACE_b2__register_view__register_info__1,
        .set_register_value = &_DML_IFACE_b2__register_view__set_register_value__1,
    },
{
        .big_endian_bitorder = &_DML_IFACE_b2__register_view__big_endian_bitorder__2,
        .description = &_DML_IFACE_b2__register_view__description__2,
        .get_register_value = &_DML_IFACE_b2__register_view__get_register_value__2,
        .number_of_registers = &_DML_IFACE_b2__register_view__number_of_registers__2,
        .register_info = &_DML_IFACE_b2__register_view__register_info__2,
        .set_register_value = &_DML_IFACE_b2__register_view__set_register_value__2,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 3; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view", &iface_vect, "b2", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_b2__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_b2__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_b2, "register_view_catalog", &register_view_catalog_interface);
        static const register_view_catalog_interface_t ifaces[3] = {{
        .register_names = &_DML_IFACE_b2__register_view_catalog__register_names__0,
        .register_offsets = &_DML_IFACE_b2__register_view_catalog__register_offsets__0,
    },
{
        .register_names = &_DML_IFACE_b2__register_view_catalog__register_names__1,
        .register_offsets = &_DML_IFACE_b2__register_view_catalog__register_offsets__1,
    },
{
        .register_names = &_DML_IFACE_b2__register_view_catalog__register_names__2,
        .register_offsets = &_DML_IFACE_b2__register_view_catalog__register_offsets__2,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 3; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_catalog", &iface_vect, "b2", NULL);
        VFREE(iface_vect);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_b2__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_b2, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t ifaces[3] = {{
        .is_read_only = &_DML_IFACE_b2__register_view_read_only__is_read_only__0,
    },
{
        .is_read_only = &_DML_IFACE_b2__register_view_read_only__is_read_only__1,
    },
{
        .is_read_only = &_DML_IFACE_b2__register_view_read_only__is_read_only__2,
    }
};
        interface_array_t iface_vect = VNULL;
        for (int i0 = 0; i0 < 3; i0++)
            VADD(iface_vect, &ifaces[i0]);
        VT_register_port_array_interface(class, "register_view_read_only", &iface_vect, "b2", NULL);
        VFREE(iface_vect);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_via_hookref__b1__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_via_hookref_b1, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_via_hookref__b1__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_via_hookref__b1__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_via_hookref_b1, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_via_hookref__b1__io_memory__operation,
    };
        SIM_register_interface(_port_class_via_hookref_b1, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_via_hookref__b1__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_via_hookref__b1__register_view__description,
        .get_register_value = &_DML_PIFACE_via_hookref__b1__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_via_hookref__b1__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_via_hookref__b1__register_view__register_info,
        .set_register_value = &_DML_PIFACE_via_hookref__b1__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_via_hookref_b1, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_via_hookref__b1__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_via_hookref__b1__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_via_hookref_b1, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_via_hookref__b1__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_via_hookref_b1, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_via_hookref__b2__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_via_hookref_b2, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_via_hookref__b2__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_via_hookref__b2__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_via_hookref_b2, "instrumentation_order", &instrumentation_order_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_via_hookref__b2__io_memory__operation,
    };
        SIM_register_interface(_port_class_via_hookref_b2, "io_memory", &io_memory_interface);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_via_hookref__b2__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_via_hookref__b2__register_view__description,
        .get_register_value = &_DML_PIFACE_via_hookref__b2__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_via_hookref__b2__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_via_hookref__b2__register_view__register_info,
        .set_register_value = &_DML_PIFACE_via_hookref__b2__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_via_hookref_b2, "register_view", &register_view_interface);
    }
    {
        static const register_view_catalog_interface_t register_view_catalog_interface = {
        .register_names = &_DML_PIFACE_via_hookref__b2__register_view_catalog__register_names,
        .register_offsets = &_DML_PIFACE_via_hookref__b2__register_view_catalog__register_offsets,
    };
        SIM_register_interface(_port_class_via_hookref_b2, "register_view_catalog", &register_view_catalog_interface);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_via_hookref__b2__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_via_hookref_b2, "register_view_read_only", &register_view_read_only_interface);
    }
    {
        const char *hook_attr_names[29] = {
            "_h0",
            "_h1",
            "_h2",
            "_h3",
            "_h4",
            "_h5",
            "_h6",
            "g__h0",
            "g__h1",
            "g__h2",
            "g__h3",
            "g__h4",
            "g__h5",
            "g__h6",
            "order_test_hook",
            "via_hookref__h0",
            "via_hookref__h1",
            "via_hookref__h2",
            "via_hookref__h3",
            "via_hookref__h4",
            "via_hookref__h5",
            "via_hookref__h6",
            "via_hookref_g__h0",
            "via_hookref_g__h1",
            "via_hookref_g__h2",
            "via_hookref_g__h3",
            "via_hookref_g__h4",
            "via_hookref_g__h5",
            "via_hookref_g__h6",
        };
        const uint32 hook_ids[29] = {
            1,
            2,
            3,
            4,
            5,
            6,
            7,
            37,
            38,
            39,
            40,
            41,
            42,
            43,
            8,
            44,
            45,
            46,
            47,
            48,
            49,
            50,
            79,
            80,
            81,
            82,
            83,
            84,
            85,
        };
        for (uint32 idx = 0; idx < 29; ++idx) {
            _DML_register_hook_attribute(class, hook_attr_names[idx], _DML_get_hook_attr, _DML_set_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 0);
        }
    }
    {
        const char *hook_attr_names[14] = {
            "_h0",
            "_h1",
            "_h2",
            "_h3",
            "_h4",
            "_h5",
            "_h6",
            "g__h0",
            "g__h1",
            "g__h2",
            "g__h3",
            "g__h4",
            "g__h5",
            "g__h6",
        };
        const uint32 hook_ids[14] = {
            9,
            10,
            11,
            12,
            13,
            14,
            15,
            16,
            17,
            18,
            19,
            20,
            21,
            22,
        };
        for (uint32 idx = 0; idx < 14; ++idx) {
            _DML_register_hook_attribute(_port_class_b1, hook_attr_names[idx], _DML_get_port_hook_attr, _DML_set_port_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 0);
        }
    }
    {
        const char *hook_attr_names[14] = {
            "_h0",
            "_h1",
            "_h2",
            "_h3",
            "_h4",
            "_h5",
            "_h6",
            "g__h0",
            "g__h1",
            "g__h2",
            "g__h3",
            "g__h4",
            "g__h5",
            "g__h6",
        };
        const uint32 hook_ids[14] = {
            23,
            24,
            25,
            26,
            27,
            28,
            29,
            30,
            31,
            32,
            33,
            34,
            35,
            36,
        };
        for (uint32 idx = 0; idx < 14; ++idx) {
            _DML_register_hook_attribute(_port_class_b2, hook_attr_names[idx], _DML_get_port_hook_attr, _DML_set_port_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 1);
        }
    }
    {
        const char *hook_attr_names[14] = {
            "_h0",
            "_h1",
            "_h2",
            "_h3",
            "_h4",
            "_h5",
            "_h6",
            "g__h0",
            "g__h1",
            "g__h2",
            "g__h3",
            "g__h4",
            "g__h5",
            "g__h6",
        };
        const uint32 hook_ids[14] = {
            51,
            52,
            53,
            54,
            55,
            56,
            57,
            58,
            59,
            60,
            61,
            62,
            63,
            64,
        };
        for (uint32 idx = 0; idx < 14; ++idx) {
            _DML_register_hook_attribute(_port_class_via_hookref_b1, hook_attr_names[idx], _DML_get_port_hook_attr, _DML_set_port_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 0);
        }
    }
    {
        const char *hook_attr_names[14] = {
            "_h0",
            "_h1",
            "_h2",
            "_h3",
            "_h4",
            "_h5",
            "_h6",
            "g__h0",
            "g__h1",
            "g__h2",
            "g__h3",
            "g__h4",
            "g__h5",
            "g__h6",
        };
        const uint32 hook_ids[14] = {
            65,
            66,
            67,
            68,
            69,
            70,
            71,
            72,
            73,
            74,
            75,
            76,
            77,
            78,
        };
        for (uint32 idx = 0; idx < 14; ++idx) {
            _DML_register_hook_attribute(_port_class_via_hookref_b2, hook_attr_names[idx], _DML_get_port_hook_attr, _DML_set_port_hook_attr, &_hook_aux_infos[hook_ids[idx] - 1], _hook_id_infos[hook_ids[idx] - 1], 1);
        }
    }

    const char *const log_groups[] = {
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_b1, log_groups);
    SIM_log_register_groups(_port_class_b2, log_groups);
    SIM_log_register_groups(_port_class_via_hookref_b1, log_groups);
    SIM_log_register_groups(_port_class_via_hookref_b2, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_destroy(struct _destroy *_ret, _each_in_param_t _destroy__each_destroy, void  (*_destroy_destroy)(test_t *arg0, destroy arg1))
{
    *_ret = (struct _destroy){
        .destroy = _destroy_destroy,
        ._each_destroy = _destroy__each_destroy,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(test_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(test_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_destroy, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_destroy)(test_t *arg0, destroy arg1), void  (*_device_init)(test_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(test_t *arg0, post_init arg1))
{
    _tinit_destroy(&_ret->destroy, _device__each_destroy, _device_destroy);
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit_group(struct _group *_ret, char const **_group_name)
{
    _tinit_object(&_ret->object, _group_name);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(test_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(test_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(test_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(test_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_hookset(struct _hookset *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_hookset_test(struct _hookset_test *_ret, void  (*_hookset_test_testhooks)(test_t *arg0, hookset_test arg1))
{
    *_ret = (struct _hookset_test){
        .testhooks = _hookset_test_testhooks,
        };
    _tinit_hookset(&_ret->hookset);
}
static void __attribute__((optimize("O0")))
_tinit_hookset_set(struct _hookset_set *_ret)
{
    _tinit_hookset(&_ret->hookset);
}
static void __attribute__((optimize("O0")))
_tinit___implicit_hookset_set__hookset_test(struct ___implicit_hookset_set__hookset_test *_ret, void  (*___implicit_hookset_set__hookset_test_testhooks)(test_t *arg0, hookset_test arg1))
{
    _tinit_hookset_set(&_ret->hookset_set);
    _tinit_hookset_test(&_ret->hookset_test, ___implicit_hookset_set__hookset_test_testhooks);
}
static void  init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(test_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static void  destroy__trampoline_from_destroy(test_t *_dev, destroy _destroy)
{
    _DML_M_destroy(_dev);
}
static exception_type_t b1__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_b1__transaction_access(_dev, t, offset, aux);
}
static void  b1__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    _DML_M_b1__testhooks(_dev);
}
static void  b1__g__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_b1__g__testhooks(_dev, ((_flat_index / 1) % 4));
}
static exception_type_t b2__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    uint32 _flat_index = _bank.id.encoded_index;
    return _DML_M_b2__transaction_access(_dev, ((_flat_index / 1) % 3), t, offset, aux);
}
static void  b2__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_b2__testhooks(_dev, ((_flat_index / 1) % 3));
}
static void  b2__g__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_b2__g__testhooks(_dev, ((_flat_index / 4) % 3), ((_flat_index / 1) % 4));
}
static void  g__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_g__testhooks(_dev, ((_flat_index / 1) % 4));
}
static void  via_hookref__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    _DML_M_via_hookref__testhooks(_dev);
}
static exception_type_t via_hookref__b1__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_via_hookref__b1__transaction_access(_dev, t, offset, aux);
}
static void  via_hookref__b1__init__trampoline_from_init(test_t *_dev, init _init)
{
    _DML_M_via_hookref__b1__init(_dev);
}
static void  via_hookref__b1__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    _DML_M_via_hookref__b1__testhooks(_dev);
}
static void  via_hookref__b1__g__init__trampoline_from_init(test_t *_dev, init _init)
{
    uint32 _flat_index = _init.id.encoded_index;
    _DML_M_via_hookref__b1__g__init(_dev, ((_flat_index / 1) % 4));
}
static void  via_hookref__b1__g__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_via_hookref__b1__g__testhooks(_dev, ((_flat_index / 1) % 4));
}
static exception_type_t via_hookref__b2__transaction_access__trampoline_from_bank(test_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    uint32 _flat_index = _bank.id.encoded_index;
    return _DML_M_via_hookref__b2__transaction_access(_dev, ((_flat_index / 1) % 3), t, offset, aux);
}
static void  via_hookref__b2__init__trampoline_from_init(test_t *_dev, init _init)
{
    uint32 _flat_index = _init.id.encoded_index;
    _DML_M_via_hookref__b2__init(_dev, ((_flat_index / 1) % 3));
}
static void  via_hookref__b2__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_via_hookref__b2__testhooks(_dev, ((_flat_index / 1) % 3));
}
static void  via_hookref__b2__g__init__trampoline_from_init(test_t *_dev, init _init)
{
    uint32 _flat_index = _init.id.encoded_index;
    _DML_M_via_hookref__b2__g__init(_dev, ((_flat_index / 4) % 3), ((_flat_index / 1) % 4));
}
static void  via_hookref__b2__g__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_via_hookref__b2__g__testhooks(_dev, ((_flat_index / 4) % 3), ((_flat_index / 1) % 4));
}
static void  via_hookref__g__init__trampoline_from_init(test_t *_dev, init _init)
{
    uint32 _flat_index = _init.id.encoded_index;
    _DML_M_via_hookref__g__init(_dev, ((_flat_index / 1) % 4));
}
static void  via_hookref__g__testhooks__trampoline_from_hookset_test(test_t *_dev, hookset_test _hookset_test)
{
    uint32 _flat_index = _hookset_test.id.encoded_index;
    _DML_M_via_hookref__g__testhooks(_dev, ((_flat_index / 1) % 4));
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, destroy__trampoline_from_destroy, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "test"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_bank(&_tr_b1__bank, offsetof(test_t, b1._after_read_callbacks), offsetof(test_t, b1._after_write_callbacks), offsetof(test_t, b1._before_read_callbacks), offsetof(test_t, b1._before_write_callbacks), offsetof(test_t, b1._cached_bank_obj), offsetof(test_t, b1._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b1"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b1__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_hookset_test(&_tr_b1__hookset_test, b1__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_b1_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_group(&_tr_b1_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_hookset_test(&_tr_b1_g__hookset_test, b1__g__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_b1_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_b1_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_b1_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_b1_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_b1_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_b2__bank, offsetof(test_t, b2._after_read_callbacks[0ULL]), offsetof(test_t, b2._after_write_callbacks[0ULL]), offsetof(test_t, b2._before_read_callbacks[0ULL]), offsetof(test_t, b2._before_write_callbacks[0ULL]), offsetof(test_t, b2._cached_bank_obj[0ULL]), offsetof(test_t, b2._connections[0ULL]), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), calloc(1, sizeof(struct _memo_bank___reginfo_table [3LL])), calloc(1, sizeof(struct _memo_bank___sorted_regs [3LL])), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b2"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), b2__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_hookset_test(&_tr_b2__hookset_test, b2__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_b2_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_group(&_tr_b2_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_hookset_test(&_tr_b2_g__hookset_test, b2__g__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_b2_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_b2_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_b2_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_b2_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_b2_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_group(&_tr_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_hookset_test(&_tr_g__hookset_test, g__testhooks__trampoline_from_hookset_test);
    _tinit_group(&_tr_indexed__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "indexed"; &_tmp; }));
    _tinit_group(&_tr_via_hookref__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "via_hookref"; &_tmp; }));
    _tinit___implicit_hookset_set__hookset_test(&_tr_via_hookref____implicit_hookset_set__hookset_test, via_hookref__testhooks__trampoline_from_hookset_test);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit_bank(&_tr_via_hookref_b1__bank, offsetof(test_t, via_hookref.b1._after_read_callbacks), offsetof(test_t, via_hookref.b1._after_write_callbacks), offsetof(test_t, via_hookref.b1._before_read_callbacks), offsetof(test_t, via_hookref.b1._before_write_callbacks), offsetof(test_t, via_hookref.b1._cached_bank_obj), offsetof(test_t, via_hookref.b1._connections), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b1"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), via_hookref__b1__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_init(&_tr_via_hookref_b1__init, (_each_in_param_t){.base_idx = _each__init__in__via_hookref_b1, .num = 1, .array_idx = 0, .array_size = 1}, via_hookref__b1__init__trampoline_from_init);
    _tinit_hookset_test(&_tr_via_hookref_b1__hookset_test, via_hookref__b1__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_via_hookref_b1_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_group(&_tr_via_hookref_b1_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_init(&_tr_via_hookref_b1_g__init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, via_hookref__b1__g__init__trampoline_from_init);
    _tinit_hookset_test(&_tr_via_hookref_b1_g__hookset_test, via_hookref__b1__g__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_via_hookref_b1_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_via_hookref_b1_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_via_hookref_b1_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_via_hookref_b1_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_via_hookref_b1_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_bank(&_tr_via_hookref_b2__bank, offsetof(test_t, via_hookref.b2._after_read_callbacks[0ULL]), offsetof(test_t, via_hookref.b2._after_write_callbacks[0ULL]), offsetof(test_t, via_hookref.b2._before_read_callbacks[0ULL]), offsetof(test_t, via_hookref.b2._before_write_callbacks[0ULL]), offsetof(test_t, via_hookref.b2._cached_bank_obj[0ULL]), offsetof(test_t, via_hookref.b2._connections[0ULL]), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), calloc(1, sizeof(struct _memo_bank___reginfo_table [3LL])), calloc(1, sizeof(struct _memo_bank___sorted_regs [3LL])), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b2"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), via_hookref__b2__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_init(&_tr_via_hookref_b2__init, (_each_in_param_t){.base_idx = _each__init__in__via_hookref_b2, .num = 1, .array_idx = 0xffffffff, .array_size = 3}, via_hookref__b2__init__trampoline_from_init);
    _tinit_hookset_test(&_tr_via_hookref_b2__hookset_test, via_hookref__b2__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_via_hookref_b2_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit_group(&_tr_via_hookref_b2_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_init(&_tr_via_hookref_b2_g__init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, via_hookref__b2__g__init__trampoline_from_init);
    _tinit_hookset_test(&_tr_via_hookref_b2_g__hookset_test, via_hookref__b2__g__testhooks__trampoline_from_hookset_test);
    _tinit_implement(&_tr_via_hookref_b2_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_via_hookref_b2_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_via_hookref_b2_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_via_hookref_b2_register_view_catalog__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_catalog"; &_tmp; }));
    _tinit_implement(&_tr_via_hookref_b2_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_group(&_tr_via_hookref_g__group, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "g"; &_tmp; }));
    _tinit_init(&_tr_via_hookref_g__init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0xffffffff, .array_size = 1}, via_hookref__g__init__trampoline_from_init);
    _tinit_hookset_test(&_tr_via_hookref_g__hookset_test, via_hookref__g__testhooks__trampoline_from_hookset_test);
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const uint32 _each__init__in__via_hookref_b1 UNUSED = 3;
static const uint32 _each__init__in__via_hookref_b2 UNUSED = 4;
static const _vtable_list_t _each__init[5] UNUSED = {
    {&_tr_via_hookref_b1__init, 1, 27},
    {&_tr_via_hookref_b2__init, 3, 35},
    {&_tr_via_hookref_g__init, 4, 36},
    {&_tr_via_hookref_b1_g__init, 4, 21},
    {&_tr_via_hookref_b2_g__init, 12, 29}
};
static const _vtable_list_t *const _each__post_init UNUSED = NULL;
static const _vtable_list_t *const _each__destroy UNUSED = NULL;
static const _vtable_list_t *const _each__register UNUSED = NULL;
static const uint32 _each__hookset_test__in__dev UNUSED = 0;
static const uint32 _each__hookset_test__in__via_hookref UNUSED = 4;
static const uint32 _each__hookset_test__in__via_hookref_b2 UNUSED = 7;
static const uint32 _each__hookset_test__in__via_hookref_b1 UNUSED = 8;
static const uint32 _each__hookset_test__in__b2 UNUSED = 9;
static const uint32 _each__hookset_test__in__b1 UNUSED = 10;
static const _vtable_list_t _each__hookset_test[11] UNUSED = {
    {&_tr_b1__hookset_test, 1, 9},
    {&_tr_b2__hookset_test, 3, 17},
    {&_tr_g__hookset_test, 4, 18},
    {&_tr_via_hookref____implicit_hookset_set__hookset_test.hookset_test, 1, 37},
    {&_tr_via_hookref_b1__hookset_test, 1, 27},
    {&_tr_via_hookref_b2__hookset_test, 3, 35},
    {&_tr_via_hookref_g__hookset_test, 4, 36},
    {&_tr_via_hookref_b2_g__hookset_test, 12, 29},
    {&_tr_via_hookref_b1_g__hookset_test, 4, 21},
    {&_tr_b2_g__hookset_test, 12, 11},
    {&_tr_b1_g__hookset_test, 4, 3}
};
static const _vtable_list_t *const _each___conf_attribute UNUSED = NULL;
static const _vtable_list_t *const _each__hookset UNUSED = NULL;
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__hookset_set UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each___set_field UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__field UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each___write_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each___read_field UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__interface UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each____implicit_hookset_set__hookset_test UNUSED = NULL;
static void _after_on_hook_0_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_no_params(_dev);
}

static void _after_on_hook_1_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    struct _after_on_hook_1_args const *args = _args;
    _DML_M_one_serializable_param(_dev, args->i);
}

static attr_value_t _after_on_hook_1_args_serializer(const void *_args)
{
    struct _after_on_hook_1_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64((args)->i);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_1_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_1_args *out = _out;
    struct _after_on_hook_1_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.i = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of arguments to one_serializable_param");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to one_serializable_param");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static void _after_on_hook_2_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_1_t *msg UNUSED = _msg;
    _DML_M_one_param(_dev, msg->comp0);
}

static attr_value_t _after_on_hook_2_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_2_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to one_param");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to one_param");
        goto _exit;
    }
    _exit:
    return _success;
}

static void _after_on_hook_3_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    struct _after_on_hook_3_args const *args = _args;
    _DML_M_one_serializable_param(_dev, args->i);
}

static attr_value_t _after_on_hook_3_args_serializer(const void *_args)
{
    struct _after_on_hook_3_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64((args)->i);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_3_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_3_args *out = _out;
    struct _after_on_hook_3_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.i = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of arguments to one_serializable_param");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to one_serializable_param");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static void _after_on_hook_4_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_2_t *msg UNUSED = _msg;
    _DML_M_two_params(_dev, msg->comp0, msg->comp1);
}

static attr_value_t _after_on_hook_4_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(2ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 1ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_4_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 2ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to two_params");
            goto _exit;
        }
        {
            _imm_attr = SIM_attr_list_item(val, 1ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 1 to be nil during deserialization of arguments to two_params");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 2 during deserialization of arguments to two_params");
        goto _exit;
    }
    _exit:
    return _success;
}

static void _after_on_hook_5_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_2_t *msg UNUSED = _msg;
    struct _after_on_hook_5_args const *args = _args;
    _DML_M_two_params(_dev, msg->comp0, args->i);
}

static attr_value_t _after_on_hook_5_args_serializer(const void *_args)
{
    struct _after_on_hook_5_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(2ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
        {
            _imm_attr = SIM_make_attr_uint64((args)->i);
        }
        SIM_attr_list_set_item(&out, 1ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_5_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_5_args *out = _out;
    struct _after_on_hook_5_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 2ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to two_params");
            goto _exit;
        }
        {
            _imm_attr = SIM_attr_list_item(val, 1ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.i = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 1 during deserialization of arguments to two_params");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 2 during deserialization of arguments to two_params");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static void _after_on_hook_6_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    _DML_M_indexed__no_params(_dev, indices[0], indices[1]);
}

static void _after_on_hook_7_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    struct _after_on_hook_7_args const *args = _args;
    _DML_M_indexed__one_serializable_param(_dev, indices[0], indices[1], args->coeff);
}

static attr_value_t _after_on_hook_7_args_serializer(const void *_args)
{
    struct _after_on_hook_7_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64((args)->coeff);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_7_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_7_args *out = _out;
    struct _after_on_hook_7_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.coeff = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of arguments to one_serializable_param");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to one_serializable_param");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static void _after_on_hook_8_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_1_t *msg UNUSED = _msg;
    _DML_M_indexed__one_param(_dev, indices[0], indices[1], msg->comp0);
}

static attr_value_t _after_on_hook_8_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_8_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to one_param");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to one_param");
        goto _exit;
    }
    _exit:
    return _success;
}

static void _after_on_hook_9_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    struct _after_on_hook_9_args const *args = _args;
    _DML_M_indexed__one_serializable_param(_dev, indices[0], indices[1], args->coeff);
}

static attr_value_t _after_on_hook_9_args_serializer(const void *_args)
{
    struct _after_on_hook_9_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(1ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_uint64((args)->coeff);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_9_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_9_args *out = _out;
    struct _after_on_hook_9_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 1ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.coeff = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of arguments to one_serializable_param");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 1 during deserialization of arguments to one_serializable_param");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static void _after_on_hook_10_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_2_t *msg UNUSED = _msg;
    _DML_M_indexed__two_params(_dev, indices[0], indices[1], msg->comp0, msg->comp1);
}

static attr_value_t _after_on_hook_10_args_serializer(const void *_args)
{
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(2ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 1ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_10_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 2ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to two_params");
            goto _exit;
        }
        {
            _imm_attr = SIM_attr_list_item(val, 1ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 1 to be nil during deserialization of arguments to two_params");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 2 during deserialization of arguments to two_params");
        goto _exit;
    }
    _exit:
    return _success;
}

static void _after_on_hook_11_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_2_t *msg UNUSED = _msg;
    struct _after_on_hook_11_args const *args = _args;
    _DML_M_indexed__two_params(_dev, indices[0], indices[1], msg->comp0, args->coeff);
}

static attr_value_t _after_on_hook_11_args_serializer(const void *_args)
{
    struct _after_on_hook_11_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(2ULL);
        }
        attr_value_t _imm_attr;
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
        {
            _imm_attr = SIM_make_attr_uint64((args)->coeff);
        }
        SIM_attr_list_set_item(&out, 1ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_11_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_11_args *out = _out;
    struct _after_on_hook_11_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 2ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 0 to be nil during deserialization of arguments to two_params");
            goto _exit;
        }
        {
            _imm_attr = SIM_attr_list_item(val, 1ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.coeff = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 1 during deserialization of arguments to two_params");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 2 during deserialization of arguments to two_params");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static void _after_on_hook_12_callback(conf_object_t *_obj, const uint32 *indices, const void *_args, const void *_msg)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    const _typeseq_3_t *msg UNUSED = _msg;
    struct _after_on_hook_12_args const *args = _args;
    _DML_M_order_test_callback(_dev, args->id, msg->comp0);
}

static attr_value_t _after_on_hook_12_args_serializer(const void *_args)
{
    struct _after_on_hook_12_args const *args = _args;
    attr_value_t out;
    {
        {
            out = SIM_alloc_attr_list(2ULL);
        }
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_make_attr_int64((args)->id);
        }
        SIM_attr_list_set_item(&out, 0ULL, _imm_attr);
        _imm_attr = SIM_make_attr_nil();
        SIM_attr_list_set_item(&out, 1ULL, _imm_attr);
    }
    return out;
}

static set_error_t _after_on_hook_12_args_deserializer(attr_value_t val, void *_out)
{
    set_error_t _success UNUSED = Sim_Set_Ok;
    struct _after_on_hook_12_args *out = _out;
    struct _after_on_hook_12_args _tmp_out;
    if (SIM_attr_is_list(val) && (int64 )SIM_attr_list_size(val) == 2ULL)
    {
        attr_value_t _imm_attr;
        {
            _imm_attr = SIM_attr_list_item(val, 0ULL);
        }
        if (SIM_attr_is_integer(_imm_attr))
        {
            _tmp_out.id = SIM_attr_integer(_imm_attr);
        }
        else
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected integer during deserialization of list item 0 during deserialization of arguments to order_test_callback");
            goto _exit;
        }
        {
            _imm_attr = SIM_attr_list_item(val, 1ULL);
        }
        if (!SIM_attr_is_nil(_imm_attr))
        {
            _success = Sim_Set_Illegal_Type;
            SIM_attribute_error("expected list item 1 to be nil during deserialization of arguments to order_test_callback");
            goto _exit;
        }
    }
    else
    {
        _success = Sim_Set_Illegal_Type;
        SIM_attribute_error("expected list of size 2 during deserialization of arguments to order_test_callback");
        goto _exit;
    }
    {
        *(out) = _tmp_out;
    }
    _exit:
    return _success;
}

static const _dml_after_on_hook_info_t _after_on_hook_infos[] UNUSED = {
    {"('no_params', ())", _after_on_hook_0_callback, NULL, NULL, 0, 1},
    {"('one_serializable_param', (None,))", _after_on_hook_1_callback, _after_on_hook_1_args_serializer, _after_on_hook_1_args_deserializer, sizeof(struct _after_on_hook_1_args ), 1},
    {"('one_param', (0,))", _after_on_hook_2_callback, _after_on_hook_2_args_serializer, _after_on_hook_2_args_deserializer, 0, 1},
    {"('one_serializable_param', (None,))", _after_on_hook_3_callback, _after_on_hook_3_args_serializer, _after_on_hook_3_args_deserializer, sizeof(struct _after_on_hook_3_args ), 1},
    {"('two_params', (0, 1))", _after_on_hook_4_callback, _after_on_hook_4_args_serializer, _after_on_hook_4_args_deserializer, 0, 1},
    {"('two_params', (0, None))", _after_on_hook_5_callback, _after_on_hook_5_args_serializer, _after_on_hook_5_args_deserializer, sizeof(struct _after_on_hook_5_args ), 1},
    {"('indexed[%u][%u].no_params', ())", _after_on_hook_6_callback, NULL, NULL, 0, 19},
    {"('indexed[%u][%u].one_serializable_param', (None,))", _after_on_hook_7_callback, _after_on_hook_7_args_serializer, _after_on_hook_7_args_deserializer, sizeof(struct _after_on_hook_7_args ), 19},
    {"('indexed[%u][%u].one_param', (0,))", _after_on_hook_8_callback, _after_on_hook_8_args_serializer, _after_on_hook_8_args_deserializer, 0, 19},
    {"('indexed[%u][%u].one_serializable_param', (None,))", _after_on_hook_9_callback, _after_on_hook_9_args_serializer, _after_on_hook_9_args_deserializer, sizeof(struct _after_on_hook_9_args ), 19},
    {"('indexed[%u][%u].two_params', (0, 1))", _after_on_hook_10_callback, _after_on_hook_10_args_serializer, _after_on_hook_10_args_deserializer, 0, 19},
    {"('indexed[%u][%u].two_params', (0, None))", _after_on_hook_11_callback, _after_on_hook_11_args_serializer, _after_on_hook_11_args_deserializer, sizeof(struct _after_on_hook_11_args ), 19},
    {"('order_test_callback', (None, 1))", _after_on_hook_12_callback, _after_on_hook_12_args_serializer, _after_on_hook_12_args_deserializer, sizeof(struct _after_on_hook_12_args ), 1}
};
static void _initialize_typeseq_after_on_hook_hts(void)
{
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[0].callback_key, &_after_on_hook_infos[0]);
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[1].callback_key, &_after_on_hook_infos[1]);
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[6].callback_key, &_after_on_hook_infos[6]);
    ht_insert_str(&_typeseq_after_on_hook_hts[0], _after_on_hook_infos[7].callback_key, &_after_on_hook_infos[7]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[2].callback_key, &_after_on_hook_infos[2]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[3].callback_key, &_after_on_hook_infos[3]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[8].callback_key, &_after_on_hook_infos[8]);
    ht_insert_str(&_typeseq_after_on_hook_hts[1], _after_on_hook_infos[9].callback_key, &_after_on_hook_infos[9]);
    ht_insert_str(&_typeseq_after_on_hook_hts[2], _after_on_hook_infos[4].callback_key, &_after_on_hook_infos[4]);
    ht_insert_str(&_typeseq_after_on_hook_hts[2], _after_on_hook_infos[5].callback_key, &_after_on_hook_infos[5]);
    ht_insert_str(&_typeseq_after_on_hook_hts[2], _after_on_hook_infos[10].callback_key, &_after_on_hook_infos[10]);
    ht_insert_str(&_typeseq_after_on_hook_hts[2], _after_on_hook_infos[11].callback_key, &_after_on_hook_infos[11]);
    ht_insert_str(&_typeseq_after_on_hook_hts[3], _after_on_hook_infos[12].callback_key, &_after_on_hook_infos[12]);
}
static attr_value_t _DML_get_hook_attr(conf_object_t *obj, lang_void *hook_access)
{
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));

    attr_value_t val = _get_device_member((char *)obj + acc->device_offset,
                                          info.dimsizes,
                                          dimension_strides,
                                          info.dimensions,
                                          _DML_get_single_hook_attr,
                                          (uintptr_t) &data);
    return val;
}
static set_error_t _DML_set_hook_attr(conf_object_t *obj, attr_value_t *val, lang_void *hook_access)
{
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    set_error_t error = _set_device_member(*val,
                                           (char *)obj + acc->device_offset,
                                           info.dimsizes,
                                           dimension_strides,
                                           info.dimensions,
                                           _DML_set_single_hook_attr,
                                           (uintptr_t) &data);
    return error;
}
static attr_value_t _DML_get_port_hook_attr(conf_object_t *_portobj, lang_void *hook_access)
{
    _port_object_t *portobj = (_port_object_t *)_portobj;
    conf_object_t *obj = portobj->dev;
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    char *ptr = (char *)obj + acc->device_offset;
    for (int i = 0; i < portobj->ndims; ++i) {
            ptr += portobj->indices[i] * dimension_strides[i];
    }


    attr_value_t val = _get_device_member(ptr,
                                          info.dimsizes + portobj->ndims,
                                          dimension_strides + portobj->ndims,
                                          info.dimensions - portobj->ndims,
                                          _DML_get_single_hook_attr,
                                          (uintptr_t) &data);
    return val;
}
static set_error_t _DML_set_port_hook_attr(conf_object_t *_portobj, attr_value_t *val, lang_void *hook_access)
{
    _port_object_t *portobj = (_port_object_t *)_portobj;
    conf_object_t *obj = portobj->dev;
    _dml_hook_aux_info_t *acc = (_dml_hook_aux_info_t *) hook_access;
    _dml_hook_get_set_aux_data_t data = {
        &_typeseq_after_on_hook_hts[acc->typeseq_uniq],
        &_id_info_ht, _id_infos };
    _id_info_t info = _hook_id_infos[acc->hook_id - 1];
    uint32 dimension_strides[info.dimensions];
    _DML_init_dimension_strides_from_dimsizes(
        dimension_strides, info.dimsizes, info.dimensions,
        sizeof(_dml_hook_t));
    char *ptr = (char *)obj + acc->device_offset;
    for (int i = 0; i < portobj->ndims; ++i) {
            ptr += portobj->indices[i] * dimension_strides[i];
    }
    set_error_t error = _set_device_member(*val,
                                           ptr,
                                           info.dimsizes + portobj->ndims,
                                           dimension_strides + portobj->ndims,
                                           info.dimensions - portobj->ndims,
                                           _DML_set_single_hook_attr,
                                           (uintptr_t) &data);
    return error;
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_delay_events(conf_object_t *_obj, conf_object_t *_clock, const _identity_t *_domain)
{
    int (*_pred)(lang_void *, lang_void *) UNUSED = _domain ? _simple_event_predicate : NULL;
}
static void _cancel_simple_events(conf_object_t *_obj, _identity_t _domain)
{
    test_t *_dev UNUSED = (test_t*)_obj;
    if (!SIM_marked_for_deletion(_obj) && SIM_object_clock(_obj)) {
        _cancel_simple_delay_events(_obj, SIM_object_clock(_obj), &_domain);
        _cancel_simple_delay_events(_obj, SIM_picosecond_clock(_obj), &_domain);
    }
    _DML_cancel_afters_in_hook_queue(&_dev->_h0.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->_h1.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->_h2.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->_h6.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->order_test_hook.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->b1._h0.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->b1._h1.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->b1._h2.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->b1._h6.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h0.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h1.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h2.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h6.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h0.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h1.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h2.queue, _domain, 0);
    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h6.queue, _domain, 0);
    for (uint32 _i0 = 0; _i0 < 6; _i0++) {
        for (uint32 _i1 = 0; _i1 < 8; _i1++) {
            _DML_cancel_afters_in_hook_queue(&_dev->_h3[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->_h4[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->_h5[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->b1._h3[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->b1._h4[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->b1._h5[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h3[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h4[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref._h5[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h3[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h4[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1._h5[_i0][_i1].queue, _domain, 0);
        }
    }
    for (uint32 _i0 = 0; _i0 < 4; _i0++) {
        _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h0[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h1[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h2[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h6[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->g._h0[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->g._h1[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->g._h2[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->g._h6[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h0[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h1[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h2[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h6[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h0[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h1[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h2[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h6[_i0].queue, _domain, 0);
    }
    for (uint32 _i0 = 0; _i0 < 4; _i0++) {
        for (uint32 _i1 = 0; _i1 < 6; _i1++) {
            for (uint32 _i2 = 0; _i2 < 8; _i2++) {
                _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h3[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h4[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->b1.g._h5[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->g._h3[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->g._h4[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->g._h5[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h3[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h4[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b1.g._h5[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h3[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h4[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.g._h5[_i0][_i1][_i2].queue, _domain, 0);
            }
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        _DML_cancel_afters_in_hook_queue(&_dev->b2._h0[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->b2._h1[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->b2._h2[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->b2._h6[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h0[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h1[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h2[_i0].queue, _domain, 0);
        _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h6[_i0].queue, _domain, 0);
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        for (uint32 _i1 = 0; _i1 < 6; _i1++) {
            for (uint32 _i2 = 0; _i2 < 8; _i2++) {
                _DML_cancel_afters_in_hook_queue(&_dev->b2._h3[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->b2._h4[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->b2._h5[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h3[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h4[_i0][_i1][_i2].queue, _domain, 0);
                _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2._h5[_i0][_i1][_i2].queue, _domain, 0);
            }
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        for (uint32 _i1 = 0; _i1 < 4; _i1++) {
            _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h0[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h1[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h2[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h6[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h0[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h1[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h2[_i0][_i1].queue, _domain, 0);
            _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h6[_i0][_i1].queue, _domain, 0);
        }
    }
    for (uint32 _i0 = 0; _i0 < 3; _i0++) {
        for (uint32 _i1 = 0; _i1 < 4; _i1++) {
            for (uint32 _i2 = 0; _i2 < 6; _i2++) {
                for (uint32 _i3 = 0; _i3 < 8; _i3++) {
                    _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h3[_i0][_i1][_i2][_i3].queue, _domain, 0);
                    _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h4[_i0][_i1][_i2][_i3].queue, _domain, 0);
                    _DML_cancel_afters_in_hook_queue(&_dev->b2.g._h5[_i0][_i1][_i2][_i3].queue, _domain, 0);
                    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h3[_i0][_i1][_i2][_i3].queue, _domain, 0);
                    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h4[_i0][_i1][_i2][_i3].queue, _domain, 0);
                    _DML_cancel_afters_in_hook_queue(&_dev->via_hookref.b2.g._h5[_i0][_i1][_i2][_i3].queue, _domain, 0);
                }
            }
        }
    }
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, _domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "test", &_id_infos[0]);
    for (uint64 i = 0; i < 37; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
    for (uint64 i = 0; i < 85; ++i) {
        ht_insert_str(&_hook_id_info_ht, _hook_id_infos[i].logname, &_hook_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(test_t *_dev)
{
    _dev->b1._obj = _init_port_object(&_dev->obj, "bank.b1", 0, NULL);
    for (int _i0 = 0; _i0 < 3; ++_i0) {
        strbuf_t portname = sb_newf("bank.b2[%d]", _i0);
        _dev->b2._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
    _dev->via_hookref.b1._obj = _init_port_object(&_dev->obj, "via_hookref.bank.b1", 0, NULL);
    for (int _i0 = 0; _i0 < 3; ++_i0) {
        strbuf_t portname = sb_newf("via_hookref.bank.b2[%d]", _i0);
        _dev->via_hookref.b2._obj[_i0] = _init_port_object(&_dev->obj, sb_str(&portname), 1, _indices_[_i0]);
        sb_free(&portname);
    }
}
static void _init_static_vars(test_t *_dev)
{
}

// DML serialization functions
static attr_value_t _trampoline_DML_M__get_attribute_attr_trampoline(conf_object_t *_obj, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr_trampoline(_dev, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr_trampoline(conf_object_t *_obj, attr_value_t *val, void  *info)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr_trampoline(_dev, val, info);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    test_t *_dev = (test_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        test_notify_state_change(_dev);
    }
    return result;
}
static const uint32 _indices_[3][1] UNUSED = {{0},
    {1},
    {2}};

