/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/53.RV32I_sync_Integrated_Test_update/sim/func_sim/mem_path.vh
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/53.RV32I_sync_Integrated_Test_update/sim/func_sim/opcode.vh
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/53.RV32I_sync_Integrated_Test_update/sim/func_sim/sim_define.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/53.RV32I_sync_Integrated_Test_update/testbench/cpu_tb.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/ASYNC_RAM_DP_WBE.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/Addr_Decoder.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/Hazard_unit.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/SMU_RV32I_System.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/TimerCounter.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/alu.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/aludec.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/branch_logic.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/adder.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/be_logic.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/extend.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/flopenr.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/flopr.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/mux2.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/building_blocks/mux3.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/controller.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/data_mux.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/datapath.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/dualport_mem_synch_rw_dualclk.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/maindec.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/mem_path.vh
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/opcode.vh
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/reg_file_async.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/register_DE.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/register_EM.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/register_FD.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/register_MW.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/riscvsingle.sv
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/tbman_apbs.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/tbman_regs.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/tbman_wrap.v
/home2/s2_student12/project/2024fa_cpu_design/week1x_final_project/hardware/source/myCPU/pipeline/rev03/tohost_csr.sv
