|DE1_SoC_CAMERA
ADC_CS_N <> <UNC>
ADC_DIN <= <GND>
ADC_DOUT => ~NO_FANOUT~
ADC_SCLK <= <GND>
AUD_ADCDAT => ~NO_FANOUT~
AUD_ADCLRCK <> <UNC>
AUD_BCLK <> <UNC>
AUD_DACDAT <= <GND>
AUD_DACLRCK <> <UNC>
AUD_XCK <= <GND>
CLOCK2_50 => CLOCK2_50.IN1
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN7
DRAM_ADDR[0] <= Sdram_Control:u7.SA
DRAM_ADDR[1] <= Sdram_Control:u7.SA
DRAM_ADDR[2] <= Sdram_Control:u7.SA
DRAM_ADDR[3] <= Sdram_Control:u7.SA
DRAM_ADDR[4] <= Sdram_Control:u7.SA
DRAM_ADDR[5] <= Sdram_Control:u7.SA
DRAM_ADDR[6] <= Sdram_Control:u7.SA
DRAM_ADDR[7] <= Sdram_Control:u7.SA
DRAM_ADDR[8] <= Sdram_Control:u7.SA
DRAM_ADDR[9] <= Sdram_Control:u7.SA
DRAM_ADDR[10] <= Sdram_Control:u7.SA
DRAM_ADDR[11] <= Sdram_Control:u7.SA
DRAM_ADDR[12] <= Sdram_Control:u7.SA
DRAM_BA[0] <= Sdram_Control:u7.BA
DRAM_BA[1] <= Sdram_Control:u7.BA
DRAM_CAS_N <= Sdram_Control:u7.CAS_N
DRAM_CKE <= Sdram_Control:u7.CKE
DRAM_CLK <= sdram_pll:u6.outclk_1
DRAM_CS_N <= Sdram_Control:u7.CS_N
DRAM_DQ[0] <> Sdram_Control:u7.DQ
DRAM_DQ[1] <> Sdram_Control:u7.DQ
DRAM_DQ[2] <> Sdram_Control:u7.DQ
DRAM_DQ[3] <> Sdram_Control:u7.DQ
DRAM_DQ[4] <> Sdram_Control:u7.DQ
DRAM_DQ[5] <> Sdram_Control:u7.DQ
DRAM_DQ[6] <> Sdram_Control:u7.DQ
DRAM_DQ[7] <> Sdram_Control:u7.DQ
DRAM_DQ[8] <> Sdram_Control:u7.DQ
DRAM_DQ[9] <> Sdram_Control:u7.DQ
DRAM_DQ[10] <> Sdram_Control:u7.DQ
DRAM_DQ[11] <> Sdram_Control:u7.DQ
DRAM_DQ[12] <> Sdram_Control:u7.DQ
DRAM_DQ[13] <> Sdram_Control:u7.DQ
DRAM_DQ[14] <> Sdram_Control:u7.DQ
DRAM_DQ[15] <> Sdram_Control:u7.DQ
DRAM_LDQM <= Sdram_Control:u7.DQM
DRAM_RAS_N <= Sdram_Control:u7.RAS_N
DRAM_UDQM <= Sdram_Control:u7.DQM
DRAM_WE_N <= Sdram_Control:u7.WE_N
FAN_CTRL <= <GND>
FPGA_I2C_SCLK <= <GND>
FPGA_I2C_SDAT <> <UNC>
GPIO_0[0] <> GPIO_0[0]
GPIO_0[1] <> GPIO_0[1]
GPIO_0[2] <> <UNC>
GPIO_0[3] <> state_machine:state_machine.fire
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> <UNC>
GPIO_0[29] <> <UNC>
GPIO_0[30] <> <UNC>
GPIO_0[31] <> <UNC>
GPIO_0[32] <> <UNC>
GPIO_0[33] <> <UNC>
GPIO_0[34] <> <UNC>
GPIO_0[35] <> <UNC>
HEX0[0] <= SEG7_LUT_6:u5.oSEG0
HEX0[1] <= SEG7_LUT_6:u5.oSEG0
HEX0[2] <= SEG7_LUT_6:u5.oSEG0
HEX0[3] <= SEG7_LUT_6:u5.oSEG0
HEX0[4] <= SEG7_LUT_6:u5.oSEG0
HEX0[5] <= SEG7_LUT_6:u5.oSEG0
HEX0[6] <= SEG7_LUT_6:u5.oSEG0
HEX1[0] <= SEG7_LUT_6:u5.oSEG1
HEX1[1] <= SEG7_LUT_6:u5.oSEG1
HEX1[2] <= SEG7_LUT_6:u5.oSEG1
HEX1[3] <= SEG7_LUT_6:u5.oSEG1
HEX1[4] <= SEG7_LUT_6:u5.oSEG1
HEX1[5] <= SEG7_LUT_6:u5.oSEG1
HEX1[6] <= SEG7_LUT_6:u5.oSEG1
HEX2[0] <= SEG7_LUT_6:u5.oSEG2
HEX2[1] <= SEG7_LUT_6:u5.oSEG2
HEX2[2] <= SEG7_LUT_6:u5.oSEG2
HEX2[3] <= SEG7_LUT_6:u5.oSEG2
HEX2[4] <= SEG7_LUT_6:u5.oSEG2
HEX2[5] <= SEG7_LUT_6:u5.oSEG2
HEX2[6] <= SEG7_LUT_6:u5.oSEG2
HEX3[0] <= SEG7_LUT_6:u5.oSEG3
HEX3[1] <= SEG7_LUT_6:u5.oSEG3
HEX3[2] <= SEG7_LUT_6:u5.oSEG3
HEX3[3] <= SEG7_LUT_6:u5.oSEG3
HEX3[4] <= SEG7_LUT_6:u5.oSEG3
HEX3[5] <= SEG7_LUT_6:u5.oSEG3
HEX3[6] <= SEG7_LUT_6:u5.oSEG3
HEX4[0] <= SEG7_LUT_6:u5.oSEG4
HEX4[1] <= SEG7_LUT_6:u5.oSEG4
HEX4[2] <= SEG7_LUT_6:u5.oSEG4
HEX4[3] <= SEG7_LUT_6:u5.oSEG4
HEX4[4] <= SEG7_LUT_6:u5.oSEG4
HEX4[5] <= SEG7_LUT_6:u5.oSEG4
HEX4[6] <= SEG7_LUT_6:u5.oSEG4
HEX5[0] <= SEG7_LUT_6:u5.oSEG5
HEX5[1] <= SEG7_LUT_6:u5.oSEG5
HEX5[2] <= SEG7_LUT_6:u5.oSEG5
HEX5[3] <= SEG7_LUT_6:u5.oSEG5
HEX5[4] <= SEG7_LUT_6:u5.oSEG5
HEX5[5] <= SEG7_LUT_6:u5.oSEG5
HEX5[6] <= SEG7_LUT_6:u5.oSEG5
IRDA_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
KEY[0] => KEY[0].IN2
KEY[1] => KEY[1].IN1
KEY[2] => _.IN1
KEY[3] => comb.IN1
LEDR[0] <= DLY_RST_2.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>
SW[0] => SW[0].IN1
SW[1] => sCCD_R.IN0
SW[1] => sCCD_G.IN0
SW[1] => sCCD_B.IN0
SW[1] => sCCD_DVAL.IN0
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[2] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[3] => test_pan.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[4] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[5] => test_tilt.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oX_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oY_Cent.OUTPUTSELECT
SW[6] => oCent_Val.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[7] => test_tilt.OUTPUTSELECT
SW[8] => ~NO_FANOUT~
SW[9] => SW[9].IN2
TD_CLK27 => ~NO_FANOUT~
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_RESET_N <= <GND>
TD_VS => ~NO_FANOUT~
VGA_B[0] <= VGA_Controller:u1.oVGA_B
VGA_B[1] <= VGA_Controller:u1.oVGA_B
VGA_B[2] <= VGA_Controller:u1.oVGA_B
VGA_B[3] <= VGA_Controller:u1.oVGA_B
VGA_B[4] <= VGA_Controller:u1.oVGA_B
VGA_B[5] <= VGA_Controller:u1.oVGA_B
VGA_B[6] <= VGA_Controller:u1.oVGA_B
VGA_B[7] <= VGA_Controller:u1.oVGA_B
VGA_BLANK_N <= VGA_Controller:u1.oVGA_BLANK
VGA_CLK <= VGA_CTRL_CLK.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_Controller:u1.oVGA_G
VGA_G[1] <= VGA_Controller:u1.oVGA_G
VGA_G[2] <= VGA_Controller:u1.oVGA_G
VGA_G[3] <= VGA_Controller:u1.oVGA_G
VGA_G[4] <= VGA_Controller:u1.oVGA_G
VGA_G[5] <= VGA_Controller:u1.oVGA_G
VGA_G[6] <= VGA_Controller:u1.oVGA_G
VGA_G[7] <= VGA_Controller:u1.oVGA_G
VGA_HS <= VGA_Controller:u1.oVGA_H_SYNC
VGA_R[0] <= VGA_Controller:u1.oVGA_R
VGA_R[1] <= VGA_Controller:u1.oVGA_R
VGA_R[2] <= VGA_Controller:u1.oVGA_R
VGA_R[3] <= VGA_Controller:u1.oVGA_R
VGA_R[4] <= VGA_Controller:u1.oVGA_R
VGA_R[5] <= VGA_Controller:u1.oVGA_R
VGA_R[6] <= VGA_Controller:u1.oVGA_R
VGA_R[7] <= VGA_Controller:u1.oVGA_R
VGA_SYNC_N <= VGA_Controller:u1.oVGA_SYNC
VGA_VS <= VGA_Controller:u1.oVGA_V_SYNC
D5M_D[0] => rCCD_DATA[0].DATAIN
D5M_D[1] => rCCD_DATA[1].DATAIN
D5M_D[2] => rCCD_DATA[2].DATAIN
D5M_D[3] => rCCD_DATA[3].DATAIN
D5M_D[4] => rCCD_DATA[4].DATAIN
D5M_D[5] => rCCD_DATA[5].DATAIN
D5M_D[6] => rCCD_DATA[6].DATAIN
D5M_D[7] => rCCD_DATA[7].DATAIN
D5M_D[8] => rCCD_DATA[8].DATAIN
D5M_D[9] => rCCD_DATA[9].DATAIN
D5M_D[10] => rCCD_DATA[10].DATAIN
D5M_D[11] => rCCD_DATA[11].DATAIN
D5M_FVAL => rCCD_FVAL.DATAIN
D5M_LVAL => rCCD_LVAL.DATAIN
D5M_PIXLCLK => D5M_PIXLCLK.IN5
D5M_RESET_N <= DLY_RST_1.DB_MAX_OUTPUT_PORT_TYPE
D5M_SCLK <= I2C_CCD_Config:u8.I2C_SCLK
D5M_SDATA <> I2C_CCD_Config:u8.I2C_SDAT
D5M_STROBE => ~NO_FANOUT~
D5M_TRIGGER <= <VCC>
D5M_XCLKIN <= sdram_pll:u6.outclk_2


|DE1_SoC_CAMERA|Reset_Delay:u2
iCLK => oRST_4~reg0.CLK
iCLK => oRST_3~reg0.CLK
iCLK => oRST_2~reg0.CLK
iCLK => oRST_1~reg0.CLK
iCLK => oRST_0~reg0.CLK
iCLK => Cont[0].CLK
iCLK => Cont[1].CLK
iCLK => Cont[2].CLK
iCLK => Cont[3].CLK
iCLK => Cont[4].CLK
iCLK => Cont[5].CLK
iCLK => Cont[6].CLK
iCLK => Cont[7].CLK
iCLK => Cont[8].CLK
iCLK => Cont[9].CLK
iCLK => Cont[10].CLK
iCLK => Cont[11].CLK
iCLK => Cont[12].CLK
iCLK => Cont[13].CLK
iCLK => Cont[14].CLK
iCLK => Cont[15].CLK
iCLK => Cont[16].CLK
iCLK => Cont[17].CLK
iCLK => Cont[18].CLK
iCLK => Cont[19].CLK
iCLK => Cont[20].CLK
iCLK => Cont[21].CLK
iCLK => Cont[22].CLK
iCLK => Cont[23].CLK
iCLK => Cont[24].CLK
iCLK => Cont[25].CLK
iCLK => Cont[26].CLK
iCLK => Cont[27].CLK
iCLK => Cont[28].CLK
iCLK => Cont[29].CLK
iCLK => Cont[30].CLK
iCLK => Cont[31].CLK
iRST => oRST_4~reg0.ACLR
iRST => oRST_3~reg0.ACLR
iRST => oRST_2~reg0.ACLR
iRST => oRST_1~reg0.ACLR
iRST => oRST_0~reg0.ACLR
iRST => Cont[0].ACLR
iRST => Cont[1].ACLR
iRST => Cont[2].ACLR
iRST => Cont[3].ACLR
iRST => Cont[4].ACLR
iRST => Cont[5].ACLR
iRST => Cont[6].ACLR
iRST => Cont[7].ACLR
iRST => Cont[8].ACLR
iRST => Cont[9].ACLR
iRST => Cont[10].ACLR
iRST => Cont[11].ACLR
iRST => Cont[12].ACLR
iRST => Cont[13].ACLR
iRST => Cont[14].ACLR
iRST => Cont[15].ACLR
iRST => Cont[16].ACLR
iRST => Cont[17].ACLR
iRST => Cont[18].ACLR
iRST => Cont[19].ACLR
iRST => Cont[20].ACLR
iRST => Cont[21].ACLR
iRST => Cont[22].ACLR
iRST => Cont[23].ACLR
iRST => Cont[24].ACLR
iRST => Cont[25].ACLR
iRST => Cont[26].ACLR
iRST => Cont[27].ACLR
iRST => Cont[28].ACLR
iRST => Cont[29].ACLR
iRST => Cont[30].ACLR
iRST => Cont[31].ACLR
oRST_0 <= oRST_0~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_1 <= oRST_1~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_2 <= oRST_2~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_3 <= oRST_3~reg0.DB_MAX_OUTPUT_PORT_TYPE
oRST_4 <= oRST_4~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|CCD_Capture:u3
oDATA[0] <= mCCD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
oDATA[1] <= mCCD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
oDATA[2] <= mCCD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
oDATA[3] <= mCCD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
oDATA[4] <= mCCD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
oDATA[5] <= mCCD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
oDATA[6] <= mCCD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
oDATA[7] <= mCCD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
oDATA[8] <= mCCD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
oDATA[9] <= mCCD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
oDATA[10] <= mCCD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
oDATA[11] <= mCCD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= oDVAL.DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[0] <= X_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[1] <= X_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[2] <= X_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[3] <= X_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[4] <= X_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[5] <= X_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[6] <= X_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[7] <= X_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[8] <= X_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[9] <= X_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[10] <= X_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[11] <= X_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[12] <= X_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[13] <= X_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[14] <= X_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oX_Cont[15] <= X_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[0] <= Y_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[1] <= Y_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[2] <= Y_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[3] <= Y_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[4] <= Y_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[5] <= Y_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[6] <= Y_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[7] <= Y_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[8] <= Y_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[9] <= Y_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[10] <= Y_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[11] <= Y_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[12] <= Y_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[13] <= Y_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[14] <= Y_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oY_Cont[15] <= Y_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[0] <= Frame_Cont[0].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[1] <= Frame_Cont[1].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[2] <= Frame_Cont[2].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[3] <= Frame_Cont[3].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[4] <= Frame_Cont[4].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[5] <= Frame_Cont[5].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[6] <= Frame_Cont[6].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[7] <= Frame_Cont[7].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[8] <= Frame_Cont[8].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[9] <= Frame_Cont[9].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[10] <= Frame_Cont[10].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[11] <= Frame_Cont[11].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[12] <= Frame_Cont[12].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[13] <= Frame_Cont[13].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[14] <= Frame_Cont[14].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[15] <= Frame_Cont[15].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[16] <= Frame_Cont[16].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[17] <= Frame_Cont[17].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[18] <= Frame_Cont[18].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[19] <= Frame_Cont[19].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[20] <= Frame_Cont[20].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[21] <= Frame_Cont[21].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[22] <= Frame_Cont[22].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[23] <= Frame_Cont[23].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[24] <= Frame_Cont[24].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[25] <= Frame_Cont[25].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[26] <= Frame_Cont[26].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[27] <= Frame_Cont[27].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[28] <= Frame_Cont[28].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[29] <= Frame_Cont[29].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[30] <= Frame_Cont[30].DB_MAX_OUTPUT_PORT_TYPE
oFrame_Cont[31] <= Frame_Cont[31].DB_MAX_OUTPUT_PORT_TYPE
iDATA[0] => mCCD_DATA.DATAB
iDATA[1] => mCCD_DATA.DATAB
iDATA[2] => mCCD_DATA.DATAB
iDATA[3] => mCCD_DATA.DATAB
iDATA[4] => mCCD_DATA.DATAB
iDATA[5] => mCCD_DATA.DATAB
iDATA[6] => mCCD_DATA.DATAB
iDATA[7] => mCCD_DATA.DATAB
iDATA[8] => mCCD_DATA.DATAB
iDATA[9] => mCCD_DATA.DATAB
iDATA[10] => mCCD_DATA.DATAB
iDATA[11] => mCCD_DATA.DATAB
iFVAL => Pre_FVAL.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal1.IN0
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_DATA.OUTPUTSELECT
iLVAL => mCCD_LVAL.DATAIN
iSTART => mSTART.OUTPUTSELECT
iEND => mSTART.OUTPUTSELECT
iCLK => mCCD_DATA[0].CLK
iCLK => mCCD_DATA[1].CLK
iCLK => mCCD_DATA[2].CLK
iCLK => mCCD_DATA[3].CLK
iCLK => mCCD_DATA[4].CLK
iCLK => mCCD_DATA[5].CLK
iCLK => mCCD_DATA[6].CLK
iCLK => mCCD_DATA[7].CLK
iCLK => mCCD_DATA[8].CLK
iCLK => mCCD_DATA[9].CLK
iCLK => mCCD_DATA[10].CLK
iCLK => mCCD_DATA[11].CLK
iCLK => Frame_Cont[0].CLK
iCLK => Frame_Cont[1].CLK
iCLK => Frame_Cont[2].CLK
iCLK => Frame_Cont[3].CLK
iCLK => Frame_Cont[4].CLK
iCLK => Frame_Cont[5].CLK
iCLK => Frame_Cont[6].CLK
iCLK => Frame_Cont[7].CLK
iCLK => Frame_Cont[8].CLK
iCLK => Frame_Cont[9].CLK
iCLK => Frame_Cont[10].CLK
iCLK => Frame_Cont[11].CLK
iCLK => Frame_Cont[12].CLK
iCLK => Frame_Cont[13].CLK
iCLK => Frame_Cont[14].CLK
iCLK => Frame_Cont[15].CLK
iCLK => Frame_Cont[16].CLK
iCLK => Frame_Cont[17].CLK
iCLK => Frame_Cont[18].CLK
iCLK => Frame_Cont[19].CLK
iCLK => Frame_Cont[20].CLK
iCLK => Frame_Cont[21].CLK
iCLK => Frame_Cont[22].CLK
iCLK => Frame_Cont[23].CLK
iCLK => Frame_Cont[24].CLK
iCLK => Frame_Cont[25].CLK
iCLK => Frame_Cont[26].CLK
iCLK => Frame_Cont[27].CLK
iCLK => Frame_Cont[28].CLK
iCLK => Frame_Cont[29].CLK
iCLK => Frame_Cont[30].CLK
iCLK => Frame_Cont[31].CLK
iCLK => Y_Cont[0].CLK
iCLK => Y_Cont[1].CLK
iCLK => Y_Cont[2].CLK
iCLK => Y_Cont[3].CLK
iCLK => Y_Cont[4].CLK
iCLK => Y_Cont[5].CLK
iCLK => Y_Cont[6].CLK
iCLK => Y_Cont[7].CLK
iCLK => Y_Cont[8].CLK
iCLK => Y_Cont[9].CLK
iCLK => Y_Cont[10].CLK
iCLK => Y_Cont[11].CLK
iCLK => Y_Cont[12].CLK
iCLK => Y_Cont[13].CLK
iCLK => Y_Cont[14].CLK
iCLK => Y_Cont[15].CLK
iCLK => X_Cont[0].CLK
iCLK => X_Cont[1].CLK
iCLK => X_Cont[2].CLK
iCLK => X_Cont[3].CLK
iCLK => X_Cont[4].CLK
iCLK => X_Cont[5].CLK
iCLK => X_Cont[6].CLK
iCLK => X_Cont[7].CLK
iCLK => X_Cont[8].CLK
iCLK => X_Cont[9].CLK
iCLK => X_Cont[10].CLK
iCLK => X_Cont[11].CLK
iCLK => X_Cont[12].CLK
iCLK => X_Cont[13].CLK
iCLK => X_Cont[14].CLK
iCLK => X_Cont[15].CLK
iCLK => mCCD_LVAL.CLK
iCLK => mCCD_FVAL.CLK
iCLK => Pre_FVAL.CLK
iCLK => mSTART.CLK
iRST => Y_Cont[0].ACLR
iRST => Y_Cont[1].ACLR
iRST => Y_Cont[2].ACLR
iRST => Y_Cont[3].ACLR
iRST => Y_Cont[4].ACLR
iRST => Y_Cont[5].ACLR
iRST => Y_Cont[6].ACLR
iRST => Y_Cont[7].ACLR
iRST => Y_Cont[8].ACLR
iRST => Y_Cont[9].ACLR
iRST => Y_Cont[10].ACLR
iRST => Y_Cont[11].ACLR
iRST => Y_Cont[12].ACLR
iRST => Y_Cont[13].ACLR
iRST => Y_Cont[14].ACLR
iRST => Y_Cont[15].ACLR
iRST => X_Cont[0].ACLR
iRST => X_Cont[1].ACLR
iRST => X_Cont[2].ACLR
iRST => X_Cont[3].ACLR
iRST => X_Cont[4].ACLR
iRST => X_Cont[5].ACLR
iRST => X_Cont[6].ACLR
iRST => X_Cont[7].ACLR
iRST => X_Cont[8].ACLR
iRST => X_Cont[9].ACLR
iRST => X_Cont[10].ACLR
iRST => X_Cont[11].ACLR
iRST => X_Cont[12].ACLR
iRST => X_Cont[13].ACLR
iRST => X_Cont[14].ACLR
iRST => X_Cont[15].ACLR
iRST => mCCD_LVAL.ACLR
iRST => mCCD_FVAL.ACLR
iRST => Pre_FVAL.ACLR
iRST => mCCD_DATA[0].ACLR
iRST => mCCD_DATA[1].ACLR
iRST => mCCD_DATA[2].ACLR
iRST => mCCD_DATA[3].ACLR
iRST => mCCD_DATA[4].ACLR
iRST => mCCD_DATA[5].ACLR
iRST => mCCD_DATA[6].ACLR
iRST => mCCD_DATA[7].ACLR
iRST => mCCD_DATA[8].ACLR
iRST => mCCD_DATA[9].ACLR
iRST => mCCD_DATA[10].ACLR
iRST => mCCD_DATA[11].ACLR
iRST => Frame_Cont[0].ACLR
iRST => Frame_Cont[1].ACLR
iRST => Frame_Cont[2].ACLR
iRST => Frame_Cont[3].ACLR
iRST => Frame_Cont[4].ACLR
iRST => Frame_Cont[5].ACLR
iRST => Frame_Cont[6].ACLR
iRST => Frame_Cont[7].ACLR
iRST => Frame_Cont[8].ACLR
iRST => Frame_Cont[9].ACLR
iRST => Frame_Cont[10].ACLR
iRST => Frame_Cont[11].ACLR
iRST => Frame_Cont[12].ACLR
iRST => Frame_Cont[13].ACLR
iRST => Frame_Cont[14].ACLR
iRST => Frame_Cont[15].ACLR
iRST => Frame_Cont[16].ACLR
iRST => Frame_Cont[17].ACLR
iRST => Frame_Cont[18].ACLR
iRST => Frame_Cont[19].ACLR
iRST => Frame_Cont[20].ACLR
iRST => Frame_Cont[21].ACLR
iRST => Frame_Cont[22].ACLR
iRST => Frame_Cont[23].ACLR
iRST => Frame_Cont[24].ACLR
iRST => Frame_Cont[25].ACLR
iRST => Frame_Cont[26].ACLR
iRST => Frame_Cont[27].ACLR
iRST => Frame_Cont[28].ACLR
iRST => Frame_Cont[29].ACLR
iRST => Frame_Cont[30].ACLR
iRST => Frame_Cont[31].ACLR
iRST => mSTART.ACLR


|DE1_SoC_CAMERA|RAW2BW:u4
oRed[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= mDVAL.DB_MAX_OUTPUT_PORT_TYPE
iX_Cont[0] => LessThan0.IN64
iX_Cont[0] => LessThan1.IN22
iX_Cont[0] => mDVAL.IN0
iX_Cont[1] => LessThan0.IN63
iX_Cont[1] => LessThan1.IN21
iX_Cont[2] => LessThan0.IN62
iX_Cont[2] => LessThan1.IN20
iX_Cont[3] => LessThan0.IN61
iX_Cont[3] => LessThan1.IN19
iX_Cont[4] => LessThan0.IN60
iX_Cont[4] => LessThan1.IN18
iX_Cont[5] => LessThan0.IN59
iX_Cont[5] => LessThan1.IN17
iX_Cont[6] => LessThan0.IN58
iX_Cont[6] => LessThan1.IN16
iX_Cont[7] => LessThan0.IN57
iX_Cont[7] => LessThan1.IN15
iX_Cont[8] => LessThan0.IN56
iX_Cont[8] => LessThan1.IN14
iX_Cont[9] => LessThan0.IN55
iX_Cont[9] => LessThan1.IN13
iX_Cont[10] => LessThan0.IN54
iX_Cont[10] => LessThan1.IN12
iY_Cont[0] => LessThan2.IN64
iY_Cont[0] => LessThan3.IN22
iY_Cont[0] => mDVAL.IN1
iY_Cont[1] => LessThan2.IN63
iY_Cont[1] => LessThan3.IN21
iY_Cont[2] => LessThan2.IN62
iY_Cont[2] => LessThan3.IN20
iY_Cont[3] => LessThan2.IN61
iY_Cont[3] => LessThan3.IN19
iY_Cont[4] => LessThan2.IN60
iY_Cont[4] => LessThan3.IN18
iY_Cont[5] => LessThan2.IN59
iY_Cont[5] => LessThan3.IN17
iY_Cont[6] => LessThan2.IN58
iY_Cont[6] => LessThan3.IN16
iY_Cont[7] => LessThan2.IN57
iY_Cont[7] => LessThan3.IN15
iY_Cont[8] => LessThan2.IN56
iY_Cont[8] => LessThan3.IN14
iY_Cont[9] => LessThan2.IN55
iY_Cont[9] => LessThan3.IN13
iY_Cont[10] => LessThan2.IN54
iY_Cont[10] => LessThan3.IN12
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iDVAL => iDVAL.IN1
iCLK => iCLK.IN1
iRST => grayscale_pixel_value[0].ACLR
iRST => grayscale_pixel_value[1].ACLR
iRST => grayscale_pixel_value[2].ACLR
iRST => grayscale_pixel_value[3].ACLR
iRST => grayscale_pixel_value[4].ACLR
iRST => grayscale_pixel_value[5].ACLR
iRST => grayscale_pixel_value[6].ACLR
iRST => grayscale_pixel_value[7].ACLR
iRST => grayscale_pixel_value[8].ACLR
iRST => grayscale_pixel_value[9].ACLR
iRST => grayscale_pixel_value[10].ACLR
iRST => grayscale_pixel_value[11].ACLR
iRST => mDVAL.ACLR
iRST => mDATA_ff[0].ACLR
iRST => mDATA_ff[1].ACLR
iRST => mDATA_ff[2].ACLR
iRST => mDATA_ff[3].ACLR
iRST => mDATA_ff[4].ACLR
iRST => mDATA_ff[5].ACLR
iRST => mDATA_ff[6].ACLR
iRST => mDATA_ff[7].ACLR
iRST => mDATA_ff[8].ACLR
iRST => mDATA_ff[9].ACLR
iRST => mDATA_ff[10].ACLR
iRST => mDATA_ff[11].ACLR
iRST => iDATA_ff[0].ACLR
iRST => iDATA_ff[1].ACLR
iRST => iDATA_ff[2].ACLR
iRST => iDATA_ff[3].ACLR
iRST => iDATA_ff[4].ACLR
iRST => iDATA_ff[5].ACLR
iRST => iDATA_ff[6].ACLR
iRST => iDATA_ff[7].ACLR
iRST => iDATA_ff[8].ACLR
iRST => iDATA_ff[9].ACLR
iRST => iDATA_ff[10].ACLR
iRST => iDATA_ff[11].ACLR
driven_coordinates_x[0] => Add0.IN20
driven_coordinates_x[0] => Add1.IN20
driven_coordinates_x[1] => Add0.IN19
driven_coordinates_x[1] => Add1.IN19
driven_coordinates_x[2] => Add0.IN18
driven_coordinates_x[2] => Add1.IN18
driven_coordinates_x[3] => Add0.IN17
driven_coordinates_x[3] => Add1.IN17
driven_coordinates_x[4] => Add0.IN16
driven_coordinates_x[4] => Add1.IN16
driven_coordinates_x[5] => Add0.IN15
driven_coordinates_x[5] => Add1.IN15
driven_coordinates_x[6] => Add0.IN14
driven_coordinates_x[6] => Add1.IN14
driven_coordinates_x[7] => Add0.IN13
driven_coordinates_x[7] => Add1.IN13
driven_coordinates_x[8] => Add0.IN12
driven_coordinates_x[8] => Add1.IN12
driven_coordinates_x[9] => Add0.IN11
driven_coordinates_x[9] => Add1.IN11
driven_coordinates_y[0] => Add2.IN18
driven_coordinates_y[0] => Add3.IN18
driven_coordinates_y[1] => Add2.IN17
driven_coordinates_y[1] => Add3.IN17
driven_coordinates_y[2] => Add2.IN16
driven_coordinates_y[2] => Add3.IN16
driven_coordinates_y[3] => Add2.IN15
driven_coordinates_y[3] => Add3.IN15
driven_coordinates_y[4] => Add2.IN14
driven_coordinates_y[4] => Add3.IN14
driven_coordinates_y[5] => Add2.IN13
driven_coordinates_y[5] => Add3.IN13
driven_coordinates_y[6] => Add2.IN12
driven_coordinates_y[6] => Add3.IN12
driven_coordinates_y[7] => Add2.IN11
driven_coordinates_y[7] => Add3.IN11
driven_coordinates_y[8] => Add2.IN10
driven_coordinates_y[8] => Add3.IN10


|DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0
clken => clken.IN1
clock => clock.IN1
shiftin[0] => shiftin[0].IN1
shiftin[1] => shiftin[1].IN1
shiftin[2] => shiftin[2].IN1
shiftin[3] => shiftin[3].IN1
shiftin[4] => shiftin[4].IN1
shiftin[5] => shiftin[5].IN1
shiftin[6] => shiftin[6].IN1
shiftin[7] => shiftin[7].IN1
shiftin[8] => shiftin[8].IN1
shiftin[9] => shiftin[9].IN1
shiftin[10] => shiftin[10].IN1
shiftin[11] => shiftin[11].IN1
shiftout[0] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[1] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[2] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[3] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[4] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[5] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[6] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[7] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[8] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[9] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[10] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
shiftout[11] <= altshift_taps:ALTSHIFT_TAPS_component.shiftout
taps[0] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[1] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[2] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[3] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[4] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[5] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[6] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[7] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[8] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[9] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[10] <= altshift_taps:ALTSHIFT_TAPS_component.taps
taps[11] <= altshift_taps:ALTSHIFT_TAPS_component.taps


|DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component
shiftin[0] => shift_taps_k761:auto_generated.shiftin[0]
shiftin[1] => shift_taps_k761:auto_generated.shiftin[1]
shiftin[2] => shift_taps_k761:auto_generated.shiftin[2]
shiftin[3] => shift_taps_k761:auto_generated.shiftin[3]
shiftin[4] => shift_taps_k761:auto_generated.shiftin[4]
shiftin[5] => shift_taps_k761:auto_generated.shiftin[5]
shiftin[6] => shift_taps_k761:auto_generated.shiftin[6]
shiftin[7] => shift_taps_k761:auto_generated.shiftin[7]
shiftin[8] => shift_taps_k761:auto_generated.shiftin[8]
shiftin[9] => shift_taps_k761:auto_generated.shiftin[9]
shiftin[10] => shift_taps_k761:auto_generated.shiftin[10]
shiftin[11] => shift_taps_k761:auto_generated.shiftin[11]
clock => shift_taps_k761:auto_generated.clock
clken => shift_taps_k761:auto_generated.clken
shiftout[0] <= shift_taps_k761:auto_generated.shiftout[0]
shiftout[1] <= shift_taps_k761:auto_generated.shiftout[1]
shiftout[2] <= shift_taps_k761:auto_generated.shiftout[2]
shiftout[3] <= shift_taps_k761:auto_generated.shiftout[3]
shiftout[4] <= shift_taps_k761:auto_generated.shiftout[4]
shiftout[5] <= shift_taps_k761:auto_generated.shiftout[5]
shiftout[6] <= shift_taps_k761:auto_generated.shiftout[6]
shiftout[7] <= shift_taps_k761:auto_generated.shiftout[7]
shiftout[8] <= shift_taps_k761:auto_generated.shiftout[8]
shiftout[9] <= shift_taps_k761:auto_generated.shiftout[9]
shiftout[10] <= shift_taps_k761:auto_generated.shiftout[10]
shiftout[11] <= shift_taps_k761:auto_generated.shiftout[11]
taps[0] <= shift_taps_k761:auto_generated.taps[0]
taps[1] <= shift_taps_k761:auto_generated.taps[1]
taps[2] <= shift_taps_k761:auto_generated.taps[2]
taps[3] <= shift_taps_k761:auto_generated.taps[3]
taps[4] <= shift_taps_k761:auto_generated.taps[4]
taps[5] <= shift_taps_k761:auto_generated.taps[5]
taps[6] <= shift_taps_k761:auto_generated.taps[6]
taps[7] <= shift_taps_k761:auto_generated.taps[7]
taps[8] <= shift_taps_k761:auto_generated.taps[8]
taps[9] <= shift_taps_k761:auto_generated.taps[9]
taps[10] <= shift_taps_k761:auto_generated.taps[10]
taps[11] <= shift_taps_k761:auto_generated.taps[11]
aclr => ~NO_FANOUT~


|DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated
clken => altsyncram_d2h1:altsyncram2.clocken0
clken => cntr_7of:cntr1.clk_en
clock => altsyncram_d2h1:altsyncram2.clock0
clock => cntr_7of:cntr1.clock
shiftin[0] => altsyncram_d2h1:altsyncram2.data_a[0]
shiftin[1] => altsyncram_d2h1:altsyncram2.data_a[1]
shiftin[2] => altsyncram_d2h1:altsyncram2.data_a[2]
shiftin[3] => altsyncram_d2h1:altsyncram2.data_a[3]
shiftin[4] => altsyncram_d2h1:altsyncram2.data_a[4]
shiftin[5] => altsyncram_d2h1:altsyncram2.data_a[5]
shiftin[6] => altsyncram_d2h1:altsyncram2.data_a[6]
shiftin[7] => altsyncram_d2h1:altsyncram2.data_a[7]
shiftin[8] => altsyncram_d2h1:altsyncram2.data_a[8]
shiftin[9] => altsyncram_d2h1:altsyncram2.data_a[9]
shiftin[10] => altsyncram_d2h1:altsyncram2.data_a[10]
shiftin[11] => altsyncram_d2h1:altsyncram2.data_a[11]
shiftout[0] <= altsyncram_d2h1:altsyncram2.q_b[0]
shiftout[1] <= altsyncram_d2h1:altsyncram2.q_b[1]
shiftout[2] <= altsyncram_d2h1:altsyncram2.q_b[2]
shiftout[3] <= altsyncram_d2h1:altsyncram2.q_b[3]
shiftout[4] <= altsyncram_d2h1:altsyncram2.q_b[4]
shiftout[5] <= altsyncram_d2h1:altsyncram2.q_b[5]
shiftout[6] <= altsyncram_d2h1:altsyncram2.q_b[6]
shiftout[7] <= altsyncram_d2h1:altsyncram2.q_b[7]
shiftout[8] <= altsyncram_d2h1:altsyncram2.q_b[8]
shiftout[9] <= altsyncram_d2h1:altsyncram2.q_b[9]
shiftout[10] <= altsyncram_d2h1:altsyncram2.q_b[10]
shiftout[11] <= altsyncram_d2h1:altsyncram2.q_b[11]
taps[0] <= altsyncram_d2h1:altsyncram2.q_b[0]
taps[1] <= altsyncram_d2h1:altsyncram2.q_b[1]
taps[2] <= altsyncram_d2h1:altsyncram2.q_b[2]
taps[3] <= altsyncram_d2h1:altsyncram2.q_b[3]
taps[4] <= altsyncram_d2h1:altsyncram2.q_b[4]
taps[5] <= altsyncram_d2h1:altsyncram2.q_b[5]
taps[6] <= altsyncram_d2h1:altsyncram2.q_b[6]
taps[7] <= altsyncram_d2h1:altsyncram2.q_b[7]
taps[8] <= altsyncram_d2h1:altsyncram2.q_b[8]
taps[9] <= altsyncram_d2h1:altsyncram2.q_b[9]
taps[10] <= altsyncram_d2h1:altsyncram2.q_b[10]
taps[11] <= altsyncram_d2h1:altsyncram2.q_b[11]


|DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|altsyncram_d2h1:altsyncram2
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clocken0 => ram_block3a0.ENA0
clocken0 => ram_block3a1.ENA0
clocken0 => ram_block3a2.ENA0
clocken0 => ram_block3a3.ENA0
clocken0 => ram_block3a4.ENA0
clocken0 => ram_block3a5.ENA0
clocken0 => ram_block3a6.ENA0
clocken0 => ram_block3a7.ENA0
clocken0 => ram_block3a8.ENA0
clocken0 => ram_block3a9.ENA0
clocken0 => ram_block3a10.ENA0
clocken0 => ram_block3a11.ENA0
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE


|DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|cntr_7of:cntr1
clk_en => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|RAW2BW:u4|Line_Buffer2:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_k761:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN
iCLK => iCLK.IN1
iRST => _.IN1
iRST => counter[0].ACLR
iRST => counter[1].ACLR
iRST => counter[2].ACLR
iRST => counter[3].ACLR
iRST => counter[4].ACLR
iRST => counter[5].ACLR
iRST => counter[6].ACLR
iRST => counter[7].ACLR
iRST => counter[8].ACLR
iRST => counter[9].ACLR
iRST => counter[10].ACLR
iRST => counter[11].ACLR
iDVAL => wrreq.IN0
iDVAL => rdreq.IN0
iDVAL => oDVAL.DATAIN
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iFrame_Cont[0] => rdreq.IN1
iFrame_Cont[0] => wrreq.IN1
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[1] => ~NO_FANOUT~
iFrame_Cont[2] => ~NO_FANOUT~
iFrame_Cont[3] => ~NO_FANOUT~
iFrame_Cont[4] => ~NO_FANOUT~
iFrame_Cont[5] => ~NO_FANOUT~
iFrame_Cont[6] => ~NO_FANOUT~
iFrame_Cont[7] => ~NO_FANOUT~
iFrame_Cont[8] => ~NO_FANOUT~
iFrame_Cont[9] => ~NO_FANOUT~
iFrame_Cont[10] => ~NO_FANOUT~
iFrame_Cont[11] => ~NO_FANOUT~
iFrame_Cont[12] => ~NO_FANOUT~
iFrame_Cont[13] => ~NO_FANOUT~
iFrame_Cont[14] => ~NO_FANOUT~
iFrame_Cont[15] => ~NO_FANOUT~
iFrame_Cont[16] => ~NO_FANOUT~
iFrame_Cont[17] => ~NO_FANOUT~
iFrame_Cont[18] => ~NO_FANOUT~
iFrame_Cont[19] => ~NO_FANOUT~
iFrame_Cont[20] => ~NO_FANOUT~
iFrame_Cont[21] => ~NO_FANOUT~
iFrame_Cont[22] => ~NO_FANOUT~
iFrame_Cont[23] => ~NO_FANOUT~
iFrame_Cont[24] => ~NO_FANOUT~
iFrame_Cont[25] => ~NO_FANOUT~
iFrame_Cont[26] => ~NO_FANOUT~
iFrame_Cont[27] => ~NO_FANOUT~
iFrame_Cont[28] => ~NO_FANOUT~
iFrame_Cont[29] => ~NO_FANOUT~
iFrame_Cont[30] => ~NO_FANOUT~
iFrame_Cont[31] => ~NO_FANOUT~
iX_Cont[0] => Add0.IN20
iX_Cont[0] => Add1.IN20
iX_Cont[1] => Add0.IN19
iX_Cont[1] => Add1.IN19
iX_Cont[2] => Add0.IN18
iX_Cont[2] => Add1.IN18
iX_Cont[3] => Add0.IN17
iX_Cont[3] => Add1.IN17
iX_Cont[4] => Add0.IN16
iX_Cont[4] => Add1.IN16
iX_Cont[5] => Add0.IN15
iX_Cont[5] => Add1.IN15
iX_Cont[6] => Add0.IN14
iX_Cont[6] => Add1.IN14
iX_Cont[7] => Add0.IN13
iX_Cont[7] => Add1.IN13
iX_Cont[8] => Add0.IN12
iX_Cont[8] => Add1.IN12
iX_Cont[9] => Add0.IN11
iX_Cont[9] => Add1.IN11
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal3.IN0
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
oObjectDetected <= oObjectDetected.DB_MAX_OUTPUT_PORT_TYPE
oRed[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= iDVAL.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component
data[0] => scfifo_s891:auto_generated.data[0]
data[1] => scfifo_s891:auto_generated.data[1]
data[2] => scfifo_s891:auto_generated.data[2]
data[3] => scfifo_s891:auto_generated.data[3]
data[4] => scfifo_s891:auto_generated.data[4]
data[5] => scfifo_s891:auto_generated.data[5]
data[6] => scfifo_s891:auto_generated.data[6]
data[7] => scfifo_s891:auto_generated.data[7]
data[8] => scfifo_s891:auto_generated.data[8]
data[9] => scfifo_s891:auto_generated.data[9]
data[10] => scfifo_s891:auto_generated.data[10]
data[11] => scfifo_s891:auto_generated.data[11]
q[0] <= scfifo_s891:auto_generated.q[0]
q[1] <= scfifo_s891:auto_generated.q[1]
q[2] <= scfifo_s891:auto_generated.q[2]
q[3] <= scfifo_s891:auto_generated.q[3]
q[4] <= scfifo_s891:auto_generated.q[4]
q[5] <= scfifo_s891:auto_generated.q[5]
q[6] <= scfifo_s891:auto_generated.q[6]
q[7] <= scfifo_s891:auto_generated.q[7]
q[8] <= scfifo_s891:auto_generated.q[8]
q[9] <= scfifo_s891:auto_generated.q[9]
q[10] <= scfifo_s891:auto_generated.q[10]
q[11] <= scfifo_s891:auto_generated.q[11]
wrreq => scfifo_s891:auto_generated.wrreq
rdreq => scfifo_s891:auto_generated.rdreq
clock => scfifo_s891:auto_generated.clock
aclr => scfifo_s891:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_s891:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>
usedw[12] <= <GND>
usedw[13] <= <GND>
usedw[14] <= <GND>
usedw[15] <= <GND>


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated
aclr => a_dpfifo_3f91:dpfifo.aclr
clock => a_dpfifo_3f91:dpfifo.clock
data[0] => a_dpfifo_3f91:dpfifo.data[0]
data[1] => a_dpfifo_3f91:dpfifo.data[1]
data[2] => a_dpfifo_3f91:dpfifo.data[2]
data[3] => a_dpfifo_3f91:dpfifo.data[3]
data[4] => a_dpfifo_3f91:dpfifo.data[4]
data[5] => a_dpfifo_3f91:dpfifo.data[5]
data[6] => a_dpfifo_3f91:dpfifo.data[6]
data[7] => a_dpfifo_3f91:dpfifo.data[7]
data[8] => a_dpfifo_3f91:dpfifo.data[8]
data[9] => a_dpfifo_3f91:dpfifo.data[9]
data[10] => a_dpfifo_3f91:dpfifo.data[10]
data[11] => a_dpfifo_3f91:dpfifo.data[11]
empty <= a_dpfifo_3f91:dpfifo.empty
q[0] <= a_dpfifo_3f91:dpfifo.q[0]
q[1] <= a_dpfifo_3f91:dpfifo.q[1]
q[2] <= a_dpfifo_3f91:dpfifo.q[2]
q[3] <= a_dpfifo_3f91:dpfifo.q[3]
q[4] <= a_dpfifo_3f91:dpfifo.q[4]
q[5] <= a_dpfifo_3f91:dpfifo.q[5]
q[6] <= a_dpfifo_3f91:dpfifo.q[6]
q[7] <= a_dpfifo_3f91:dpfifo.q[7]
q[8] <= a_dpfifo_3f91:dpfifo.q[8]
q[9] <= a_dpfifo_3f91:dpfifo.q[9]
q[10] <= a_dpfifo_3f91:dpfifo.q[10]
q[11] <= a_dpfifo_3f91:dpfifo.q[11]
rdreq => a_dpfifo_3f91:dpfifo.rreq
wrreq => a_dpfifo_3f91:dpfifo.wreq


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo
aclr => a_fefifo_sce:fifo_state.aclr
aclr => cntr_4ib:rd_ptr_count.aclr
aclr => cntr_4ib:wr_ptr.aclr
clock => a_fefifo_sce:fifo_state.clock
clock => altsyncram_o7t1:FIFOram.clock0
clock => altsyncram_o7t1:FIFOram.clock1
clock => cntr_4ib:rd_ptr_count.clock
clock => cntr_4ib:wr_ptr.clock
data[0] => altsyncram_o7t1:FIFOram.data_a[0]
data[1] => altsyncram_o7t1:FIFOram.data_a[1]
data[2] => altsyncram_o7t1:FIFOram.data_a[2]
data[3] => altsyncram_o7t1:FIFOram.data_a[3]
data[4] => altsyncram_o7t1:FIFOram.data_a[4]
data[5] => altsyncram_o7t1:FIFOram.data_a[5]
data[6] => altsyncram_o7t1:FIFOram.data_a[6]
data[7] => altsyncram_o7t1:FIFOram.data_a[7]
data[8] => altsyncram_o7t1:FIFOram.data_a[8]
data[9] => altsyncram_o7t1:FIFOram.data_a[9]
data[10] => altsyncram_o7t1:FIFOram.data_a[10]
data[11] => altsyncram_o7t1:FIFOram.data_a[11]
empty <= a_fefifo_sce:fifo_state.empty
q[0] <= altsyncram_o7t1:FIFOram.q_b[0]
q[1] <= altsyncram_o7t1:FIFOram.q_b[1]
q[2] <= altsyncram_o7t1:FIFOram.q_b[2]
q[3] <= altsyncram_o7t1:FIFOram.q_b[3]
q[4] <= altsyncram_o7t1:FIFOram.q_b[4]
q[5] <= altsyncram_o7t1:FIFOram.q_b[5]
q[6] <= altsyncram_o7t1:FIFOram.q_b[6]
q[7] <= altsyncram_o7t1:FIFOram.q_b[7]
q[8] <= altsyncram_o7t1:FIFOram.q_b[8]
q[9] <= altsyncram_o7t1:FIFOram.q_b[9]
q[10] <= altsyncram_o7t1:FIFOram.q_b[10]
q[11] <= altsyncram_o7t1:FIFOram.q_b[11]
rreq => a_fefifo_sce:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sce:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_4ib:rd_ptr_count.sclr
sclr => cntr_4ib:wr_ptr.sclr
wreq => a_fefifo_sce:fifo_state.wreq
wreq => valid_wreq.IN0


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|a_fefifo_sce:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_gi7:count_usedw.aclr
clock => cntr_gi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_gi7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|a_fefifo_sce:fifo_state|cntr_gi7:count_usedw
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[13] => decode_417:decode2.data[0]
address_a[13] => decode_417:wren_decode_a.data[0]
address_a[14] => decode_417:decode2.data[1]
address_a[14] => decode_417:wren_decode_a.data[1]
address_a[15] => decode_417:decode2.data[2]
address_a[15] => decode_417:wren_decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[14] => address_reg_b[1].DATAIN
address_b[15] => address_reg_b[2].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => address_reg_b[2].ENA
clocken1 => address_reg_b[1].ENA
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a84.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a85.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a86.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a87.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a88.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a89.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a66.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a90.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a67.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a91.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a68.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[8] => ram_block1a92.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a69.PORTADATAIN
data_a[9] => ram_block1a81.PORTADATAIN
data_a[9] => ram_block1a93.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a70.PORTADATAIN
data_a[10] => ram_block1a82.PORTADATAIN
data_a[10] => ram_block1a94.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a71.PORTADATAIN
data_a[11] => ram_block1a83.PORTADATAIN
data_a[11] => ram_block1a95.PORTADATAIN
q_b[0] <= mux_vs7:mux3.result[0]
q_b[1] <= mux_vs7:mux3.result[1]
q_b[2] <= mux_vs7:mux3.result[2]
q_b[3] <= mux_vs7:mux3.result[3]
q_b[4] <= mux_vs7:mux3.result[4]
q_b[5] <= mux_vs7:mux3.result[5]
q_b[6] <= mux_vs7:mux3.result[6]
q_b[7] <= mux_vs7:mux3.result[7]
q_b[8] <= mux_vs7:mux3.result[8]
q_b[9] <= mux_vs7:mux3.result[9]
q_b[10] <= mux_vs7:mux3.result[10]
q_b[11] <= mux_vs7:mux3.result[11]
wren_a => decode_417:decode2.enable
wren_a => decode_417:wren_decode_a.enable


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram|decode_417:decode2
data[0] => w_anode1063w[1].IN0
data[0] => w_anode1080w[1].IN1
data[0] => w_anode1090w[1].IN0
data[0] => w_anode1100w[1].IN1
data[0] => w_anode1110w[1].IN0
data[0] => w_anode1120w[1].IN1
data[0] => w_anode1130w[1].IN0
data[0] => w_anode1140w[1].IN1
data[1] => w_anode1063w[2].IN0
data[1] => w_anode1080w[2].IN0
data[1] => w_anode1090w[2].IN1
data[1] => w_anode1100w[2].IN1
data[1] => w_anode1110w[2].IN0
data[1] => w_anode1120w[2].IN0
data[1] => w_anode1130w[2].IN1
data[1] => w_anode1140w[2].IN1
data[2] => w_anode1063w[3].IN0
data[2] => w_anode1080w[3].IN0
data[2] => w_anode1090w[3].IN0
data[2] => w_anode1100w[3].IN0
data[2] => w_anode1110w[3].IN1
data[2] => w_anode1120w[3].IN1
data[2] => w_anode1130w[3].IN1
data[2] => w_anode1140w[3].IN1
enable => w_anode1063w[1].IN0
enable => w_anode1080w[1].IN0
enable => w_anode1090w[1].IN0
enable => w_anode1100w[1].IN0
enable => w_anode1110w[1].IN0
enable => w_anode1120w[1].IN0
enable => w_anode1130w[1].IN0
enable => w_anode1140w[1].IN0
eq[0] <= w_anode1063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1080w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1090w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1110w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1140w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram|decode_417:wren_decode_a
data[0] => w_anode1063w[1].IN0
data[0] => w_anode1080w[1].IN1
data[0] => w_anode1090w[1].IN0
data[0] => w_anode1100w[1].IN1
data[0] => w_anode1110w[1].IN0
data[0] => w_anode1120w[1].IN1
data[0] => w_anode1130w[1].IN0
data[0] => w_anode1140w[1].IN1
data[1] => w_anode1063w[2].IN0
data[1] => w_anode1080w[2].IN0
data[1] => w_anode1090w[2].IN1
data[1] => w_anode1100w[2].IN1
data[1] => w_anode1110w[2].IN0
data[1] => w_anode1120w[2].IN0
data[1] => w_anode1130w[2].IN1
data[1] => w_anode1140w[2].IN1
data[2] => w_anode1063w[3].IN0
data[2] => w_anode1080w[3].IN0
data[2] => w_anode1090w[3].IN0
data[2] => w_anode1100w[3].IN0
data[2] => w_anode1110w[3].IN1
data[2] => w_anode1120w[3].IN1
data[2] => w_anode1130w[3].IN1
data[2] => w_anode1140w[3].IN1
enable => w_anode1063w[1].IN0
enable => w_anode1080w[1].IN0
enable => w_anode1090w[1].IN0
enable => w_anode1100w[1].IN0
enable => w_anode1110w[1].IN0
enable => w_anode1120w[1].IN0
enable => w_anode1130w[1].IN0
enable => w_anode1140w[1].IN0
eq[0] <= w_anode1063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1080w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1090w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1110w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1140w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram|mux_vs7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|cntr_4ib:rd_ptr_count
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC_CAMERA|STORE_FRAME_EVEN:iFRAME_EVEN|FIFO_FRAME_RED_SMALL:frame_buffer_even|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|cntr_4ib:wr_ptr
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD
iCLK => iCLK.IN1
iRST => _.IN1
iRST => counter[0].ACLR
iRST => counter[1].ACLR
iRST => counter[2].ACLR
iRST => counter[3].ACLR
iRST => counter[4].ACLR
iRST => counter[5].ACLR
iRST => counter[6].ACLR
iRST => counter[7].ACLR
iRST => counter[8].ACLR
iRST => counter[9].ACLR
iRST => counter[10].ACLR
iRST => counter[11].ACLR
iDVAL => wrreq.IN0
iDVAL => rdreq.IN0
iDVAL => oDVAL.DATAIN
iDATA[0] => iDATA[0].IN1
iDATA[1] => iDATA[1].IN1
iDATA[2] => iDATA[2].IN1
iDATA[3] => iDATA[3].IN1
iDATA[4] => iDATA[4].IN1
iDATA[5] => iDATA[5].IN1
iDATA[6] => iDATA[6].IN1
iDATA[7] => iDATA[7].IN1
iDATA[8] => iDATA[8].IN1
iDATA[9] => iDATA[9].IN1
iDATA[10] => iDATA[10].IN1
iDATA[11] => iDATA[11].IN1
iFrame_Cont[0] => wrreq.IN1
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => counter.OUTPUTSELECT
iFrame_Cont[0] => rdreq.IN1
iFrame_Cont[1] => ~NO_FANOUT~
iFrame_Cont[2] => ~NO_FANOUT~
iFrame_Cont[3] => ~NO_FANOUT~
iFrame_Cont[4] => ~NO_FANOUT~
iFrame_Cont[5] => ~NO_FANOUT~
iFrame_Cont[6] => ~NO_FANOUT~
iFrame_Cont[7] => ~NO_FANOUT~
iFrame_Cont[8] => ~NO_FANOUT~
iFrame_Cont[9] => ~NO_FANOUT~
iFrame_Cont[10] => ~NO_FANOUT~
iFrame_Cont[11] => ~NO_FANOUT~
iFrame_Cont[12] => ~NO_FANOUT~
iFrame_Cont[13] => ~NO_FANOUT~
iFrame_Cont[14] => ~NO_FANOUT~
iFrame_Cont[15] => ~NO_FANOUT~
iFrame_Cont[16] => ~NO_FANOUT~
iFrame_Cont[17] => ~NO_FANOUT~
iFrame_Cont[18] => ~NO_FANOUT~
iFrame_Cont[19] => ~NO_FANOUT~
iFrame_Cont[20] => ~NO_FANOUT~
iFrame_Cont[21] => ~NO_FANOUT~
iFrame_Cont[22] => ~NO_FANOUT~
iFrame_Cont[23] => ~NO_FANOUT~
iFrame_Cont[24] => ~NO_FANOUT~
iFrame_Cont[25] => ~NO_FANOUT~
iFrame_Cont[26] => ~NO_FANOUT~
iFrame_Cont[27] => ~NO_FANOUT~
iFrame_Cont[28] => ~NO_FANOUT~
iFrame_Cont[29] => ~NO_FANOUT~
iFrame_Cont[30] => ~NO_FANOUT~
iFrame_Cont[31] => ~NO_FANOUT~
iX_Cont[0] => Add0.IN20
iX_Cont[0] => Add1.IN20
iX_Cont[1] => Add0.IN19
iX_Cont[1] => Add1.IN19
iX_Cont[2] => Add0.IN18
iX_Cont[2] => Add1.IN18
iX_Cont[3] => Add0.IN17
iX_Cont[3] => Add1.IN17
iX_Cont[4] => Add0.IN16
iX_Cont[4] => Add1.IN16
iX_Cont[5] => Add0.IN15
iX_Cont[5] => Add1.IN15
iX_Cont[6] => Add0.IN14
iX_Cont[6] => Add1.IN14
iX_Cont[7] => Add0.IN13
iX_Cont[7] => Add1.IN13
iX_Cont[8] => Add0.IN12
iX_Cont[8] => Add1.IN12
iX_Cont[9] => Add0.IN11
iX_Cont[9] => Add1.IN11
iY_Cont[0] => Equal1.IN0
iY_Cont[0] => Equal3.IN0
iY_Cont[1] => ~NO_FANOUT~
iY_Cont[2] => ~NO_FANOUT~
iY_Cont[3] => ~NO_FANOUT~
iY_Cont[4] => ~NO_FANOUT~
iY_Cont[5] => ~NO_FANOUT~
iY_Cont[6] => ~NO_FANOUT~
iY_Cont[7] => ~NO_FANOUT~
iY_Cont[8] => ~NO_FANOUT~
oObjectDetected <= oObjectDetected.DB_MAX_OUTPUT_PORT_TYPE
oRed[0] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[1] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[2] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[3] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[4] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[5] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[6] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[7] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[8] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[9] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[10] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oRed[11] <= oRed.DB_MAX_OUTPUT_PORT_TYPE
oGreen[0] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[1] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[2] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[3] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[4] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[5] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[6] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[7] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[8] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[9] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[10] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oGreen[11] <= oGreen.DB_MAX_OUTPUT_PORT_TYPE
oBlue[0] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[1] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[2] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[3] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[4] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[5] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[6] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[7] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[8] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[9] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[10] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oBlue[11] <= oBlue.DB_MAX_OUTPUT_PORT_TYPE
oDVAL <= iDVAL.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd
aclr => aclr.IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
rdreq => rdreq.IN1
wrreq => wrreq.IN1
empty <= scfifo:scfifo_component.empty
q[0] <= scfifo:scfifo_component.q
q[1] <= scfifo:scfifo_component.q
q[2] <= scfifo:scfifo_component.q
q[3] <= scfifo:scfifo_component.q
q[4] <= scfifo:scfifo_component.q
q[5] <= scfifo:scfifo_component.q
q[6] <= scfifo:scfifo_component.q
q[7] <= scfifo:scfifo_component.q
q[8] <= scfifo:scfifo_component.q
q[9] <= scfifo:scfifo_component.q
q[10] <= scfifo:scfifo_component.q
q[11] <= scfifo:scfifo_component.q


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component
data[0] => scfifo_s891:auto_generated.data[0]
data[1] => scfifo_s891:auto_generated.data[1]
data[2] => scfifo_s891:auto_generated.data[2]
data[3] => scfifo_s891:auto_generated.data[3]
data[4] => scfifo_s891:auto_generated.data[4]
data[5] => scfifo_s891:auto_generated.data[5]
data[6] => scfifo_s891:auto_generated.data[6]
data[7] => scfifo_s891:auto_generated.data[7]
data[8] => scfifo_s891:auto_generated.data[8]
data[9] => scfifo_s891:auto_generated.data[9]
data[10] => scfifo_s891:auto_generated.data[10]
data[11] => scfifo_s891:auto_generated.data[11]
q[0] <= scfifo_s891:auto_generated.q[0]
q[1] <= scfifo_s891:auto_generated.q[1]
q[2] <= scfifo_s891:auto_generated.q[2]
q[3] <= scfifo_s891:auto_generated.q[3]
q[4] <= scfifo_s891:auto_generated.q[4]
q[5] <= scfifo_s891:auto_generated.q[5]
q[6] <= scfifo_s891:auto_generated.q[6]
q[7] <= scfifo_s891:auto_generated.q[7]
q[8] <= scfifo_s891:auto_generated.q[8]
q[9] <= scfifo_s891:auto_generated.q[9]
q[10] <= scfifo_s891:auto_generated.q[10]
q[11] <= scfifo_s891:auto_generated.q[11]
wrreq => scfifo_s891:auto_generated.wrreq
rdreq => scfifo_s891:auto_generated.rdreq
clock => scfifo_s891:auto_generated.clock
aclr => scfifo_s891:auto_generated.aclr
sclr => ~NO_FANOUT~
eccstatus[0] <= <UNC>
eccstatus[1] <= <UNC>
empty <= scfifo_s891:auto_generated.empty
full <= <GND>
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>
usedw[11] <= <GND>
usedw[12] <= <GND>
usedw[13] <= <GND>
usedw[14] <= <GND>
usedw[15] <= <GND>


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated
aclr => a_dpfifo_3f91:dpfifo.aclr
clock => a_dpfifo_3f91:dpfifo.clock
data[0] => a_dpfifo_3f91:dpfifo.data[0]
data[1] => a_dpfifo_3f91:dpfifo.data[1]
data[2] => a_dpfifo_3f91:dpfifo.data[2]
data[3] => a_dpfifo_3f91:dpfifo.data[3]
data[4] => a_dpfifo_3f91:dpfifo.data[4]
data[5] => a_dpfifo_3f91:dpfifo.data[5]
data[6] => a_dpfifo_3f91:dpfifo.data[6]
data[7] => a_dpfifo_3f91:dpfifo.data[7]
data[8] => a_dpfifo_3f91:dpfifo.data[8]
data[9] => a_dpfifo_3f91:dpfifo.data[9]
data[10] => a_dpfifo_3f91:dpfifo.data[10]
data[11] => a_dpfifo_3f91:dpfifo.data[11]
empty <= a_dpfifo_3f91:dpfifo.empty
q[0] <= a_dpfifo_3f91:dpfifo.q[0]
q[1] <= a_dpfifo_3f91:dpfifo.q[1]
q[2] <= a_dpfifo_3f91:dpfifo.q[2]
q[3] <= a_dpfifo_3f91:dpfifo.q[3]
q[4] <= a_dpfifo_3f91:dpfifo.q[4]
q[5] <= a_dpfifo_3f91:dpfifo.q[5]
q[6] <= a_dpfifo_3f91:dpfifo.q[6]
q[7] <= a_dpfifo_3f91:dpfifo.q[7]
q[8] <= a_dpfifo_3f91:dpfifo.q[8]
q[9] <= a_dpfifo_3f91:dpfifo.q[9]
q[10] <= a_dpfifo_3f91:dpfifo.q[10]
q[11] <= a_dpfifo_3f91:dpfifo.q[11]
rdreq => a_dpfifo_3f91:dpfifo.rreq
wrreq => a_dpfifo_3f91:dpfifo.wreq


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo
aclr => a_fefifo_sce:fifo_state.aclr
aclr => cntr_4ib:rd_ptr_count.aclr
aclr => cntr_4ib:wr_ptr.aclr
clock => a_fefifo_sce:fifo_state.clock
clock => altsyncram_o7t1:FIFOram.clock0
clock => altsyncram_o7t1:FIFOram.clock1
clock => cntr_4ib:rd_ptr_count.clock
clock => cntr_4ib:wr_ptr.clock
data[0] => altsyncram_o7t1:FIFOram.data_a[0]
data[1] => altsyncram_o7t1:FIFOram.data_a[1]
data[2] => altsyncram_o7t1:FIFOram.data_a[2]
data[3] => altsyncram_o7t1:FIFOram.data_a[3]
data[4] => altsyncram_o7t1:FIFOram.data_a[4]
data[5] => altsyncram_o7t1:FIFOram.data_a[5]
data[6] => altsyncram_o7t1:FIFOram.data_a[6]
data[7] => altsyncram_o7t1:FIFOram.data_a[7]
data[8] => altsyncram_o7t1:FIFOram.data_a[8]
data[9] => altsyncram_o7t1:FIFOram.data_a[9]
data[10] => altsyncram_o7t1:FIFOram.data_a[10]
data[11] => altsyncram_o7t1:FIFOram.data_a[11]
empty <= a_fefifo_sce:fifo_state.empty
q[0] <= altsyncram_o7t1:FIFOram.q_b[0]
q[1] <= altsyncram_o7t1:FIFOram.q_b[1]
q[2] <= altsyncram_o7t1:FIFOram.q_b[2]
q[3] <= altsyncram_o7t1:FIFOram.q_b[3]
q[4] <= altsyncram_o7t1:FIFOram.q_b[4]
q[5] <= altsyncram_o7t1:FIFOram.q_b[5]
q[6] <= altsyncram_o7t1:FIFOram.q_b[6]
q[7] <= altsyncram_o7t1:FIFOram.q_b[7]
q[8] <= altsyncram_o7t1:FIFOram.q_b[8]
q[9] <= altsyncram_o7t1:FIFOram.q_b[9]
q[10] <= altsyncram_o7t1:FIFOram.q_b[10]
q[11] <= altsyncram_o7t1:FIFOram.q_b[11]
rreq => a_fefifo_sce:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sce:fifo_state.sclr
sclr => _.IN0
sclr => _.IN1
sclr => cntr_4ib:rd_ptr_count.sclr
sclr => cntr_4ib:wr_ptr.sclr
wreq => a_fefifo_sce:fifo_state.wreq
wreq => valid_wreq.IN0


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|a_fefifo_sce:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_gi7:count_usedw.aclr
clock => cntr_gi7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_gi7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|a_fefifo_sce:fifo_state|cntr_gi7:count_usedw
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR
updown => updown_other_bits.IN1
updown => counter_comb_bita0.DATAF


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[0] => ram_block1a64.PORTAADDR
address_a[0] => ram_block1a65.PORTAADDR
address_a[0] => ram_block1a66.PORTAADDR
address_a[0] => ram_block1a67.PORTAADDR
address_a[0] => ram_block1a68.PORTAADDR
address_a[0] => ram_block1a69.PORTAADDR
address_a[0] => ram_block1a70.PORTAADDR
address_a[0] => ram_block1a71.PORTAADDR
address_a[0] => ram_block1a72.PORTAADDR
address_a[0] => ram_block1a73.PORTAADDR
address_a[0] => ram_block1a74.PORTAADDR
address_a[0] => ram_block1a75.PORTAADDR
address_a[0] => ram_block1a76.PORTAADDR
address_a[0] => ram_block1a77.PORTAADDR
address_a[0] => ram_block1a78.PORTAADDR
address_a[0] => ram_block1a79.PORTAADDR
address_a[0] => ram_block1a80.PORTAADDR
address_a[0] => ram_block1a81.PORTAADDR
address_a[0] => ram_block1a82.PORTAADDR
address_a[0] => ram_block1a83.PORTAADDR
address_a[0] => ram_block1a84.PORTAADDR
address_a[0] => ram_block1a85.PORTAADDR
address_a[0] => ram_block1a86.PORTAADDR
address_a[0] => ram_block1a87.PORTAADDR
address_a[0] => ram_block1a88.PORTAADDR
address_a[0] => ram_block1a89.PORTAADDR
address_a[0] => ram_block1a90.PORTAADDR
address_a[0] => ram_block1a91.PORTAADDR
address_a[0] => ram_block1a92.PORTAADDR
address_a[0] => ram_block1a93.PORTAADDR
address_a[0] => ram_block1a94.PORTAADDR
address_a[0] => ram_block1a95.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[1] => ram_block1a64.PORTAADDR1
address_a[1] => ram_block1a65.PORTAADDR1
address_a[1] => ram_block1a66.PORTAADDR1
address_a[1] => ram_block1a67.PORTAADDR1
address_a[1] => ram_block1a68.PORTAADDR1
address_a[1] => ram_block1a69.PORTAADDR1
address_a[1] => ram_block1a70.PORTAADDR1
address_a[1] => ram_block1a71.PORTAADDR1
address_a[1] => ram_block1a72.PORTAADDR1
address_a[1] => ram_block1a73.PORTAADDR1
address_a[1] => ram_block1a74.PORTAADDR1
address_a[1] => ram_block1a75.PORTAADDR1
address_a[1] => ram_block1a76.PORTAADDR1
address_a[1] => ram_block1a77.PORTAADDR1
address_a[1] => ram_block1a78.PORTAADDR1
address_a[1] => ram_block1a79.PORTAADDR1
address_a[1] => ram_block1a80.PORTAADDR1
address_a[1] => ram_block1a81.PORTAADDR1
address_a[1] => ram_block1a82.PORTAADDR1
address_a[1] => ram_block1a83.PORTAADDR1
address_a[1] => ram_block1a84.PORTAADDR1
address_a[1] => ram_block1a85.PORTAADDR1
address_a[1] => ram_block1a86.PORTAADDR1
address_a[1] => ram_block1a87.PORTAADDR1
address_a[1] => ram_block1a88.PORTAADDR1
address_a[1] => ram_block1a89.PORTAADDR1
address_a[1] => ram_block1a90.PORTAADDR1
address_a[1] => ram_block1a91.PORTAADDR1
address_a[1] => ram_block1a92.PORTAADDR1
address_a[1] => ram_block1a93.PORTAADDR1
address_a[1] => ram_block1a94.PORTAADDR1
address_a[1] => ram_block1a95.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[2] => ram_block1a64.PORTAADDR2
address_a[2] => ram_block1a65.PORTAADDR2
address_a[2] => ram_block1a66.PORTAADDR2
address_a[2] => ram_block1a67.PORTAADDR2
address_a[2] => ram_block1a68.PORTAADDR2
address_a[2] => ram_block1a69.PORTAADDR2
address_a[2] => ram_block1a70.PORTAADDR2
address_a[2] => ram_block1a71.PORTAADDR2
address_a[2] => ram_block1a72.PORTAADDR2
address_a[2] => ram_block1a73.PORTAADDR2
address_a[2] => ram_block1a74.PORTAADDR2
address_a[2] => ram_block1a75.PORTAADDR2
address_a[2] => ram_block1a76.PORTAADDR2
address_a[2] => ram_block1a77.PORTAADDR2
address_a[2] => ram_block1a78.PORTAADDR2
address_a[2] => ram_block1a79.PORTAADDR2
address_a[2] => ram_block1a80.PORTAADDR2
address_a[2] => ram_block1a81.PORTAADDR2
address_a[2] => ram_block1a82.PORTAADDR2
address_a[2] => ram_block1a83.PORTAADDR2
address_a[2] => ram_block1a84.PORTAADDR2
address_a[2] => ram_block1a85.PORTAADDR2
address_a[2] => ram_block1a86.PORTAADDR2
address_a[2] => ram_block1a87.PORTAADDR2
address_a[2] => ram_block1a88.PORTAADDR2
address_a[2] => ram_block1a89.PORTAADDR2
address_a[2] => ram_block1a90.PORTAADDR2
address_a[2] => ram_block1a91.PORTAADDR2
address_a[2] => ram_block1a92.PORTAADDR2
address_a[2] => ram_block1a93.PORTAADDR2
address_a[2] => ram_block1a94.PORTAADDR2
address_a[2] => ram_block1a95.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[3] => ram_block1a64.PORTAADDR3
address_a[3] => ram_block1a65.PORTAADDR3
address_a[3] => ram_block1a66.PORTAADDR3
address_a[3] => ram_block1a67.PORTAADDR3
address_a[3] => ram_block1a68.PORTAADDR3
address_a[3] => ram_block1a69.PORTAADDR3
address_a[3] => ram_block1a70.PORTAADDR3
address_a[3] => ram_block1a71.PORTAADDR3
address_a[3] => ram_block1a72.PORTAADDR3
address_a[3] => ram_block1a73.PORTAADDR3
address_a[3] => ram_block1a74.PORTAADDR3
address_a[3] => ram_block1a75.PORTAADDR3
address_a[3] => ram_block1a76.PORTAADDR3
address_a[3] => ram_block1a77.PORTAADDR3
address_a[3] => ram_block1a78.PORTAADDR3
address_a[3] => ram_block1a79.PORTAADDR3
address_a[3] => ram_block1a80.PORTAADDR3
address_a[3] => ram_block1a81.PORTAADDR3
address_a[3] => ram_block1a82.PORTAADDR3
address_a[3] => ram_block1a83.PORTAADDR3
address_a[3] => ram_block1a84.PORTAADDR3
address_a[3] => ram_block1a85.PORTAADDR3
address_a[3] => ram_block1a86.PORTAADDR3
address_a[3] => ram_block1a87.PORTAADDR3
address_a[3] => ram_block1a88.PORTAADDR3
address_a[3] => ram_block1a89.PORTAADDR3
address_a[3] => ram_block1a90.PORTAADDR3
address_a[3] => ram_block1a91.PORTAADDR3
address_a[3] => ram_block1a92.PORTAADDR3
address_a[3] => ram_block1a93.PORTAADDR3
address_a[3] => ram_block1a94.PORTAADDR3
address_a[3] => ram_block1a95.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[4] => ram_block1a64.PORTAADDR4
address_a[4] => ram_block1a65.PORTAADDR4
address_a[4] => ram_block1a66.PORTAADDR4
address_a[4] => ram_block1a67.PORTAADDR4
address_a[4] => ram_block1a68.PORTAADDR4
address_a[4] => ram_block1a69.PORTAADDR4
address_a[4] => ram_block1a70.PORTAADDR4
address_a[4] => ram_block1a71.PORTAADDR4
address_a[4] => ram_block1a72.PORTAADDR4
address_a[4] => ram_block1a73.PORTAADDR4
address_a[4] => ram_block1a74.PORTAADDR4
address_a[4] => ram_block1a75.PORTAADDR4
address_a[4] => ram_block1a76.PORTAADDR4
address_a[4] => ram_block1a77.PORTAADDR4
address_a[4] => ram_block1a78.PORTAADDR4
address_a[4] => ram_block1a79.PORTAADDR4
address_a[4] => ram_block1a80.PORTAADDR4
address_a[4] => ram_block1a81.PORTAADDR4
address_a[4] => ram_block1a82.PORTAADDR4
address_a[4] => ram_block1a83.PORTAADDR4
address_a[4] => ram_block1a84.PORTAADDR4
address_a[4] => ram_block1a85.PORTAADDR4
address_a[4] => ram_block1a86.PORTAADDR4
address_a[4] => ram_block1a87.PORTAADDR4
address_a[4] => ram_block1a88.PORTAADDR4
address_a[4] => ram_block1a89.PORTAADDR4
address_a[4] => ram_block1a90.PORTAADDR4
address_a[4] => ram_block1a91.PORTAADDR4
address_a[4] => ram_block1a92.PORTAADDR4
address_a[4] => ram_block1a93.PORTAADDR4
address_a[4] => ram_block1a94.PORTAADDR4
address_a[4] => ram_block1a95.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[5] => ram_block1a64.PORTAADDR5
address_a[5] => ram_block1a65.PORTAADDR5
address_a[5] => ram_block1a66.PORTAADDR5
address_a[5] => ram_block1a67.PORTAADDR5
address_a[5] => ram_block1a68.PORTAADDR5
address_a[5] => ram_block1a69.PORTAADDR5
address_a[5] => ram_block1a70.PORTAADDR5
address_a[5] => ram_block1a71.PORTAADDR5
address_a[5] => ram_block1a72.PORTAADDR5
address_a[5] => ram_block1a73.PORTAADDR5
address_a[5] => ram_block1a74.PORTAADDR5
address_a[5] => ram_block1a75.PORTAADDR5
address_a[5] => ram_block1a76.PORTAADDR5
address_a[5] => ram_block1a77.PORTAADDR5
address_a[5] => ram_block1a78.PORTAADDR5
address_a[5] => ram_block1a79.PORTAADDR5
address_a[5] => ram_block1a80.PORTAADDR5
address_a[5] => ram_block1a81.PORTAADDR5
address_a[5] => ram_block1a82.PORTAADDR5
address_a[5] => ram_block1a83.PORTAADDR5
address_a[5] => ram_block1a84.PORTAADDR5
address_a[5] => ram_block1a85.PORTAADDR5
address_a[5] => ram_block1a86.PORTAADDR5
address_a[5] => ram_block1a87.PORTAADDR5
address_a[5] => ram_block1a88.PORTAADDR5
address_a[5] => ram_block1a89.PORTAADDR5
address_a[5] => ram_block1a90.PORTAADDR5
address_a[5] => ram_block1a91.PORTAADDR5
address_a[5] => ram_block1a92.PORTAADDR5
address_a[5] => ram_block1a93.PORTAADDR5
address_a[5] => ram_block1a94.PORTAADDR5
address_a[5] => ram_block1a95.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[6] => ram_block1a64.PORTAADDR6
address_a[6] => ram_block1a65.PORTAADDR6
address_a[6] => ram_block1a66.PORTAADDR6
address_a[6] => ram_block1a67.PORTAADDR6
address_a[6] => ram_block1a68.PORTAADDR6
address_a[6] => ram_block1a69.PORTAADDR6
address_a[6] => ram_block1a70.PORTAADDR6
address_a[6] => ram_block1a71.PORTAADDR6
address_a[6] => ram_block1a72.PORTAADDR6
address_a[6] => ram_block1a73.PORTAADDR6
address_a[6] => ram_block1a74.PORTAADDR6
address_a[6] => ram_block1a75.PORTAADDR6
address_a[6] => ram_block1a76.PORTAADDR6
address_a[6] => ram_block1a77.PORTAADDR6
address_a[6] => ram_block1a78.PORTAADDR6
address_a[6] => ram_block1a79.PORTAADDR6
address_a[6] => ram_block1a80.PORTAADDR6
address_a[6] => ram_block1a81.PORTAADDR6
address_a[6] => ram_block1a82.PORTAADDR6
address_a[6] => ram_block1a83.PORTAADDR6
address_a[6] => ram_block1a84.PORTAADDR6
address_a[6] => ram_block1a85.PORTAADDR6
address_a[6] => ram_block1a86.PORTAADDR6
address_a[6] => ram_block1a87.PORTAADDR6
address_a[6] => ram_block1a88.PORTAADDR6
address_a[6] => ram_block1a89.PORTAADDR6
address_a[6] => ram_block1a90.PORTAADDR6
address_a[6] => ram_block1a91.PORTAADDR6
address_a[6] => ram_block1a92.PORTAADDR6
address_a[6] => ram_block1a93.PORTAADDR6
address_a[6] => ram_block1a94.PORTAADDR6
address_a[6] => ram_block1a95.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[7] => ram_block1a64.PORTAADDR7
address_a[7] => ram_block1a65.PORTAADDR7
address_a[7] => ram_block1a66.PORTAADDR7
address_a[7] => ram_block1a67.PORTAADDR7
address_a[7] => ram_block1a68.PORTAADDR7
address_a[7] => ram_block1a69.PORTAADDR7
address_a[7] => ram_block1a70.PORTAADDR7
address_a[7] => ram_block1a71.PORTAADDR7
address_a[7] => ram_block1a72.PORTAADDR7
address_a[7] => ram_block1a73.PORTAADDR7
address_a[7] => ram_block1a74.PORTAADDR7
address_a[7] => ram_block1a75.PORTAADDR7
address_a[7] => ram_block1a76.PORTAADDR7
address_a[7] => ram_block1a77.PORTAADDR7
address_a[7] => ram_block1a78.PORTAADDR7
address_a[7] => ram_block1a79.PORTAADDR7
address_a[7] => ram_block1a80.PORTAADDR7
address_a[7] => ram_block1a81.PORTAADDR7
address_a[7] => ram_block1a82.PORTAADDR7
address_a[7] => ram_block1a83.PORTAADDR7
address_a[7] => ram_block1a84.PORTAADDR7
address_a[7] => ram_block1a85.PORTAADDR7
address_a[7] => ram_block1a86.PORTAADDR7
address_a[7] => ram_block1a87.PORTAADDR7
address_a[7] => ram_block1a88.PORTAADDR7
address_a[7] => ram_block1a89.PORTAADDR7
address_a[7] => ram_block1a90.PORTAADDR7
address_a[7] => ram_block1a91.PORTAADDR7
address_a[7] => ram_block1a92.PORTAADDR7
address_a[7] => ram_block1a93.PORTAADDR7
address_a[7] => ram_block1a94.PORTAADDR7
address_a[7] => ram_block1a95.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[8] => ram_block1a64.PORTAADDR8
address_a[8] => ram_block1a65.PORTAADDR8
address_a[8] => ram_block1a66.PORTAADDR8
address_a[8] => ram_block1a67.PORTAADDR8
address_a[8] => ram_block1a68.PORTAADDR8
address_a[8] => ram_block1a69.PORTAADDR8
address_a[8] => ram_block1a70.PORTAADDR8
address_a[8] => ram_block1a71.PORTAADDR8
address_a[8] => ram_block1a72.PORTAADDR8
address_a[8] => ram_block1a73.PORTAADDR8
address_a[8] => ram_block1a74.PORTAADDR8
address_a[8] => ram_block1a75.PORTAADDR8
address_a[8] => ram_block1a76.PORTAADDR8
address_a[8] => ram_block1a77.PORTAADDR8
address_a[8] => ram_block1a78.PORTAADDR8
address_a[8] => ram_block1a79.PORTAADDR8
address_a[8] => ram_block1a80.PORTAADDR8
address_a[8] => ram_block1a81.PORTAADDR8
address_a[8] => ram_block1a82.PORTAADDR8
address_a[8] => ram_block1a83.PORTAADDR8
address_a[8] => ram_block1a84.PORTAADDR8
address_a[8] => ram_block1a85.PORTAADDR8
address_a[8] => ram_block1a86.PORTAADDR8
address_a[8] => ram_block1a87.PORTAADDR8
address_a[8] => ram_block1a88.PORTAADDR8
address_a[8] => ram_block1a89.PORTAADDR8
address_a[8] => ram_block1a90.PORTAADDR8
address_a[8] => ram_block1a91.PORTAADDR8
address_a[8] => ram_block1a92.PORTAADDR8
address_a[8] => ram_block1a93.PORTAADDR8
address_a[8] => ram_block1a94.PORTAADDR8
address_a[8] => ram_block1a95.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[9] => ram_block1a64.PORTAADDR9
address_a[9] => ram_block1a65.PORTAADDR9
address_a[9] => ram_block1a66.PORTAADDR9
address_a[9] => ram_block1a67.PORTAADDR9
address_a[9] => ram_block1a68.PORTAADDR9
address_a[9] => ram_block1a69.PORTAADDR9
address_a[9] => ram_block1a70.PORTAADDR9
address_a[9] => ram_block1a71.PORTAADDR9
address_a[9] => ram_block1a72.PORTAADDR9
address_a[9] => ram_block1a73.PORTAADDR9
address_a[9] => ram_block1a74.PORTAADDR9
address_a[9] => ram_block1a75.PORTAADDR9
address_a[9] => ram_block1a76.PORTAADDR9
address_a[9] => ram_block1a77.PORTAADDR9
address_a[9] => ram_block1a78.PORTAADDR9
address_a[9] => ram_block1a79.PORTAADDR9
address_a[9] => ram_block1a80.PORTAADDR9
address_a[9] => ram_block1a81.PORTAADDR9
address_a[9] => ram_block1a82.PORTAADDR9
address_a[9] => ram_block1a83.PORTAADDR9
address_a[9] => ram_block1a84.PORTAADDR9
address_a[9] => ram_block1a85.PORTAADDR9
address_a[9] => ram_block1a86.PORTAADDR9
address_a[9] => ram_block1a87.PORTAADDR9
address_a[9] => ram_block1a88.PORTAADDR9
address_a[9] => ram_block1a89.PORTAADDR9
address_a[9] => ram_block1a90.PORTAADDR9
address_a[9] => ram_block1a91.PORTAADDR9
address_a[9] => ram_block1a92.PORTAADDR9
address_a[9] => ram_block1a93.PORTAADDR9
address_a[9] => ram_block1a94.PORTAADDR9
address_a[9] => ram_block1a95.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[10] => ram_block1a64.PORTAADDR10
address_a[10] => ram_block1a65.PORTAADDR10
address_a[10] => ram_block1a66.PORTAADDR10
address_a[10] => ram_block1a67.PORTAADDR10
address_a[10] => ram_block1a68.PORTAADDR10
address_a[10] => ram_block1a69.PORTAADDR10
address_a[10] => ram_block1a70.PORTAADDR10
address_a[10] => ram_block1a71.PORTAADDR10
address_a[10] => ram_block1a72.PORTAADDR10
address_a[10] => ram_block1a73.PORTAADDR10
address_a[10] => ram_block1a74.PORTAADDR10
address_a[10] => ram_block1a75.PORTAADDR10
address_a[10] => ram_block1a76.PORTAADDR10
address_a[10] => ram_block1a77.PORTAADDR10
address_a[10] => ram_block1a78.PORTAADDR10
address_a[10] => ram_block1a79.PORTAADDR10
address_a[10] => ram_block1a80.PORTAADDR10
address_a[10] => ram_block1a81.PORTAADDR10
address_a[10] => ram_block1a82.PORTAADDR10
address_a[10] => ram_block1a83.PORTAADDR10
address_a[10] => ram_block1a84.PORTAADDR10
address_a[10] => ram_block1a85.PORTAADDR10
address_a[10] => ram_block1a86.PORTAADDR10
address_a[10] => ram_block1a87.PORTAADDR10
address_a[10] => ram_block1a88.PORTAADDR10
address_a[10] => ram_block1a89.PORTAADDR10
address_a[10] => ram_block1a90.PORTAADDR10
address_a[10] => ram_block1a91.PORTAADDR10
address_a[10] => ram_block1a92.PORTAADDR10
address_a[10] => ram_block1a93.PORTAADDR10
address_a[10] => ram_block1a94.PORTAADDR10
address_a[10] => ram_block1a95.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[11] => ram_block1a64.PORTAADDR11
address_a[11] => ram_block1a65.PORTAADDR11
address_a[11] => ram_block1a66.PORTAADDR11
address_a[11] => ram_block1a67.PORTAADDR11
address_a[11] => ram_block1a68.PORTAADDR11
address_a[11] => ram_block1a69.PORTAADDR11
address_a[11] => ram_block1a70.PORTAADDR11
address_a[11] => ram_block1a71.PORTAADDR11
address_a[11] => ram_block1a72.PORTAADDR11
address_a[11] => ram_block1a73.PORTAADDR11
address_a[11] => ram_block1a74.PORTAADDR11
address_a[11] => ram_block1a75.PORTAADDR11
address_a[11] => ram_block1a76.PORTAADDR11
address_a[11] => ram_block1a77.PORTAADDR11
address_a[11] => ram_block1a78.PORTAADDR11
address_a[11] => ram_block1a79.PORTAADDR11
address_a[11] => ram_block1a80.PORTAADDR11
address_a[11] => ram_block1a81.PORTAADDR11
address_a[11] => ram_block1a82.PORTAADDR11
address_a[11] => ram_block1a83.PORTAADDR11
address_a[11] => ram_block1a84.PORTAADDR11
address_a[11] => ram_block1a85.PORTAADDR11
address_a[11] => ram_block1a86.PORTAADDR11
address_a[11] => ram_block1a87.PORTAADDR11
address_a[11] => ram_block1a88.PORTAADDR11
address_a[11] => ram_block1a89.PORTAADDR11
address_a[11] => ram_block1a90.PORTAADDR11
address_a[11] => ram_block1a91.PORTAADDR11
address_a[11] => ram_block1a92.PORTAADDR11
address_a[11] => ram_block1a93.PORTAADDR11
address_a[11] => ram_block1a94.PORTAADDR11
address_a[11] => ram_block1a95.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[12] => ram_block1a64.PORTAADDR12
address_a[12] => ram_block1a65.PORTAADDR12
address_a[12] => ram_block1a66.PORTAADDR12
address_a[12] => ram_block1a67.PORTAADDR12
address_a[12] => ram_block1a68.PORTAADDR12
address_a[12] => ram_block1a69.PORTAADDR12
address_a[12] => ram_block1a70.PORTAADDR12
address_a[12] => ram_block1a71.PORTAADDR12
address_a[12] => ram_block1a72.PORTAADDR12
address_a[12] => ram_block1a73.PORTAADDR12
address_a[12] => ram_block1a74.PORTAADDR12
address_a[12] => ram_block1a75.PORTAADDR12
address_a[12] => ram_block1a76.PORTAADDR12
address_a[12] => ram_block1a77.PORTAADDR12
address_a[12] => ram_block1a78.PORTAADDR12
address_a[12] => ram_block1a79.PORTAADDR12
address_a[12] => ram_block1a80.PORTAADDR12
address_a[12] => ram_block1a81.PORTAADDR12
address_a[12] => ram_block1a82.PORTAADDR12
address_a[12] => ram_block1a83.PORTAADDR12
address_a[12] => ram_block1a84.PORTAADDR12
address_a[12] => ram_block1a85.PORTAADDR12
address_a[12] => ram_block1a86.PORTAADDR12
address_a[12] => ram_block1a87.PORTAADDR12
address_a[12] => ram_block1a88.PORTAADDR12
address_a[12] => ram_block1a89.PORTAADDR12
address_a[12] => ram_block1a90.PORTAADDR12
address_a[12] => ram_block1a91.PORTAADDR12
address_a[12] => ram_block1a92.PORTAADDR12
address_a[12] => ram_block1a93.PORTAADDR12
address_a[12] => ram_block1a94.PORTAADDR12
address_a[12] => ram_block1a95.PORTAADDR12
address_a[13] => decode_417:decode2.data[0]
address_a[13] => decode_417:wren_decode_a.data[0]
address_a[14] => decode_417:decode2.data[1]
address_a[14] => decode_417:wren_decode_a.data[1]
address_a[15] => decode_417:decode2.data[2]
address_a[15] => decode_417:wren_decode_a.data[2]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[0] => ram_block1a13.PORTBADDR
address_b[0] => ram_block1a14.PORTBADDR
address_b[0] => ram_block1a15.PORTBADDR
address_b[0] => ram_block1a16.PORTBADDR
address_b[0] => ram_block1a17.PORTBADDR
address_b[0] => ram_block1a18.PORTBADDR
address_b[0] => ram_block1a19.PORTBADDR
address_b[0] => ram_block1a20.PORTBADDR
address_b[0] => ram_block1a21.PORTBADDR
address_b[0] => ram_block1a22.PORTBADDR
address_b[0] => ram_block1a23.PORTBADDR
address_b[0] => ram_block1a24.PORTBADDR
address_b[0] => ram_block1a25.PORTBADDR
address_b[0] => ram_block1a26.PORTBADDR
address_b[0] => ram_block1a27.PORTBADDR
address_b[0] => ram_block1a28.PORTBADDR
address_b[0] => ram_block1a29.PORTBADDR
address_b[0] => ram_block1a30.PORTBADDR
address_b[0] => ram_block1a31.PORTBADDR
address_b[0] => ram_block1a32.PORTBADDR
address_b[0] => ram_block1a33.PORTBADDR
address_b[0] => ram_block1a34.PORTBADDR
address_b[0] => ram_block1a35.PORTBADDR
address_b[0] => ram_block1a36.PORTBADDR
address_b[0] => ram_block1a37.PORTBADDR
address_b[0] => ram_block1a38.PORTBADDR
address_b[0] => ram_block1a39.PORTBADDR
address_b[0] => ram_block1a40.PORTBADDR
address_b[0] => ram_block1a41.PORTBADDR
address_b[0] => ram_block1a42.PORTBADDR
address_b[0] => ram_block1a43.PORTBADDR
address_b[0] => ram_block1a44.PORTBADDR
address_b[0] => ram_block1a45.PORTBADDR
address_b[0] => ram_block1a46.PORTBADDR
address_b[0] => ram_block1a47.PORTBADDR
address_b[0] => ram_block1a48.PORTBADDR
address_b[0] => ram_block1a49.PORTBADDR
address_b[0] => ram_block1a50.PORTBADDR
address_b[0] => ram_block1a51.PORTBADDR
address_b[0] => ram_block1a52.PORTBADDR
address_b[0] => ram_block1a53.PORTBADDR
address_b[0] => ram_block1a54.PORTBADDR
address_b[0] => ram_block1a55.PORTBADDR
address_b[0] => ram_block1a56.PORTBADDR
address_b[0] => ram_block1a57.PORTBADDR
address_b[0] => ram_block1a58.PORTBADDR
address_b[0] => ram_block1a59.PORTBADDR
address_b[0] => ram_block1a60.PORTBADDR
address_b[0] => ram_block1a61.PORTBADDR
address_b[0] => ram_block1a62.PORTBADDR
address_b[0] => ram_block1a63.PORTBADDR
address_b[0] => ram_block1a64.PORTBADDR
address_b[0] => ram_block1a65.PORTBADDR
address_b[0] => ram_block1a66.PORTBADDR
address_b[0] => ram_block1a67.PORTBADDR
address_b[0] => ram_block1a68.PORTBADDR
address_b[0] => ram_block1a69.PORTBADDR
address_b[0] => ram_block1a70.PORTBADDR
address_b[0] => ram_block1a71.PORTBADDR
address_b[0] => ram_block1a72.PORTBADDR
address_b[0] => ram_block1a73.PORTBADDR
address_b[0] => ram_block1a74.PORTBADDR
address_b[0] => ram_block1a75.PORTBADDR
address_b[0] => ram_block1a76.PORTBADDR
address_b[0] => ram_block1a77.PORTBADDR
address_b[0] => ram_block1a78.PORTBADDR
address_b[0] => ram_block1a79.PORTBADDR
address_b[0] => ram_block1a80.PORTBADDR
address_b[0] => ram_block1a81.PORTBADDR
address_b[0] => ram_block1a82.PORTBADDR
address_b[0] => ram_block1a83.PORTBADDR
address_b[0] => ram_block1a84.PORTBADDR
address_b[0] => ram_block1a85.PORTBADDR
address_b[0] => ram_block1a86.PORTBADDR
address_b[0] => ram_block1a87.PORTBADDR
address_b[0] => ram_block1a88.PORTBADDR
address_b[0] => ram_block1a89.PORTBADDR
address_b[0] => ram_block1a90.PORTBADDR
address_b[0] => ram_block1a91.PORTBADDR
address_b[0] => ram_block1a92.PORTBADDR
address_b[0] => ram_block1a93.PORTBADDR
address_b[0] => ram_block1a94.PORTBADDR
address_b[0] => ram_block1a95.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
address_b[1] => ram_block1a13.PORTBADDR1
address_b[1] => ram_block1a14.PORTBADDR1
address_b[1] => ram_block1a15.PORTBADDR1
address_b[1] => ram_block1a16.PORTBADDR1
address_b[1] => ram_block1a17.PORTBADDR1
address_b[1] => ram_block1a18.PORTBADDR1
address_b[1] => ram_block1a19.PORTBADDR1
address_b[1] => ram_block1a20.PORTBADDR1
address_b[1] => ram_block1a21.PORTBADDR1
address_b[1] => ram_block1a22.PORTBADDR1
address_b[1] => ram_block1a23.PORTBADDR1
address_b[1] => ram_block1a24.PORTBADDR1
address_b[1] => ram_block1a25.PORTBADDR1
address_b[1] => ram_block1a26.PORTBADDR1
address_b[1] => ram_block1a27.PORTBADDR1
address_b[1] => ram_block1a28.PORTBADDR1
address_b[1] => ram_block1a29.PORTBADDR1
address_b[1] => ram_block1a30.PORTBADDR1
address_b[1] => ram_block1a31.PORTBADDR1
address_b[1] => ram_block1a32.PORTBADDR1
address_b[1] => ram_block1a33.PORTBADDR1
address_b[1] => ram_block1a34.PORTBADDR1
address_b[1] => ram_block1a35.PORTBADDR1
address_b[1] => ram_block1a36.PORTBADDR1
address_b[1] => ram_block1a37.PORTBADDR1
address_b[1] => ram_block1a38.PORTBADDR1
address_b[1] => ram_block1a39.PORTBADDR1
address_b[1] => ram_block1a40.PORTBADDR1
address_b[1] => ram_block1a41.PORTBADDR1
address_b[1] => ram_block1a42.PORTBADDR1
address_b[1] => ram_block1a43.PORTBADDR1
address_b[1] => ram_block1a44.PORTBADDR1
address_b[1] => ram_block1a45.PORTBADDR1
address_b[1] => ram_block1a46.PORTBADDR1
address_b[1] => ram_block1a47.PORTBADDR1
address_b[1] => ram_block1a48.PORTBADDR1
address_b[1] => ram_block1a49.PORTBADDR1
address_b[1] => ram_block1a50.PORTBADDR1
address_b[1] => ram_block1a51.PORTBADDR1
address_b[1] => ram_block1a52.PORTBADDR1
address_b[1] => ram_block1a53.PORTBADDR1
address_b[1] => ram_block1a54.PORTBADDR1
address_b[1] => ram_block1a55.PORTBADDR1
address_b[1] => ram_block1a56.PORTBADDR1
address_b[1] => ram_block1a57.PORTBADDR1
address_b[1] => ram_block1a58.PORTBADDR1
address_b[1] => ram_block1a59.PORTBADDR1
address_b[1] => ram_block1a60.PORTBADDR1
address_b[1] => ram_block1a61.PORTBADDR1
address_b[1] => ram_block1a62.PORTBADDR1
address_b[1] => ram_block1a63.PORTBADDR1
address_b[1] => ram_block1a64.PORTBADDR1
address_b[1] => ram_block1a65.PORTBADDR1
address_b[1] => ram_block1a66.PORTBADDR1
address_b[1] => ram_block1a67.PORTBADDR1
address_b[1] => ram_block1a68.PORTBADDR1
address_b[1] => ram_block1a69.PORTBADDR1
address_b[1] => ram_block1a70.PORTBADDR1
address_b[1] => ram_block1a71.PORTBADDR1
address_b[1] => ram_block1a72.PORTBADDR1
address_b[1] => ram_block1a73.PORTBADDR1
address_b[1] => ram_block1a74.PORTBADDR1
address_b[1] => ram_block1a75.PORTBADDR1
address_b[1] => ram_block1a76.PORTBADDR1
address_b[1] => ram_block1a77.PORTBADDR1
address_b[1] => ram_block1a78.PORTBADDR1
address_b[1] => ram_block1a79.PORTBADDR1
address_b[1] => ram_block1a80.PORTBADDR1
address_b[1] => ram_block1a81.PORTBADDR1
address_b[1] => ram_block1a82.PORTBADDR1
address_b[1] => ram_block1a83.PORTBADDR1
address_b[1] => ram_block1a84.PORTBADDR1
address_b[1] => ram_block1a85.PORTBADDR1
address_b[1] => ram_block1a86.PORTBADDR1
address_b[1] => ram_block1a87.PORTBADDR1
address_b[1] => ram_block1a88.PORTBADDR1
address_b[1] => ram_block1a89.PORTBADDR1
address_b[1] => ram_block1a90.PORTBADDR1
address_b[1] => ram_block1a91.PORTBADDR1
address_b[1] => ram_block1a92.PORTBADDR1
address_b[1] => ram_block1a93.PORTBADDR1
address_b[1] => ram_block1a94.PORTBADDR1
address_b[1] => ram_block1a95.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[2] => ram_block1a9.PORTBADDR2
address_b[2] => ram_block1a10.PORTBADDR2
address_b[2] => ram_block1a11.PORTBADDR2
address_b[2] => ram_block1a12.PORTBADDR2
address_b[2] => ram_block1a13.PORTBADDR2
address_b[2] => ram_block1a14.PORTBADDR2
address_b[2] => ram_block1a15.PORTBADDR2
address_b[2] => ram_block1a16.PORTBADDR2
address_b[2] => ram_block1a17.PORTBADDR2
address_b[2] => ram_block1a18.PORTBADDR2
address_b[2] => ram_block1a19.PORTBADDR2
address_b[2] => ram_block1a20.PORTBADDR2
address_b[2] => ram_block1a21.PORTBADDR2
address_b[2] => ram_block1a22.PORTBADDR2
address_b[2] => ram_block1a23.PORTBADDR2
address_b[2] => ram_block1a24.PORTBADDR2
address_b[2] => ram_block1a25.PORTBADDR2
address_b[2] => ram_block1a26.PORTBADDR2
address_b[2] => ram_block1a27.PORTBADDR2
address_b[2] => ram_block1a28.PORTBADDR2
address_b[2] => ram_block1a29.PORTBADDR2
address_b[2] => ram_block1a30.PORTBADDR2
address_b[2] => ram_block1a31.PORTBADDR2
address_b[2] => ram_block1a32.PORTBADDR2
address_b[2] => ram_block1a33.PORTBADDR2
address_b[2] => ram_block1a34.PORTBADDR2
address_b[2] => ram_block1a35.PORTBADDR2
address_b[2] => ram_block1a36.PORTBADDR2
address_b[2] => ram_block1a37.PORTBADDR2
address_b[2] => ram_block1a38.PORTBADDR2
address_b[2] => ram_block1a39.PORTBADDR2
address_b[2] => ram_block1a40.PORTBADDR2
address_b[2] => ram_block1a41.PORTBADDR2
address_b[2] => ram_block1a42.PORTBADDR2
address_b[2] => ram_block1a43.PORTBADDR2
address_b[2] => ram_block1a44.PORTBADDR2
address_b[2] => ram_block1a45.PORTBADDR2
address_b[2] => ram_block1a46.PORTBADDR2
address_b[2] => ram_block1a47.PORTBADDR2
address_b[2] => ram_block1a48.PORTBADDR2
address_b[2] => ram_block1a49.PORTBADDR2
address_b[2] => ram_block1a50.PORTBADDR2
address_b[2] => ram_block1a51.PORTBADDR2
address_b[2] => ram_block1a52.PORTBADDR2
address_b[2] => ram_block1a53.PORTBADDR2
address_b[2] => ram_block1a54.PORTBADDR2
address_b[2] => ram_block1a55.PORTBADDR2
address_b[2] => ram_block1a56.PORTBADDR2
address_b[2] => ram_block1a57.PORTBADDR2
address_b[2] => ram_block1a58.PORTBADDR2
address_b[2] => ram_block1a59.PORTBADDR2
address_b[2] => ram_block1a60.PORTBADDR2
address_b[2] => ram_block1a61.PORTBADDR2
address_b[2] => ram_block1a62.PORTBADDR2
address_b[2] => ram_block1a63.PORTBADDR2
address_b[2] => ram_block1a64.PORTBADDR2
address_b[2] => ram_block1a65.PORTBADDR2
address_b[2] => ram_block1a66.PORTBADDR2
address_b[2] => ram_block1a67.PORTBADDR2
address_b[2] => ram_block1a68.PORTBADDR2
address_b[2] => ram_block1a69.PORTBADDR2
address_b[2] => ram_block1a70.PORTBADDR2
address_b[2] => ram_block1a71.PORTBADDR2
address_b[2] => ram_block1a72.PORTBADDR2
address_b[2] => ram_block1a73.PORTBADDR2
address_b[2] => ram_block1a74.PORTBADDR2
address_b[2] => ram_block1a75.PORTBADDR2
address_b[2] => ram_block1a76.PORTBADDR2
address_b[2] => ram_block1a77.PORTBADDR2
address_b[2] => ram_block1a78.PORTBADDR2
address_b[2] => ram_block1a79.PORTBADDR2
address_b[2] => ram_block1a80.PORTBADDR2
address_b[2] => ram_block1a81.PORTBADDR2
address_b[2] => ram_block1a82.PORTBADDR2
address_b[2] => ram_block1a83.PORTBADDR2
address_b[2] => ram_block1a84.PORTBADDR2
address_b[2] => ram_block1a85.PORTBADDR2
address_b[2] => ram_block1a86.PORTBADDR2
address_b[2] => ram_block1a87.PORTBADDR2
address_b[2] => ram_block1a88.PORTBADDR2
address_b[2] => ram_block1a89.PORTBADDR2
address_b[2] => ram_block1a90.PORTBADDR2
address_b[2] => ram_block1a91.PORTBADDR2
address_b[2] => ram_block1a92.PORTBADDR2
address_b[2] => ram_block1a93.PORTBADDR2
address_b[2] => ram_block1a94.PORTBADDR2
address_b[2] => ram_block1a95.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[3] => ram_block1a9.PORTBADDR3
address_b[3] => ram_block1a10.PORTBADDR3
address_b[3] => ram_block1a11.PORTBADDR3
address_b[3] => ram_block1a12.PORTBADDR3
address_b[3] => ram_block1a13.PORTBADDR3
address_b[3] => ram_block1a14.PORTBADDR3
address_b[3] => ram_block1a15.PORTBADDR3
address_b[3] => ram_block1a16.PORTBADDR3
address_b[3] => ram_block1a17.PORTBADDR3
address_b[3] => ram_block1a18.PORTBADDR3
address_b[3] => ram_block1a19.PORTBADDR3
address_b[3] => ram_block1a20.PORTBADDR3
address_b[3] => ram_block1a21.PORTBADDR3
address_b[3] => ram_block1a22.PORTBADDR3
address_b[3] => ram_block1a23.PORTBADDR3
address_b[3] => ram_block1a24.PORTBADDR3
address_b[3] => ram_block1a25.PORTBADDR3
address_b[3] => ram_block1a26.PORTBADDR3
address_b[3] => ram_block1a27.PORTBADDR3
address_b[3] => ram_block1a28.PORTBADDR3
address_b[3] => ram_block1a29.PORTBADDR3
address_b[3] => ram_block1a30.PORTBADDR3
address_b[3] => ram_block1a31.PORTBADDR3
address_b[3] => ram_block1a32.PORTBADDR3
address_b[3] => ram_block1a33.PORTBADDR3
address_b[3] => ram_block1a34.PORTBADDR3
address_b[3] => ram_block1a35.PORTBADDR3
address_b[3] => ram_block1a36.PORTBADDR3
address_b[3] => ram_block1a37.PORTBADDR3
address_b[3] => ram_block1a38.PORTBADDR3
address_b[3] => ram_block1a39.PORTBADDR3
address_b[3] => ram_block1a40.PORTBADDR3
address_b[3] => ram_block1a41.PORTBADDR3
address_b[3] => ram_block1a42.PORTBADDR3
address_b[3] => ram_block1a43.PORTBADDR3
address_b[3] => ram_block1a44.PORTBADDR3
address_b[3] => ram_block1a45.PORTBADDR3
address_b[3] => ram_block1a46.PORTBADDR3
address_b[3] => ram_block1a47.PORTBADDR3
address_b[3] => ram_block1a48.PORTBADDR3
address_b[3] => ram_block1a49.PORTBADDR3
address_b[3] => ram_block1a50.PORTBADDR3
address_b[3] => ram_block1a51.PORTBADDR3
address_b[3] => ram_block1a52.PORTBADDR3
address_b[3] => ram_block1a53.PORTBADDR3
address_b[3] => ram_block1a54.PORTBADDR3
address_b[3] => ram_block1a55.PORTBADDR3
address_b[3] => ram_block1a56.PORTBADDR3
address_b[3] => ram_block1a57.PORTBADDR3
address_b[3] => ram_block1a58.PORTBADDR3
address_b[3] => ram_block1a59.PORTBADDR3
address_b[3] => ram_block1a60.PORTBADDR3
address_b[3] => ram_block1a61.PORTBADDR3
address_b[3] => ram_block1a62.PORTBADDR3
address_b[3] => ram_block1a63.PORTBADDR3
address_b[3] => ram_block1a64.PORTBADDR3
address_b[3] => ram_block1a65.PORTBADDR3
address_b[3] => ram_block1a66.PORTBADDR3
address_b[3] => ram_block1a67.PORTBADDR3
address_b[3] => ram_block1a68.PORTBADDR3
address_b[3] => ram_block1a69.PORTBADDR3
address_b[3] => ram_block1a70.PORTBADDR3
address_b[3] => ram_block1a71.PORTBADDR3
address_b[3] => ram_block1a72.PORTBADDR3
address_b[3] => ram_block1a73.PORTBADDR3
address_b[3] => ram_block1a74.PORTBADDR3
address_b[3] => ram_block1a75.PORTBADDR3
address_b[3] => ram_block1a76.PORTBADDR3
address_b[3] => ram_block1a77.PORTBADDR3
address_b[3] => ram_block1a78.PORTBADDR3
address_b[3] => ram_block1a79.PORTBADDR3
address_b[3] => ram_block1a80.PORTBADDR3
address_b[3] => ram_block1a81.PORTBADDR3
address_b[3] => ram_block1a82.PORTBADDR3
address_b[3] => ram_block1a83.PORTBADDR3
address_b[3] => ram_block1a84.PORTBADDR3
address_b[3] => ram_block1a85.PORTBADDR3
address_b[3] => ram_block1a86.PORTBADDR3
address_b[3] => ram_block1a87.PORTBADDR3
address_b[3] => ram_block1a88.PORTBADDR3
address_b[3] => ram_block1a89.PORTBADDR3
address_b[3] => ram_block1a90.PORTBADDR3
address_b[3] => ram_block1a91.PORTBADDR3
address_b[3] => ram_block1a92.PORTBADDR3
address_b[3] => ram_block1a93.PORTBADDR3
address_b[3] => ram_block1a94.PORTBADDR3
address_b[3] => ram_block1a95.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[4] => ram_block1a9.PORTBADDR4
address_b[4] => ram_block1a10.PORTBADDR4
address_b[4] => ram_block1a11.PORTBADDR4
address_b[4] => ram_block1a12.PORTBADDR4
address_b[4] => ram_block1a13.PORTBADDR4
address_b[4] => ram_block1a14.PORTBADDR4
address_b[4] => ram_block1a15.PORTBADDR4
address_b[4] => ram_block1a16.PORTBADDR4
address_b[4] => ram_block1a17.PORTBADDR4
address_b[4] => ram_block1a18.PORTBADDR4
address_b[4] => ram_block1a19.PORTBADDR4
address_b[4] => ram_block1a20.PORTBADDR4
address_b[4] => ram_block1a21.PORTBADDR4
address_b[4] => ram_block1a22.PORTBADDR4
address_b[4] => ram_block1a23.PORTBADDR4
address_b[4] => ram_block1a24.PORTBADDR4
address_b[4] => ram_block1a25.PORTBADDR4
address_b[4] => ram_block1a26.PORTBADDR4
address_b[4] => ram_block1a27.PORTBADDR4
address_b[4] => ram_block1a28.PORTBADDR4
address_b[4] => ram_block1a29.PORTBADDR4
address_b[4] => ram_block1a30.PORTBADDR4
address_b[4] => ram_block1a31.PORTBADDR4
address_b[4] => ram_block1a32.PORTBADDR4
address_b[4] => ram_block1a33.PORTBADDR4
address_b[4] => ram_block1a34.PORTBADDR4
address_b[4] => ram_block1a35.PORTBADDR4
address_b[4] => ram_block1a36.PORTBADDR4
address_b[4] => ram_block1a37.PORTBADDR4
address_b[4] => ram_block1a38.PORTBADDR4
address_b[4] => ram_block1a39.PORTBADDR4
address_b[4] => ram_block1a40.PORTBADDR4
address_b[4] => ram_block1a41.PORTBADDR4
address_b[4] => ram_block1a42.PORTBADDR4
address_b[4] => ram_block1a43.PORTBADDR4
address_b[4] => ram_block1a44.PORTBADDR4
address_b[4] => ram_block1a45.PORTBADDR4
address_b[4] => ram_block1a46.PORTBADDR4
address_b[4] => ram_block1a47.PORTBADDR4
address_b[4] => ram_block1a48.PORTBADDR4
address_b[4] => ram_block1a49.PORTBADDR4
address_b[4] => ram_block1a50.PORTBADDR4
address_b[4] => ram_block1a51.PORTBADDR4
address_b[4] => ram_block1a52.PORTBADDR4
address_b[4] => ram_block1a53.PORTBADDR4
address_b[4] => ram_block1a54.PORTBADDR4
address_b[4] => ram_block1a55.PORTBADDR4
address_b[4] => ram_block1a56.PORTBADDR4
address_b[4] => ram_block1a57.PORTBADDR4
address_b[4] => ram_block1a58.PORTBADDR4
address_b[4] => ram_block1a59.PORTBADDR4
address_b[4] => ram_block1a60.PORTBADDR4
address_b[4] => ram_block1a61.PORTBADDR4
address_b[4] => ram_block1a62.PORTBADDR4
address_b[4] => ram_block1a63.PORTBADDR4
address_b[4] => ram_block1a64.PORTBADDR4
address_b[4] => ram_block1a65.PORTBADDR4
address_b[4] => ram_block1a66.PORTBADDR4
address_b[4] => ram_block1a67.PORTBADDR4
address_b[4] => ram_block1a68.PORTBADDR4
address_b[4] => ram_block1a69.PORTBADDR4
address_b[4] => ram_block1a70.PORTBADDR4
address_b[4] => ram_block1a71.PORTBADDR4
address_b[4] => ram_block1a72.PORTBADDR4
address_b[4] => ram_block1a73.PORTBADDR4
address_b[4] => ram_block1a74.PORTBADDR4
address_b[4] => ram_block1a75.PORTBADDR4
address_b[4] => ram_block1a76.PORTBADDR4
address_b[4] => ram_block1a77.PORTBADDR4
address_b[4] => ram_block1a78.PORTBADDR4
address_b[4] => ram_block1a79.PORTBADDR4
address_b[4] => ram_block1a80.PORTBADDR4
address_b[4] => ram_block1a81.PORTBADDR4
address_b[4] => ram_block1a82.PORTBADDR4
address_b[4] => ram_block1a83.PORTBADDR4
address_b[4] => ram_block1a84.PORTBADDR4
address_b[4] => ram_block1a85.PORTBADDR4
address_b[4] => ram_block1a86.PORTBADDR4
address_b[4] => ram_block1a87.PORTBADDR4
address_b[4] => ram_block1a88.PORTBADDR4
address_b[4] => ram_block1a89.PORTBADDR4
address_b[4] => ram_block1a90.PORTBADDR4
address_b[4] => ram_block1a91.PORTBADDR4
address_b[4] => ram_block1a92.PORTBADDR4
address_b[4] => ram_block1a93.PORTBADDR4
address_b[4] => ram_block1a94.PORTBADDR4
address_b[4] => ram_block1a95.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[5] => ram_block1a9.PORTBADDR5
address_b[5] => ram_block1a10.PORTBADDR5
address_b[5] => ram_block1a11.PORTBADDR5
address_b[5] => ram_block1a12.PORTBADDR5
address_b[5] => ram_block1a13.PORTBADDR5
address_b[5] => ram_block1a14.PORTBADDR5
address_b[5] => ram_block1a15.PORTBADDR5
address_b[5] => ram_block1a16.PORTBADDR5
address_b[5] => ram_block1a17.PORTBADDR5
address_b[5] => ram_block1a18.PORTBADDR5
address_b[5] => ram_block1a19.PORTBADDR5
address_b[5] => ram_block1a20.PORTBADDR5
address_b[5] => ram_block1a21.PORTBADDR5
address_b[5] => ram_block1a22.PORTBADDR5
address_b[5] => ram_block1a23.PORTBADDR5
address_b[5] => ram_block1a24.PORTBADDR5
address_b[5] => ram_block1a25.PORTBADDR5
address_b[5] => ram_block1a26.PORTBADDR5
address_b[5] => ram_block1a27.PORTBADDR5
address_b[5] => ram_block1a28.PORTBADDR5
address_b[5] => ram_block1a29.PORTBADDR5
address_b[5] => ram_block1a30.PORTBADDR5
address_b[5] => ram_block1a31.PORTBADDR5
address_b[5] => ram_block1a32.PORTBADDR5
address_b[5] => ram_block1a33.PORTBADDR5
address_b[5] => ram_block1a34.PORTBADDR5
address_b[5] => ram_block1a35.PORTBADDR5
address_b[5] => ram_block1a36.PORTBADDR5
address_b[5] => ram_block1a37.PORTBADDR5
address_b[5] => ram_block1a38.PORTBADDR5
address_b[5] => ram_block1a39.PORTBADDR5
address_b[5] => ram_block1a40.PORTBADDR5
address_b[5] => ram_block1a41.PORTBADDR5
address_b[5] => ram_block1a42.PORTBADDR5
address_b[5] => ram_block1a43.PORTBADDR5
address_b[5] => ram_block1a44.PORTBADDR5
address_b[5] => ram_block1a45.PORTBADDR5
address_b[5] => ram_block1a46.PORTBADDR5
address_b[5] => ram_block1a47.PORTBADDR5
address_b[5] => ram_block1a48.PORTBADDR5
address_b[5] => ram_block1a49.PORTBADDR5
address_b[5] => ram_block1a50.PORTBADDR5
address_b[5] => ram_block1a51.PORTBADDR5
address_b[5] => ram_block1a52.PORTBADDR5
address_b[5] => ram_block1a53.PORTBADDR5
address_b[5] => ram_block1a54.PORTBADDR5
address_b[5] => ram_block1a55.PORTBADDR5
address_b[5] => ram_block1a56.PORTBADDR5
address_b[5] => ram_block1a57.PORTBADDR5
address_b[5] => ram_block1a58.PORTBADDR5
address_b[5] => ram_block1a59.PORTBADDR5
address_b[5] => ram_block1a60.PORTBADDR5
address_b[5] => ram_block1a61.PORTBADDR5
address_b[5] => ram_block1a62.PORTBADDR5
address_b[5] => ram_block1a63.PORTBADDR5
address_b[5] => ram_block1a64.PORTBADDR5
address_b[5] => ram_block1a65.PORTBADDR5
address_b[5] => ram_block1a66.PORTBADDR5
address_b[5] => ram_block1a67.PORTBADDR5
address_b[5] => ram_block1a68.PORTBADDR5
address_b[5] => ram_block1a69.PORTBADDR5
address_b[5] => ram_block1a70.PORTBADDR5
address_b[5] => ram_block1a71.PORTBADDR5
address_b[5] => ram_block1a72.PORTBADDR5
address_b[5] => ram_block1a73.PORTBADDR5
address_b[5] => ram_block1a74.PORTBADDR5
address_b[5] => ram_block1a75.PORTBADDR5
address_b[5] => ram_block1a76.PORTBADDR5
address_b[5] => ram_block1a77.PORTBADDR5
address_b[5] => ram_block1a78.PORTBADDR5
address_b[5] => ram_block1a79.PORTBADDR5
address_b[5] => ram_block1a80.PORTBADDR5
address_b[5] => ram_block1a81.PORTBADDR5
address_b[5] => ram_block1a82.PORTBADDR5
address_b[5] => ram_block1a83.PORTBADDR5
address_b[5] => ram_block1a84.PORTBADDR5
address_b[5] => ram_block1a85.PORTBADDR5
address_b[5] => ram_block1a86.PORTBADDR5
address_b[5] => ram_block1a87.PORTBADDR5
address_b[5] => ram_block1a88.PORTBADDR5
address_b[5] => ram_block1a89.PORTBADDR5
address_b[5] => ram_block1a90.PORTBADDR5
address_b[5] => ram_block1a91.PORTBADDR5
address_b[5] => ram_block1a92.PORTBADDR5
address_b[5] => ram_block1a93.PORTBADDR5
address_b[5] => ram_block1a94.PORTBADDR5
address_b[5] => ram_block1a95.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[6] => ram_block1a9.PORTBADDR6
address_b[6] => ram_block1a10.PORTBADDR6
address_b[6] => ram_block1a11.PORTBADDR6
address_b[6] => ram_block1a12.PORTBADDR6
address_b[6] => ram_block1a13.PORTBADDR6
address_b[6] => ram_block1a14.PORTBADDR6
address_b[6] => ram_block1a15.PORTBADDR6
address_b[6] => ram_block1a16.PORTBADDR6
address_b[6] => ram_block1a17.PORTBADDR6
address_b[6] => ram_block1a18.PORTBADDR6
address_b[6] => ram_block1a19.PORTBADDR6
address_b[6] => ram_block1a20.PORTBADDR6
address_b[6] => ram_block1a21.PORTBADDR6
address_b[6] => ram_block1a22.PORTBADDR6
address_b[6] => ram_block1a23.PORTBADDR6
address_b[6] => ram_block1a24.PORTBADDR6
address_b[6] => ram_block1a25.PORTBADDR6
address_b[6] => ram_block1a26.PORTBADDR6
address_b[6] => ram_block1a27.PORTBADDR6
address_b[6] => ram_block1a28.PORTBADDR6
address_b[6] => ram_block1a29.PORTBADDR6
address_b[6] => ram_block1a30.PORTBADDR6
address_b[6] => ram_block1a31.PORTBADDR6
address_b[6] => ram_block1a32.PORTBADDR6
address_b[6] => ram_block1a33.PORTBADDR6
address_b[6] => ram_block1a34.PORTBADDR6
address_b[6] => ram_block1a35.PORTBADDR6
address_b[6] => ram_block1a36.PORTBADDR6
address_b[6] => ram_block1a37.PORTBADDR6
address_b[6] => ram_block1a38.PORTBADDR6
address_b[6] => ram_block1a39.PORTBADDR6
address_b[6] => ram_block1a40.PORTBADDR6
address_b[6] => ram_block1a41.PORTBADDR6
address_b[6] => ram_block1a42.PORTBADDR6
address_b[6] => ram_block1a43.PORTBADDR6
address_b[6] => ram_block1a44.PORTBADDR6
address_b[6] => ram_block1a45.PORTBADDR6
address_b[6] => ram_block1a46.PORTBADDR6
address_b[6] => ram_block1a47.PORTBADDR6
address_b[6] => ram_block1a48.PORTBADDR6
address_b[6] => ram_block1a49.PORTBADDR6
address_b[6] => ram_block1a50.PORTBADDR6
address_b[6] => ram_block1a51.PORTBADDR6
address_b[6] => ram_block1a52.PORTBADDR6
address_b[6] => ram_block1a53.PORTBADDR6
address_b[6] => ram_block1a54.PORTBADDR6
address_b[6] => ram_block1a55.PORTBADDR6
address_b[6] => ram_block1a56.PORTBADDR6
address_b[6] => ram_block1a57.PORTBADDR6
address_b[6] => ram_block1a58.PORTBADDR6
address_b[6] => ram_block1a59.PORTBADDR6
address_b[6] => ram_block1a60.PORTBADDR6
address_b[6] => ram_block1a61.PORTBADDR6
address_b[6] => ram_block1a62.PORTBADDR6
address_b[6] => ram_block1a63.PORTBADDR6
address_b[6] => ram_block1a64.PORTBADDR6
address_b[6] => ram_block1a65.PORTBADDR6
address_b[6] => ram_block1a66.PORTBADDR6
address_b[6] => ram_block1a67.PORTBADDR6
address_b[6] => ram_block1a68.PORTBADDR6
address_b[6] => ram_block1a69.PORTBADDR6
address_b[6] => ram_block1a70.PORTBADDR6
address_b[6] => ram_block1a71.PORTBADDR6
address_b[6] => ram_block1a72.PORTBADDR6
address_b[6] => ram_block1a73.PORTBADDR6
address_b[6] => ram_block1a74.PORTBADDR6
address_b[6] => ram_block1a75.PORTBADDR6
address_b[6] => ram_block1a76.PORTBADDR6
address_b[6] => ram_block1a77.PORTBADDR6
address_b[6] => ram_block1a78.PORTBADDR6
address_b[6] => ram_block1a79.PORTBADDR6
address_b[6] => ram_block1a80.PORTBADDR6
address_b[6] => ram_block1a81.PORTBADDR6
address_b[6] => ram_block1a82.PORTBADDR6
address_b[6] => ram_block1a83.PORTBADDR6
address_b[6] => ram_block1a84.PORTBADDR6
address_b[6] => ram_block1a85.PORTBADDR6
address_b[6] => ram_block1a86.PORTBADDR6
address_b[6] => ram_block1a87.PORTBADDR6
address_b[6] => ram_block1a88.PORTBADDR6
address_b[6] => ram_block1a89.PORTBADDR6
address_b[6] => ram_block1a90.PORTBADDR6
address_b[6] => ram_block1a91.PORTBADDR6
address_b[6] => ram_block1a92.PORTBADDR6
address_b[6] => ram_block1a93.PORTBADDR6
address_b[6] => ram_block1a94.PORTBADDR6
address_b[6] => ram_block1a95.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[7] => ram_block1a9.PORTBADDR7
address_b[7] => ram_block1a10.PORTBADDR7
address_b[7] => ram_block1a11.PORTBADDR7
address_b[7] => ram_block1a12.PORTBADDR7
address_b[7] => ram_block1a13.PORTBADDR7
address_b[7] => ram_block1a14.PORTBADDR7
address_b[7] => ram_block1a15.PORTBADDR7
address_b[7] => ram_block1a16.PORTBADDR7
address_b[7] => ram_block1a17.PORTBADDR7
address_b[7] => ram_block1a18.PORTBADDR7
address_b[7] => ram_block1a19.PORTBADDR7
address_b[7] => ram_block1a20.PORTBADDR7
address_b[7] => ram_block1a21.PORTBADDR7
address_b[7] => ram_block1a22.PORTBADDR7
address_b[7] => ram_block1a23.PORTBADDR7
address_b[7] => ram_block1a24.PORTBADDR7
address_b[7] => ram_block1a25.PORTBADDR7
address_b[7] => ram_block1a26.PORTBADDR7
address_b[7] => ram_block1a27.PORTBADDR7
address_b[7] => ram_block1a28.PORTBADDR7
address_b[7] => ram_block1a29.PORTBADDR7
address_b[7] => ram_block1a30.PORTBADDR7
address_b[7] => ram_block1a31.PORTBADDR7
address_b[7] => ram_block1a32.PORTBADDR7
address_b[7] => ram_block1a33.PORTBADDR7
address_b[7] => ram_block1a34.PORTBADDR7
address_b[7] => ram_block1a35.PORTBADDR7
address_b[7] => ram_block1a36.PORTBADDR7
address_b[7] => ram_block1a37.PORTBADDR7
address_b[7] => ram_block1a38.PORTBADDR7
address_b[7] => ram_block1a39.PORTBADDR7
address_b[7] => ram_block1a40.PORTBADDR7
address_b[7] => ram_block1a41.PORTBADDR7
address_b[7] => ram_block1a42.PORTBADDR7
address_b[7] => ram_block1a43.PORTBADDR7
address_b[7] => ram_block1a44.PORTBADDR7
address_b[7] => ram_block1a45.PORTBADDR7
address_b[7] => ram_block1a46.PORTBADDR7
address_b[7] => ram_block1a47.PORTBADDR7
address_b[7] => ram_block1a48.PORTBADDR7
address_b[7] => ram_block1a49.PORTBADDR7
address_b[7] => ram_block1a50.PORTBADDR7
address_b[7] => ram_block1a51.PORTBADDR7
address_b[7] => ram_block1a52.PORTBADDR7
address_b[7] => ram_block1a53.PORTBADDR7
address_b[7] => ram_block1a54.PORTBADDR7
address_b[7] => ram_block1a55.PORTBADDR7
address_b[7] => ram_block1a56.PORTBADDR7
address_b[7] => ram_block1a57.PORTBADDR7
address_b[7] => ram_block1a58.PORTBADDR7
address_b[7] => ram_block1a59.PORTBADDR7
address_b[7] => ram_block1a60.PORTBADDR7
address_b[7] => ram_block1a61.PORTBADDR7
address_b[7] => ram_block1a62.PORTBADDR7
address_b[7] => ram_block1a63.PORTBADDR7
address_b[7] => ram_block1a64.PORTBADDR7
address_b[7] => ram_block1a65.PORTBADDR7
address_b[7] => ram_block1a66.PORTBADDR7
address_b[7] => ram_block1a67.PORTBADDR7
address_b[7] => ram_block1a68.PORTBADDR7
address_b[7] => ram_block1a69.PORTBADDR7
address_b[7] => ram_block1a70.PORTBADDR7
address_b[7] => ram_block1a71.PORTBADDR7
address_b[7] => ram_block1a72.PORTBADDR7
address_b[7] => ram_block1a73.PORTBADDR7
address_b[7] => ram_block1a74.PORTBADDR7
address_b[7] => ram_block1a75.PORTBADDR7
address_b[7] => ram_block1a76.PORTBADDR7
address_b[7] => ram_block1a77.PORTBADDR7
address_b[7] => ram_block1a78.PORTBADDR7
address_b[7] => ram_block1a79.PORTBADDR7
address_b[7] => ram_block1a80.PORTBADDR7
address_b[7] => ram_block1a81.PORTBADDR7
address_b[7] => ram_block1a82.PORTBADDR7
address_b[7] => ram_block1a83.PORTBADDR7
address_b[7] => ram_block1a84.PORTBADDR7
address_b[7] => ram_block1a85.PORTBADDR7
address_b[7] => ram_block1a86.PORTBADDR7
address_b[7] => ram_block1a87.PORTBADDR7
address_b[7] => ram_block1a88.PORTBADDR7
address_b[7] => ram_block1a89.PORTBADDR7
address_b[7] => ram_block1a90.PORTBADDR7
address_b[7] => ram_block1a91.PORTBADDR7
address_b[7] => ram_block1a92.PORTBADDR7
address_b[7] => ram_block1a93.PORTBADDR7
address_b[7] => ram_block1a94.PORTBADDR7
address_b[7] => ram_block1a95.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[8] => ram_block1a9.PORTBADDR8
address_b[8] => ram_block1a10.PORTBADDR8
address_b[8] => ram_block1a11.PORTBADDR8
address_b[8] => ram_block1a12.PORTBADDR8
address_b[8] => ram_block1a13.PORTBADDR8
address_b[8] => ram_block1a14.PORTBADDR8
address_b[8] => ram_block1a15.PORTBADDR8
address_b[8] => ram_block1a16.PORTBADDR8
address_b[8] => ram_block1a17.PORTBADDR8
address_b[8] => ram_block1a18.PORTBADDR8
address_b[8] => ram_block1a19.PORTBADDR8
address_b[8] => ram_block1a20.PORTBADDR8
address_b[8] => ram_block1a21.PORTBADDR8
address_b[8] => ram_block1a22.PORTBADDR8
address_b[8] => ram_block1a23.PORTBADDR8
address_b[8] => ram_block1a24.PORTBADDR8
address_b[8] => ram_block1a25.PORTBADDR8
address_b[8] => ram_block1a26.PORTBADDR8
address_b[8] => ram_block1a27.PORTBADDR8
address_b[8] => ram_block1a28.PORTBADDR8
address_b[8] => ram_block1a29.PORTBADDR8
address_b[8] => ram_block1a30.PORTBADDR8
address_b[8] => ram_block1a31.PORTBADDR8
address_b[8] => ram_block1a32.PORTBADDR8
address_b[8] => ram_block1a33.PORTBADDR8
address_b[8] => ram_block1a34.PORTBADDR8
address_b[8] => ram_block1a35.PORTBADDR8
address_b[8] => ram_block1a36.PORTBADDR8
address_b[8] => ram_block1a37.PORTBADDR8
address_b[8] => ram_block1a38.PORTBADDR8
address_b[8] => ram_block1a39.PORTBADDR8
address_b[8] => ram_block1a40.PORTBADDR8
address_b[8] => ram_block1a41.PORTBADDR8
address_b[8] => ram_block1a42.PORTBADDR8
address_b[8] => ram_block1a43.PORTBADDR8
address_b[8] => ram_block1a44.PORTBADDR8
address_b[8] => ram_block1a45.PORTBADDR8
address_b[8] => ram_block1a46.PORTBADDR8
address_b[8] => ram_block1a47.PORTBADDR8
address_b[8] => ram_block1a48.PORTBADDR8
address_b[8] => ram_block1a49.PORTBADDR8
address_b[8] => ram_block1a50.PORTBADDR8
address_b[8] => ram_block1a51.PORTBADDR8
address_b[8] => ram_block1a52.PORTBADDR8
address_b[8] => ram_block1a53.PORTBADDR8
address_b[8] => ram_block1a54.PORTBADDR8
address_b[8] => ram_block1a55.PORTBADDR8
address_b[8] => ram_block1a56.PORTBADDR8
address_b[8] => ram_block1a57.PORTBADDR8
address_b[8] => ram_block1a58.PORTBADDR8
address_b[8] => ram_block1a59.PORTBADDR8
address_b[8] => ram_block1a60.PORTBADDR8
address_b[8] => ram_block1a61.PORTBADDR8
address_b[8] => ram_block1a62.PORTBADDR8
address_b[8] => ram_block1a63.PORTBADDR8
address_b[8] => ram_block1a64.PORTBADDR8
address_b[8] => ram_block1a65.PORTBADDR8
address_b[8] => ram_block1a66.PORTBADDR8
address_b[8] => ram_block1a67.PORTBADDR8
address_b[8] => ram_block1a68.PORTBADDR8
address_b[8] => ram_block1a69.PORTBADDR8
address_b[8] => ram_block1a70.PORTBADDR8
address_b[8] => ram_block1a71.PORTBADDR8
address_b[8] => ram_block1a72.PORTBADDR8
address_b[8] => ram_block1a73.PORTBADDR8
address_b[8] => ram_block1a74.PORTBADDR8
address_b[8] => ram_block1a75.PORTBADDR8
address_b[8] => ram_block1a76.PORTBADDR8
address_b[8] => ram_block1a77.PORTBADDR8
address_b[8] => ram_block1a78.PORTBADDR8
address_b[8] => ram_block1a79.PORTBADDR8
address_b[8] => ram_block1a80.PORTBADDR8
address_b[8] => ram_block1a81.PORTBADDR8
address_b[8] => ram_block1a82.PORTBADDR8
address_b[8] => ram_block1a83.PORTBADDR8
address_b[8] => ram_block1a84.PORTBADDR8
address_b[8] => ram_block1a85.PORTBADDR8
address_b[8] => ram_block1a86.PORTBADDR8
address_b[8] => ram_block1a87.PORTBADDR8
address_b[8] => ram_block1a88.PORTBADDR8
address_b[8] => ram_block1a89.PORTBADDR8
address_b[8] => ram_block1a90.PORTBADDR8
address_b[8] => ram_block1a91.PORTBADDR8
address_b[8] => ram_block1a92.PORTBADDR8
address_b[8] => ram_block1a93.PORTBADDR8
address_b[8] => ram_block1a94.PORTBADDR8
address_b[8] => ram_block1a95.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[9] => ram_block1a9.PORTBADDR9
address_b[9] => ram_block1a10.PORTBADDR9
address_b[9] => ram_block1a11.PORTBADDR9
address_b[9] => ram_block1a12.PORTBADDR9
address_b[9] => ram_block1a13.PORTBADDR9
address_b[9] => ram_block1a14.PORTBADDR9
address_b[9] => ram_block1a15.PORTBADDR9
address_b[9] => ram_block1a16.PORTBADDR9
address_b[9] => ram_block1a17.PORTBADDR9
address_b[9] => ram_block1a18.PORTBADDR9
address_b[9] => ram_block1a19.PORTBADDR9
address_b[9] => ram_block1a20.PORTBADDR9
address_b[9] => ram_block1a21.PORTBADDR9
address_b[9] => ram_block1a22.PORTBADDR9
address_b[9] => ram_block1a23.PORTBADDR9
address_b[9] => ram_block1a24.PORTBADDR9
address_b[9] => ram_block1a25.PORTBADDR9
address_b[9] => ram_block1a26.PORTBADDR9
address_b[9] => ram_block1a27.PORTBADDR9
address_b[9] => ram_block1a28.PORTBADDR9
address_b[9] => ram_block1a29.PORTBADDR9
address_b[9] => ram_block1a30.PORTBADDR9
address_b[9] => ram_block1a31.PORTBADDR9
address_b[9] => ram_block1a32.PORTBADDR9
address_b[9] => ram_block1a33.PORTBADDR9
address_b[9] => ram_block1a34.PORTBADDR9
address_b[9] => ram_block1a35.PORTBADDR9
address_b[9] => ram_block1a36.PORTBADDR9
address_b[9] => ram_block1a37.PORTBADDR9
address_b[9] => ram_block1a38.PORTBADDR9
address_b[9] => ram_block1a39.PORTBADDR9
address_b[9] => ram_block1a40.PORTBADDR9
address_b[9] => ram_block1a41.PORTBADDR9
address_b[9] => ram_block1a42.PORTBADDR9
address_b[9] => ram_block1a43.PORTBADDR9
address_b[9] => ram_block1a44.PORTBADDR9
address_b[9] => ram_block1a45.PORTBADDR9
address_b[9] => ram_block1a46.PORTBADDR9
address_b[9] => ram_block1a47.PORTBADDR9
address_b[9] => ram_block1a48.PORTBADDR9
address_b[9] => ram_block1a49.PORTBADDR9
address_b[9] => ram_block1a50.PORTBADDR9
address_b[9] => ram_block1a51.PORTBADDR9
address_b[9] => ram_block1a52.PORTBADDR9
address_b[9] => ram_block1a53.PORTBADDR9
address_b[9] => ram_block1a54.PORTBADDR9
address_b[9] => ram_block1a55.PORTBADDR9
address_b[9] => ram_block1a56.PORTBADDR9
address_b[9] => ram_block1a57.PORTBADDR9
address_b[9] => ram_block1a58.PORTBADDR9
address_b[9] => ram_block1a59.PORTBADDR9
address_b[9] => ram_block1a60.PORTBADDR9
address_b[9] => ram_block1a61.PORTBADDR9
address_b[9] => ram_block1a62.PORTBADDR9
address_b[9] => ram_block1a63.PORTBADDR9
address_b[9] => ram_block1a64.PORTBADDR9
address_b[9] => ram_block1a65.PORTBADDR9
address_b[9] => ram_block1a66.PORTBADDR9
address_b[9] => ram_block1a67.PORTBADDR9
address_b[9] => ram_block1a68.PORTBADDR9
address_b[9] => ram_block1a69.PORTBADDR9
address_b[9] => ram_block1a70.PORTBADDR9
address_b[9] => ram_block1a71.PORTBADDR9
address_b[9] => ram_block1a72.PORTBADDR9
address_b[9] => ram_block1a73.PORTBADDR9
address_b[9] => ram_block1a74.PORTBADDR9
address_b[9] => ram_block1a75.PORTBADDR9
address_b[9] => ram_block1a76.PORTBADDR9
address_b[9] => ram_block1a77.PORTBADDR9
address_b[9] => ram_block1a78.PORTBADDR9
address_b[9] => ram_block1a79.PORTBADDR9
address_b[9] => ram_block1a80.PORTBADDR9
address_b[9] => ram_block1a81.PORTBADDR9
address_b[9] => ram_block1a82.PORTBADDR9
address_b[9] => ram_block1a83.PORTBADDR9
address_b[9] => ram_block1a84.PORTBADDR9
address_b[9] => ram_block1a85.PORTBADDR9
address_b[9] => ram_block1a86.PORTBADDR9
address_b[9] => ram_block1a87.PORTBADDR9
address_b[9] => ram_block1a88.PORTBADDR9
address_b[9] => ram_block1a89.PORTBADDR9
address_b[9] => ram_block1a90.PORTBADDR9
address_b[9] => ram_block1a91.PORTBADDR9
address_b[9] => ram_block1a92.PORTBADDR9
address_b[9] => ram_block1a93.PORTBADDR9
address_b[9] => ram_block1a94.PORTBADDR9
address_b[9] => ram_block1a95.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[10] => ram_block1a9.PORTBADDR10
address_b[10] => ram_block1a10.PORTBADDR10
address_b[10] => ram_block1a11.PORTBADDR10
address_b[10] => ram_block1a12.PORTBADDR10
address_b[10] => ram_block1a13.PORTBADDR10
address_b[10] => ram_block1a14.PORTBADDR10
address_b[10] => ram_block1a15.PORTBADDR10
address_b[10] => ram_block1a16.PORTBADDR10
address_b[10] => ram_block1a17.PORTBADDR10
address_b[10] => ram_block1a18.PORTBADDR10
address_b[10] => ram_block1a19.PORTBADDR10
address_b[10] => ram_block1a20.PORTBADDR10
address_b[10] => ram_block1a21.PORTBADDR10
address_b[10] => ram_block1a22.PORTBADDR10
address_b[10] => ram_block1a23.PORTBADDR10
address_b[10] => ram_block1a24.PORTBADDR10
address_b[10] => ram_block1a25.PORTBADDR10
address_b[10] => ram_block1a26.PORTBADDR10
address_b[10] => ram_block1a27.PORTBADDR10
address_b[10] => ram_block1a28.PORTBADDR10
address_b[10] => ram_block1a29.PORTBADDR10
address_b[10] => ram_block1a30.PORTBADDR10
address_b[10] => ram_block1a31.PORTBADDR10
address_b[10] => ram_block1a32.PORTBADDR10
address_b[10] => ram_block1a33.PORTBADDR10
address_b[10] => ram_block1a34.PORTBADDR10
address_b[10] => ram_block1a35.PORTBADDR10
address_b[10] => ram_block1a36.PORTBADDR10
address_b[10] => ram_block1a37.PORTBADDR10
address_b[10] => ram_block1a38.PORTBADDR10
address_b[10] => ram_block1a39.PORTBADDR10
address_b[10] => ram_block1a40.PORTBADDR10
address_b[10] => ram_block1a41.PORTBADDR10
address_b[10] => ram_block1a42.PORTBADDR10
address_b[10] => ram_block1a43.PORTBADDR10
address_b[10] => ram_block1a44.PORTBADDR10
address_b[10] => ram_block1a45.PORTBADDR10
address_b[10] => ram_block1a46.PORTBADDR10
address_b[10] => ram_block1a47.PORTBADDR10
address_b[10] => ram_block1a48.PORTBADDR10
address_b[10] => ram_block1a49.PORTBADDR10
address_b[10] => ram_block1a50.PORTBADDR10
address_b[10] => ram_block1a51.PORTBADDR10
address_b[10] => ram_block1a52.PORTBADDR10
address_b[10] => ram_block1a53.PORTBADDR10
address_b[10] => ram_block1a54.PORTBADDR10
address_b[10] => ram_block1a55.PORTBADDR10
address_b[10] => ram_block1a56.PORTBADDR10
address_b[10] => ram_block1a57.PORTBADDR10
address_b[10] => ram_block1a58.PORTBADDR10
address_b[10] => ram_block1a59.PORTBADDR10
address_b[10] => ram_block1a60.PORTBADDR10
address_b[10] => ram_block1a61.PORTBADDR10
address_b[10] => ram_block1a62.PORTBADDR10
address_b[10] => ram_block1a63.PORTBADDR10
address_b[10] => ram_block1a64.PORTBADDR10
address_b[10] => ram_block1a65.PORTBADDR10
address_b[10] => ram_block1a66.PORTBADDR10
address_b[10] => ram_block1a67.PORTBADDR10
address_b[10] => ram_block1a68.PORTBADDR10
address_b[10] => ram_block1a69.PORTBADDR10
address_b[10] => ram_block1a70.PORTBADDR10
address_b[10] => ram_block1a71.PORTBADDR10
address_b[10] => ram_block1a72.PORTBADDR10
address_b[10] => ram_block1a73.PORTBADDR10
address_b[10] => ram_block1a74.PORTBADDR10
address_b[10] => ram_block1a75.PORTBADDR10
address_b[10] => ram_block1a76.PORTBADDR10
address_b[10] => ram_block1a77.PORTBADDR10
address_b[10] => ram_block1a78.PORTBADDR10
address_b[10] => ram_block1a79.PORTBADDR10
address_b[10] => ram_block1a80.PORTBADDR10
address_b[10] => ram_block1a81.PORTBADDR10
address_b[10] => ram_block1a82.PORTBADDR10
address_b[10] => ram_block1a83.PORTBADDR10
address_b[10] => ram_block1a84.PORTBADDR10
address_b[10] => ram_block1a85.PORTBADDR10
address_b[10] => ram_block1a86.PORTBADDR10
address_b[10] => ram_block1a87.PORTBADDR10
address_b[10] => ram_block1a88.PORTBADDR10
address_b[10] => ram_block1a89.PORTBADDR10
address_b[10] => ram_block1a90.PORTBADDR10
address_b[10] => ram_block1a91.PORTBADDR10
address_b[10] => ram_block1a92.PORTBADDR10
address_b[10] => ram_block1a93.PORTBADDR10
address_b[10] => ram_block1a94.PORTBADDR10
address_b[10] => ram_block1a95.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[11] => ram_block1a9.PORTBADDR11
address_b[11] => ram_block1a10.PORTBADDR11
address_b[11] => ram_block1a11.PORTBADDR11
address_b[11] => ram_block1a12.PORTBADDR11
address_b[11] => ram_block1a13.PORTBADDR11
address_b[11] => ram_block1a14.PORTBADDR11
address_b[11] => ram_block1a15.PORTBADDR11
address_b[11] => ram_block1a16.PORTBADDR11
address_b[11] => ram_block1a17.PORTBADDR11
address_b[11] => ram_block1a18.PORTBADDR11
address_b[11] => ram_block1a19.PORTBADDR11
address_b[11] => ram_block1a20.PORTBADDR11
address_b[11] => ram_block1a21.PORTBADDR11
address_b[11] => ram_block1a22.PORTBADDR11
address_b[11] => ram_block1a23.PORTBADDR11
address_b[11] => ram_block1a24.PORTBADDR11
address_b[11] => ram_block1a25.PORTBADDR11
address_b[11] => ram_block1a26.PORTBADDR11
address_b[11] => ram_block1a27.PORTBADDR11
address_b[11] => ram_block1a28.PORTBADDR11
address_b[11] => ram_block1a29.PORTBADDR11
address_b[11] => ram_block1a30.PORTBADDR11
address_b[11] => ram_block1a31.PORTBADDR11
address_b[11] => ram_block1a32.PORTBADDR11
address_b[11] => ram_block1a33.PORTBADDR11
address_b[11] => ram_block1a34.PORTBADDR11
address_b[11] => ram_block1a35.PORTBADDR11
address_b[11] => ram_block1a36.PORTBADDR11
address_b[11] => ram_block1a37.PORTBADDR11
address_b[11] => ram_block1a38.PORTBADDR11
address_b[11] => ram_block1a39.PORTBADDR11
address_b[11] => ram_block1a40.PORTBADDR11
address_b[11] => ram_block1a41.PORTBADDR11
address_b[11] => ram_block1a42.PORTBADDR11
address_b[11] => ram_block1a43.PORTBADDR11
address_b[11] => ram_block1a44.PORTBADDR11
address_b[11] => ram_block1a45.PORTBADDR11
address_b[11] => ram_block1a46.PORTBADDR11
address_b[11] => ram_block1a47.PORTBADDR11
address_b[11] => ram_block1a48.PORTBADDR11
address_b[11] => ram_block1a49.PORTBADDR11
address_b[11] => ram_block1a50.PORTBADDR11
address_b[11] => ram_block1a51.PORTBADDR11
address_b[11] => ram_block1a52.PORTBADDR11
address_b[11] => ram_block1a53.PORTBADDR11
address_b[11] => ram_block1a54.PORTBADDR11
address_b[11] => ram_block1a55.PORTBADDR11
address_b[11] => ram_block1a56.PORTBADDR11
address_b[11] => ram_block1a57.PORTBADDR11
address_b[11] => ram_block1a58.PORTBADDR11
address_b[11] => ram_block1a59.PORTBADDR11
address_b[11] => ram_block1a60.PORTBADDR11
address_b[11] => ram_block1a61.PORTBADDR11
address_b[11] => ram_block1a62.PORTBADDR11
address_b[11] => ram_block1a63.PORTBADDR11
address_b[11] => ram_block1a64.PORTBADDR11
address_b[11] => ram_block1a65.PORTBADDR11
address_b[11] => ram_block1a66.PORTBADDR11
address_b[11] => ram_block1a67.PORTBADDR11
address_b[11] => ram_block1a68.PORTBADDR11
address_b[11] => ram_block1a69.PORTBADDR11
address_b[11] => ram_block1a70.PORTBADDR11
address_b[11] => ram_block1a71.PORTBADDR11
address_b[11] => ram_block1a72.PORTBADDR11
address_b[11] => ram_block1a73.PORTBADDR11
address_b[11] => ram_block1a74.PORTBADDR11
address_b[11] => ram_block1a75.PORTBADDR11
address_b[11] => ram_block1a76.PORTBADDR11
address_b[11] => ram_block1a77.PORTBADDR11
address_b[11] => ram_block1a78.PORTBADDR11
address_b[11] => ram_block1a79.PORTBADDR11
address_b[11] => ram_block1a80.PORTBADDR11
address_b[11] => ram_block1a81.PORTBADDR11
address_b[11] => ram_block1a82.PORTBADDR11
address_b[11] => ram_block1a83.PORTBADDR11
address_b[11] => ram_block1a84.PORTBADDR11
address_b[11] => ram_block1a85.PORTBADDR11
address_b[11] => ram_block1a86.PORTBADDR11
address_b[11] => ram_block1a87.PORTBADDR11
address_b[11] => ram_block1a88.PORTBADDR11
address_b[11] => ram_block1a89.PORTBADDR11
address_b[11] => ram_block1a90.PORTBADDR11
address_b[11] => ram_block1a91.PORTBADDR11
address_b[11] => ram_block1a92.PORTBADDR11
address_b[11] => ram_block1a93.PORTBADDR11
address_b[11] => ram_block1a94.PORTBADDR11
address_b[11] => ram_block1a95.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[12] => ram_block1a6.PORTBADDR12
address_b[12] => ram_block1a7.PORTBADDR12
address_b[12] => ram_block1a8.PORTBADDR12
address_b[12] => ram_block1a9.PORTBADDR12
address_b[12] => ram_block1a10.PORTBADDR12
address_b[12] => ram_block1a11.PORTBADDR12
address_b[12] => ram_block1a12.PORTBADDR12
address_b[12] => ram_block1a13.PORTBADDR12
address_b[12] => ram_block1a14.PORTBADDR12
address_b[12] => ram_block1a15.PORTBADDR12
address_b[12] => ram_block1a16.PORTBADDR12
address_b[12] => ram_block1a17.PORTBADDR12
address_b[12] => ram_block1a18.PORTBADDR12
address_b[12] => ram_block1a19.PORTBADDR12
address_b[12] => ram_block1a20.PORTBADDR12
address_b[12] => ram_block1a21.PORTBADDR12
address_b[12] => ram_block1a22.PORTBADDR12
address_b[12] => ram_block1a23.PORTBADDR12
address_b[12] => ram_block1a24.PORTBADDR12
address_b[12] => ram_block1a25.PORTBADDR12
address_b[12] => ram_block1a26.PORTBADDR12
address_b[12] => ram_block1a27.PORTBADDR12
address_b[12] => ram_block1a28.PORTBADDR12
address_b[12] => ram_block1a29.PORTBADDR12
address_b[12] => ram_block1a30.PORTBADDR12
address_b[12] => ram_block1a31.PORTBADDR12
address_b[12] => ram_block1a32.PORTBADDR12
address_b[12] => ram_block1a33.PORTBADDR12
address_b[12] => ram_block1a34.PORTBADDR12
address_b[12] => ram_block1a35.PORTBADDR12
address_b[12] => ram_block1a36.PORTBADDR12
address_b[12] => ram_block1a37.PORTBADDR12
address_b[12] => ram_block1a38.PORTBADDR12
address_b[12] => ram_block1a39.PORTBADDR12
address_b[12] => ram_block1a40.PORTBADDR12
address_b[12] => ram_block1a41.PORTBADDR12
address_b[12] => ram_block1a42.PORTBADDR12
address_b[12] => ram_block1a43.PORTBADDR12
address_b[12] => ram_block1a44.PORTBADDR12
address_b[12] => ram_block1a45.PORTBADDR12
address_b[12] => ram_block1a46.PORTBADDR12
address_b[12] => ram_block1a47.PORTBADDR12
address_b[12] => ram_block1a48.PORTBADDR12
address_b[12] => ram_block1a49.PORTBADDR12
address_b[12] => ram_block1a50.PORTBADDR12
address_b[12] => ram_block1a51.PORTBADDR12
address_b[12] => ram_block1a52.PORTBADDR12
address_b[12] => ram_block1a53.PORTBADDR12
address_b[12] => ram_block1a54.PORTBADDR12
address_b[12] => ram_block1a55.PORTBADDR12
address_b[12] => ram_block1a56.PORTBADDR12
address_b[12] => ram_block1a57.PORTBADDR12
address_b[12] => ram_block1a58.PORTBADDR12
address_b[12] => ram_block1a59.PORTBADDR12
address_b[12] => ram_block1a60.PORTBADDR12
address_b[12] => ram_block1a61.PORTBADDR12
address_b[12] => ram_block1a62.PORTBADDR12
address_b[12] => ram_block1a63.PORTBADDR12
address_b[12] => ram_block1a64.PORTBADDR12
address_b[12] => ram_block1a65.PORTBADDR12
address_b[12] => ram_block1a66.PORTBADDR12
address_b[12] => ram_block1a67.PORTBADDR12
address_b[12] => ram_block1a68.PORTBADDR12
address_b[12] => ram_block1a69.PORTBADDR12
address_b[12] => ram_block1a70.PORTBADDR12
address_b[12] => ram_block1a71.PORTBADDR12
address_b[12] => ram_block1a72.PORTBADDR12
address_b[12] => ram_block1a73.PORTBADDR12
address_b[12] => ram_block1a74.PORTBADDR12
address_b[12] => ram_block1a75.PORTBADDR12
address_b[12] => ram_block1a76.PORTBADDR12
address_b[12] => ram_block1a77.PORTBADDR12
address_b[12] => ram_block1a78.PORTBADDR12
address_b[12] => ram_block1a79.PORTBADDR12
address_b[12] => ram_block1a80.PORTBADDR12
address_b[12] => ram_block1a81.PORTBADDR12
address_b[12] => ram_block1a82.PORTBADDR12
address_b[12] => ram_block1a83.PORTBADDR12
address_b[12] => ram_block1a84.PORTBADDR12
address_b[12] => ram_block1a85.PORTBADDR12
address_b[12] => ram_block1a86.PORTBADDR12
address_b[12] => ram_block1a87.PORTBADDR12
address_b[12] => ram_block1a88.PORTBADDR12
address_b[12] => ram_block1a89.PORTBADDR12
address_b[12] => ram_block1a90.PORTBADDR12
address_b[12] => ram_block1a91.PORTBADDR12
address_b[12] => ram_block1a92.PORTBADDR12
address_b[12] => ram_block1a93.PORTBADDR12
address_b[12] => ram_block1a94.PORTBADDR12
address_b[12] => ram_block1a95.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[14] => address_reg_b[1].DATAIN
address_b[15] => address_reg_b[2].DATAIN
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => ram_block1a64.CLK0
clock0 => ram_block1a65.CLK0
clock0 => ram_block1a66.CLK0
clock0 => ram_block1a67.CLK0
clock0 => ram_block1a68.CLK0
clock0 => ram_block1a69.CLK0
clock0 => ram_block1a70.CLK0
clock0 => ram_block1a71.CLK0
clock0 => ram_block1a72.CLK0
clock0 => ram_block1a73.CLK0
clock0 => ram_block1a74.CLK0
clock0 => ram_block1a75.CLK0
clock0 => ram_block1a76.CLK0
clock0 => ram_block1a77.CLK0
clock0 => ram_block1a78.CLK0
clock0 => ram_block1a79.CLK0
clock0 => ram_block1a80.CLK0
clock0 => ram_block1a81.CLK0
clock0 => ram_block1a82.CLK0
clock0 => ram_block1a83.CLK0
clock0 => ram_block1a84.CLK0
clock0 => ram_block1a85.CLK0
clock0 => ram_block1a86.CLK0
clock0 => ram_block1a87.CLK0
clock0 => ram_block1a88.CLK0
clock0 => ram_block1a89.CLK0
clock0 => ram_block1a90.CLK0
clock0 => ram_block1a91.CLK0
clock0 => ram_block1a92.CLK0
clock0 => ram_block1a93.CLK0
clock0 => ram_block1a94.CLK0
clock0 => ram_block1a95.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => ram_block1a32.CLK1
clock1 => ram_block1a33.CLK1
clock1 => ram_block1a34.CLK1
clock1 => ram_block1a35.CLK1
clock1 => ram_block1a36.CLK1
clock1 => ram_block1a37.CLK1
clock1 => ram_block1a38.CLK1
clock1 => ram_block1a39.CLK1
clock1 => ram_block1a40.CLK1
clock1 => ram_block1a41.CLK1
clock1 => ram_block1a42.CLK1
clock1 => ram_block1a43.CLK1
clock1 => ram_block1a44.CLK1
clock1 => ram_block1a45.CLK1
clock1 => ram_block1a46.CLK1
clock1 => ram_block1a47.CLK1
clock1 => ram_block1a48.CLK1
clock1 => ram_block1a49.CLK1
clock1 => ram_block1a50.CLK1
clock1 => ram_block1a51.CLK1
clock1 => ram_block1a52.CLK1
clock1 => ram_block1a53.CLK1
clock1 => ram_block1a54.CLK1
clock1 => ram_block1a55.CLK1
clock1 => ram_block1a56.CLK1
clock1 => ram_block1a57.CLK1
clock1 => ram_block1a58.CLK1
clock1 => ram_block1a59.CLK1
clock1 => ram_block1a60.CLK1
clock1 => ram_block1a61.CLK1
clock1 => ram_block1a62.CLK1
clock1 => ram_block1a63.CLK1
clock1 => ram_block1a64.CLK1
clock1 => ram_block1a65.CLK1
clock1 => ram_block1a66.CLK1
clock1 => ram_block1a67.CLK1
clock1 => ram_block1a68.CLK1
clock1 => ram_block1a69.CLK1
clock1 => ram_block1a70.CLK1
clock1 => ram_block1a71.CLK1
clock1 => ram_block1a72.CLK1
clock1 => ram_block1a73.CLK1
clock1 => ram_block1a74.CLK1
clock1 => ram_block1a75.CLK1
clock1 => ram_block1a76.CLK1
clock1 => ram_block1a77.CLK1
clock1 => ram_block1a78.CLK1
clock1 => ram_block1a79.CLK1
clock1 => ram_block1a80.CLK1
clock1 => ram_block1a81.CLK1
clock1 => ram_block1a82.CLK1
clock1 => ram_block1a83.CLK1
clock1 => ram_block1a84.CLK1
clock1 => ram_block1a85.CLK1
clock1 => ram_block1a86.CLK1
clock1 => ram_block1a87.CLK1
clock1 => ram_block1a88.CLK1
clock1 => ram_block1a89.CLK1
clock1 => ram_block1a90.CLK1
clock1 => ram_block1a91.CLK1
clock1 => ram_block1a92.CLK1
clock1 => ram_block1a93.CLK1
clock1 => ram_block1a94.CLK1
clock1 => ram_block1a95.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
clocken1 => ram_block1a13.ENA1
clocken1 => ram_block1a14.ENA1
clocken1 => ram_block1a15.ENA1
clocken1 => ram_block1a16.ENA1
clocken1 => ram_block1a17.ENA1
clocken1 => ram_block1a18.ENA1
clocken1 => ram_block1a19.ENA1
clocken1 => ram_block1a20.ENA1
clocken1 => ram_block1a21.ENA1
clocken1 => ram_block1a22.ENA1
clocken1 => ram_block1a23.ENA1
clocken1 => ram_block1a24.ENA1
clocken1 => ram_block1a25.ENA1
clocken1 => ram_block1a26.ENA1
clocken1 => ram_block1a27.ENA1
clocken1 => ram_block1a28.ENA1
clocken1 => ram_block1a29.ENA1
clocken1 => ram_block1a30.ENA1
clocken1 => ram_block1a31.ENA1
clocken1 => ram_block1a32.ENA1
clocken1 => ram_block1a33.ENA1
clocken1 => ram_block1a34.ENA1
clocken1 => ram_block1a35.ENA1
clocken1 => ram_block1a36.ENA1
clocken1 => ram_block1a37.ENA1
clocken1 => ram_block1a38.ENA1
clocken1 => ram_block1a39.ENA1
clocken1 => ram_block1a40.ENA1
clocken1 => ram_block1a41.ENA1
clocken1 => ram_block1a42.ENA1
clocken1 => ram_block1a43.ENA1
clocken1 => ram_block1a44.ENA1
clocken1 => ram_block1a45.ENA1
clocken1 => ram_block1a46.ENA1
clocken1 => ram_block1a47.ENA1
clocken1 => ram_block1a48.ENA1
clocken1 => ram_block1a49.ENA1
clocken1 => ram_block1a50.ENA1
clocken1 => ram_block1a51.ENA1
clocken1 => ram_block1a52.ENA1
clocken1 => ram_block1a53.ENA1
clocken1 => ram_block1a54.ENA1
clocken1 => ram_block1a55.ENA1
clocken1 => ram_block1a56.ENA1
clocken1 => ram_block1a57.ENA1
clocken1 => ram_block1a58.ENA1
clocken1 => ram_block1a59.ENA1
clocken1 => ram_block1a60.ENA1
clocken1 => ram_block1a61.ENA1
clocken1 => ram_block1a62.ENA1
clocken1 => ram_block1a63.ENA1
clocken1 => ram_block1a64.ENA1
clocken1 => ram_block1a65.ENA1
clocken1 => ram_block1a66.ENA1
clocken1 => ram_block1a67.ENA1
clocken1 => ram_block1a68.ENA1
clocken1 => ram_block1a69.ENA1
clocken1 => ram_block1a70.ENA1
clocken1 => ram_block1a71.ENA1
clocken1 => ram_block1a72.ENA1
clocken1 => ram_block1a73.ENA1
clocken1 => ram_block1a74.ENA1
clocken1 => ram_block1a75.ENA1
clocken1 => ram_block1a76.ENA1
clocken1 => ram_block1a77.ENA1
clocken1 => ram_block1a78.ENA1
clocken1 => ram_block1a79.ENA1
clocken1 => ram_block1a80.ENA1
clocken1 => ram_block1a81.ENA1
clocken1 => ram_block1a82.ENA1
clocken1 => ram_block1a83.ENA1
clocken1 => ram_block1a84.ENA1
clocken1 => ram_block1a85.ENA1
clocken1 => ram_block1a86.ENA1
clocken1 => ram_block1a87.ENA1
clocken1 => ram_block1a88.ENA1
clocken1 => ram_block1a89.ENA1
clocken1 => ram_block1a90.ENA1
clocken1 => ram_block1a91.ENA1
clocken1 => ram_block1a92.ENA1
clocken1 => ram_block1a93.ENA1
clocken1 => ram_block1a94.ENA1
clocken1 => ram_block1a95.ENA1
clocken1 => address_reg_b[2].ENA
clocken1 => address_reg_b[1].ENA
clocken1 => address_reg_b[0].ENA
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a12.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[0] => ram_block1a36.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[0] => ram_block1a60.PORTADATAIN
data_a[0] => ram_block1a72.PORTADATAIN
data_a[0] => ram_block1a84.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a13.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[1] => ram_block1a37.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[1] => ram_block1a61.PORTADATAIN
data_a[1] => ram_block1a73.PORTADATAIN
data_a[1] => ram_block1a85.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a14.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[2] => ram_block1a38.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[2] => ram_block1a62.PORTADATAIN
data_a[2] => ram_block1a74.PORTADATAIN
data_a[2] => ram_block1a86.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a15.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[3] => ram_block1a39.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[3] => ram_block1a63.PORTADATAIN
data_a[3] => ram_block1a75.PORTADATAIN
data_a[3] => ram_block1a87.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a16.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[4] => ram_block1a40.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[4] => ram_block1a64.PORTADATAIN
data_a[4] => ram_block1a76.PORTADATAIN
data_a[4] => ram_block1a88.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a17.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[5] => ram_block1a41.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[5] => ram_block1a65.PORTADATAIN
data_a[5] => ram_block1a77.PORTADATAIN
data_a[5] => ram_block1a89.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a18.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[6] => ram_block1a42.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[6] => ram_block1a66.PORTADATAIN
data_a[6] => ram_block1a78.PORTADATAIN
data_a[6] => ram_block1a90.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a19.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
data_a[7] => ram_block1a43.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[7] => ram_block1a67.PORTADATAIN
data_a[7] => ram_block1a79.PORTADATAIN
data_a[7] => ram_block1a91.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a20.PORTADATAIN
data_a[8] => ram_block1a32.PORTADATAIN
data_a[8] => ram_block1a44.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[8] => ram_block1a68.PORTADATAIN
data_a[8] => ram_block1a80.PORTADATAIN
data_a[8] => ram_block1a92.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a21.PORTADATAIN
data_a[9] => ram_block1a33.PORTADATAIN
data_a[9] => ram_block1a45.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[9] => ram_block1a69.PORTADATAIN
data_a[9] => ram_block1a81.PORTADATAIN
data_a[9] => ram_block1a93.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a22.PORTADATAIN
data_a[10] => ram_block1a34.PORTADATAIN
data_a[10] => ram_block1a46.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[10] => ram_block1a70.PORTADATAIN
data_a[10] => ram_block1a82.PORTADATAIN
data_a[10] => ram_block1a94.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a23.PORTADATAIN
data_a[11] => ram_block1a35.PORTADATAIN
data_a[11] => ram_block1a47.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[11] => ram_block1a71.PORTADATAIN
data_a[11] => ram_block1a83.PORTADATAIN
data_a[11] => ram_block1a95.PORTADATAIN
q_b[0] <= mux_vs7:mux3.result[0]
q_b[1] <= mux_vs7:mux3.result[1]
q_b[2] <= mux_vs7:mux3.result[2]
q_b[3] <= mux_vs7:mux3.result[3]
q_b[4] <= mux_vs7:mux3.result[4]
q_b[5] <= mux_vs7:mux3.result[5]
q_b[6] <= mux_vs7:mux3.result[6]
q_b[7] <= mux_vs7:mux3.result[7]
q_b[8] <= mux_vs7:mux3.result[8]
q_b[9] <= mux_vs7:mux3.result[9]
q_b[10] <= mux_vs7:mux3.result[10]
q_b[11] <= mux_vs7:mux3.result[11]
wren_a => decode_417:decode2.enable
wren_a => decode_417:wren_decode_a.enable


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram|decode_417:decode2
data[0] => w_anode1063w[1].IN0
data[0] => w_anode1080w[1].IN1
data[0] => w_anode1090w[1].IN0
data[0] => w_anode1100w[1].IN1
data[0] => w_anode1110w[1].IN0
data[0] => w_anode1120w[1].IN1
data[0] => w_anode1130w[1].IN0
data[0] => w_anode1140w[1].IN1
data[1] => w_anode1063w[2].IN0
data[1] => w_anode1080w[2].IN0
data[1] => w_anode1090w[2].IN1
data[1] => w_anode1100w[2].IN1
data[1] => w_anode1110w[2].IN0
data[1] => w_anode1120w[2].IN0
data[1] => w_anode1130w[2].IN1
data[1] => w_anode1140w[2].IN1
data[2] => w_anode1063w[3].IN0
data[2] => w_anode1080w[3].IN0
data[2] => w_anode1090w[3].IN0
data[2] => w_anode1100w[3].IN0
data[2] => w_anode1110w[3].IN1
data[2] => w_anode1120w[3].IN1
data[2] => w_anode1130w[3].IN1
data[2] => w_anode1140w[3].IN1
enable => w_anode1063w[1].IN0
enable => w_anode1080w[1].IN0
enable => w_anode1090w[1].IN0
enable => w_anode1100w[1].IN0
enable => w_anode1110w[1].IN0
enable => w_anode1120w[1].IN0
enable => w_anode1130w[1].IN0
enable => w_anode1140w[1].IN0
eq[0] <= w_anode1063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1080w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1090w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1110w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1140w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram|decode_417:wren_decode_a
data[0] => w_anode1063w[1].IN0
data[0] => w_anode1080w[1].IN1
data[0] => w_anode1090w[1].IN0
data[0] => w_anode1100w[1].IN1
data[0] => w_anode1110w[1].IN0
data[0] => w_anode1120w[1].IN1
data[0] => w_anode1130w[1].IN0
data[0] => w_anode1140w[1].IN1
data[1] => w_anode1063w[2].IN0
data[1] => w_anode1080w[2].IN0
data[1] => w_anode1090w[2].IN1
data[1] => w_anode1100w[2].IN1
data[1] => w_anode1110w[2].IN0
data[1] => w_anode1120w[2].IN0
data[1] => w_anode1130w[2].IN1
data[1] => w_anode1140w[2].IN1
data[2] => w_anode1063w[3].IN0
data[2] => w_anode1080w[3].IN0
data[2] => w_anode1090w[3].IN0
data[2] => w_anode1100w[3].IN0
data[2] => w_anode1110w[3].IN1
data[2] => w_anode1120w[3].IN1
data[2] => w_anode1130w[3].IN1
data[2] => w_anode1140w[3].IN1
enable => w_anode1063w[1].IN0
enable => w_anode1080w[1].IN0
enable => w_anode1090w[1].IN0
enable => w_anode1100w[1].IN0
enable => w_anode1110w[1].IN0
enable => w_anode1120w[1].IN0
enable => w_anode1130w[1].IN0
enable => w_anode1140w[1].IN0
eq[0] <= w_anode1063w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode1080w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode1090w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode1100w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode1110w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode1120w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode1130w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode1140w[3].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|altsyncram_o7t1:FIFOram|mux_vs7:mux3
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
data[24] => l1_w0_n1_mux_dataout.IN1
data[25] => l1_w1_n1_mux_dataout.IN1
data[26] => l1_w2_n1_mux_dataout.IN1
data[27] => l1_w3_n1_mux_dataout.IN1
data[28] => l1_w4_n1_mux_dataout.IN1
data[29] => l1_w5_n1_mux_dataout.IN1
data[30] => l1_w6_n1_mux_dataout.IN1
data[31] => l1_w7_n1_mux_dataout.IN1
data[32] => l1_w8_n1_mux_dataout.IN1
data[33] => l1_w9_n1_mux_dataout.IN1
data[34] => l1_w10_n1_mux_dataout.IN1
data[35] => l1_w11_n1_mux_dataout.IN1
data[36] => l1_w0_n1_mux_dataout.IN1
data[37] => l1_w1_n1_mux_dataout.IN1
data[38] => l1_w2_n1_mux_dataout.IN1
data[39] => l1_w3_n1_mux_dataout.IN1
data[40] => l1_w4_n1_mux_dataout.IN1
data[41] => l1_w5_n1_mux_dataout.IN1
data[42] => l1_w6_n1_mux_dataout.IN1
data[43] => l1_w7_n1_mux_dataout.IN1
data[44] => l1_w8_n1_mux_dataout.IN1
data[45] => l1_w9_n1_mux_dataout.IN1
data[46] => l1_w10_n1_mux_dataout.IN1
data[47] => l1_w11_n1_mux_dataout.IN1
data[48] => l1_w0_n2_mux_dataout.IN1
data[49] => l1_w1_n2_mux_dataout.IN1
data[50] => l1_w2_n2_mux_dataout.IN1
data[51] => l1_w3_n2_mux_dataout.IN1
data[52] => l1_w4_n2_mux_dataout.IN1
data[53] => l1_w5_n2_mux_dataout.IN1
data[54] => l1_w6_n2_mux_dataout.IN1
data[55] => l1_w7_n2_mux_dataout.IN1
data[56] => l1_w8_n2_mux_dataout.IN1
data[57] => l1_w9_n2_mux_dataout.IN1
data[58] => l1_w10_n2_mux_dataout.IN1
data[59] => l1_w11_n2_mux_dataout.IN1
data[60] => l1_w0_n2_mux_dataout.IN1
data[61] => l1_w1_n2_mux_dataout.IN1
data[62] => l1_w2_n2_mux_dataout.IN1
data[63] => l1_w3_n2_mux_dataout.IN1
data[64] => l1_w4_n2_mux_dataout.IN1
data[65] => l1_w5_n2_mux_dataout.IN1
data[66] => l1_w6_n2_mux_dataout.IN1
data[67] => l1_w7_n2_mux_dataout.IN1
data[68] => l1_w8_n2_mux_dataout.IN1
data[69] => l1_w9_n2_mux_dataout.IN1
data[70] => l1_w10_n2_mux_dataout.IN1
data[71] => l1_w11_n2_mux_dataout.IN1
data[72] => l1_w0_n3_mux_dataout.IN1
data[73] => l1_w1_n3_mux_dataout.IN1
data[74] => l1_w2_n3_mux_dataout.IN1
data[75] => l1_w3_n3_mux_dataout.IN1
data[76] => l1_w4_n3_mux_dataout.IN1
data[77] => l1_w5_n3_mux_dataout.IN1
data[78] => l1_w6_n3_mux_dataout.IN1
data[79] => l1_w7_n3_mux_dataout.IN1
data[80] => l1_w8_n3_mux_dataout.IN1
data[81] => l1_w9_n3_mux_dataout.IN1
data[82] => l1_w10_n3_mux_dataout.IN1
data[83] => l1_w11_n3_mux_dataout.IN1
data[84] => l1_w0_n3_mux_dataout.IN1
data[85] => l1_w1_n3_mux_dataout.IN1
data[86] => l1_w2_n3_mux_dataout.IN1
data[87] => l1_w3_n3_mux_dataout.IN1
data[88] => l1_w4_n3_mux_dataout.IN1
data[89] => l1_w5_n3_mux_dataout.IN1
data[90] => l1_w6_n3_mux_dataout.IN1
data[91] => l1_w7_n3_mux_dataout.IN1
data[92] => l1_w8_n3_mux_dataout.IN1
data[93] => l1_w9_n3_mux_dataout.IN1
data[94] => l1_w10_n3_mux_dataout.IN1
data[95] => l1_w11_n3_mux_dataout.IN1
result[0] <= l3_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l3_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l3_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l3_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l3_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l3_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l3_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l3_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l3_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l3_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l3_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l3_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n2_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n3_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w0_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n1_mux_dataout.IN0
sel[1] => _.IN0
sel[2] => l3_w0_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w10_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w11_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w1_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w2_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w3_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w4_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w5_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w6_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w7_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w8_n0_mux_dataout.IN0
sel[2] => _.IN0
sel[2] => l3_w9_n0_mux_dataout.IN0
sel[2] => _.IN0


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|cntr_4ib:rd_ptr_count
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC_CAMERA|STORE_FRAME_ODD:iFRAME_ODD|FIFO_FRAME_RED_SMALL:frame_buffer_odd|scfifo:scfifo_component|scfifo_s891:auto_generated|a_dpfifo_3f91:dpfifo|cntr_4ib:wr_ptr
aclr => counter_reg_bit[15].IN0
clock => counter_reg_bit[15].CLK
clock => counter_reg_bit[14].CLK
clock => counter_reg_bit[13].CLK
clock => counter_reg_bit[12].CLK
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= counter_reg_bit[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= counter_reg_bit[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= counter_reg_bit[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= counter_reg_bit[15].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN1
sclr => counter_reg_bit[15].SCLR
sclr => counter_reg_bit[14].SCLR
sclr => counter_reg_bit[13].SCLR
sclr => counter_reg_bit[12].SCLR
sclr => counter_reg_bit[11].SCLR
sclr => counter_reg_bit[10].SCLR
sclr => counter_reg_bit[9].SCLR
sclr => counter_reg_bit[8].SCLR
sclr => counter_reg_bit[7].SCLR
sclr => counter_reg_bit[6].SCLR
sclr => counter_reg_bit[5].SCLR
sclr => counter_reg_bit[4].SCLR
sclr => counter_reg_bit[3].SCLR
sclr => counter_reg_bit[2].SCLR
sclr => counter_reg_bit[1].SCLR
sclr => counter_reg_bit[0].SCLR


|DE1_SoC_CAMERA|MEAN_COORDS:iCOORDS
iCLK => counter[0].CLK
iCLK => counter[1].CLK
iCLK => counter[2].CLK
iCLK => counter[3].CLK
iCLK => counter[4].CLK
iCLK => counter[5].CLK
iCLK => counter[6].CLK
iCLK => counter[7].CLK
iCLK => counter[8].CLK
iCLK => counter[9].CLK
iCLK => counter[10].CLK
iCLK => counter[11].CLK
iCLK => counter[12].CLK
iCLK => counter[13].CLK
iCLK => counter[14].CLK
iCLK => counter[15].CLK
iCLK => Y_cord_sum[0].CLK
iCLK => Y_cord_sum[1].CLK
iCLK => Y_cord_sum[2].CLK
iCLK => Y_cord_sum[3].CLK
iCLK => Y_cord_sum[4].CLK
iCLK => Y_cord_sum[5].CLK
iCLK => Y_cord_sum[6].CLK
iCLK => Y_cord_sum[7].CLK
iCLK => Y_cord_sum[8].CLK
iCLK => Y_cord_sum[9].CLK
iCLK => Y_cord_sum[10].CLK
iCLK => Y_cord_sum[11].CLK
iCLK => Y_cord_sum[12].CLK
iCLK => Y_cord_sum[13].CLK
iCLK => Y_cord_sum[14].CLK
iCLK => Y_cord_sum[15].CLK
iCLK => Y_cord_sum[16].CLK
iCLK => Y_cord_sum[17].CLK
iCLK => Y_cord_sum[18].CLK
iCLK => Y_cord_sum[19].CLK
iCLK => Y_cord_sum[20].CLK
iCLK => Y_cord_sum[21].CLK
iCLK => Y_cord_sum[22].CLK
iCLK => Y_cord_sum[23].CLK
iCLK => Y_cord_sum[24].CLK
iCLK => Y_cord_sum[25].CLK
iCLK => Y_cord_sum[26].CLK
iCLK => Y_cord_sum[27].CLK
iCLK => Y_cord_sum[28].CLK
iCLK => Y_cord_sum[29].CLK
iCLK => Y_cord_sum[30].CLK
iCLK => Y_cord_sum[31].CLK
iCLK => X_cord_sum[0].CLK
iCLK => X_cord_sum[1].CLK
iCLK => X_cord_sum[2].CLK
iCLK => X_cord_sum[3].CLK
iCLK => X_cord_sum[4].CLK
iCLK => X_cord_sum[5].CLK
iCLK => X_cord_sum[6].CLK
iCLK => X_cord_sum[7].CLK
iCLK => X_cord_sum[8].CLK
iCLK => X_cord_sum[9].CLK
iCLK => X_cord_sum[10].CLK
iCLK => X_cord_sum[11].CLK
iCLK => X_cord_sum[12].CLK
iCLK => X_cord_sum[13].CLK
iCLK => X_cord_sum[14].CLK
iCLK => X_cord_sum[15].CLK
iCLK => X_cord_sum[16].CLK
iCLK => X_cord_sum[17].CLK
iCLK => X_cord_sum[18].CLK
iCLK => X_cord_sum[19].CLK
iCLK => X_cord_sum[20].CLK
iCLK => X_cord_sum[21].CLK
iCLK => X_cord_sum[22].CLK
iCLK => X_cord_sum[23].CLK
iCLK => X_cord_sum[24].CLK
iCLK => X_cord_sum[25].CLK
iCLK => X_cord_sum[26].CLK
iCLK => X_cord_sum[27].CLK
iCLK => X_cord_sum[28].CLK
iCLK => X_cord_sum[29].CLK
iCLK => X_cord_sum[30].CLK
iCLK => X_cord_sum[31].CLK
iCLK => iFVAL_ff.CLK
iCLK => state~1.DATAIN
iRST => counter[0].ACLR
iRST => counter[1].ACLR
iRST => counter[2].ACLR
iRST => counter[3].ACLR
iRST => counter[4].ACLR
iRST => counter[5].ACLR
iRST => counter[6].ACLR
iRST => counter[7].ACLR
iRST => counter[8].ACLR
iRST => counter[9].ACLR
iRST => counter[10].ACLR
iRST => counter[11].ACLR
iRST => counter[12].ACLR
iRST => counter[13].ACLR
iRST => counter[14].ACLR
iRST => counter[15].ACLR
iRST => Y_cord_sum[0].ACLR
iRST => Y_cord_sum[1].ACLR
iRST => Y_cord_sum[2].ACLR
iRST => Y_cord_sum[3].ACLR
iRST => Y_cord_sum[4].ACLR
iRST => Y_cord_sum[5].ACLR
iRST => Y_cord_sum[6].ACLR
iRST => Y_cord_sum[7].ACLR
iRST => Y_cord_sum[8].ACLR
iRST => Y_cord_sum[9].ACLR
iRST => Y_cord_sum[10].ACLR
iRST => Y_cord_sum[11].ACLR
iRST => Y_cord_sum[12].ACLR
iRST => Y_cord_sum[13].ACLR
iRST => Y_cord_sum[14].ACLR
iRST => Y_cord_sum[15].ACLR
iRST => Y_cord_sum[16].ACLR
iRST => Y_cord_sum[17].ACLR
iRST => Y_cord_sum[18].ACLR
iRST => Y_cord_sum[19].ACLR
iRST => Y_cord_sum[20].ACLR
iRST => Y_cord_sum[21].ACLR
iRST => Y_cord_sum[22].ACLR
iRST => Y_cord_sum[23].ACLR
iRST => Y_cord_sum[24].ACLR
iRST => Y_cord_sum[25].ACLR
iRST => Y_cord_sum[26].ACLR
iRST => Y_cord_sum[27].ACLR
iRST => Y_cord_sum[28].ACLR
iRST => Y_cord_sum[29].ACLR
iRST => Y_cord_sum[30].ACLR
iRST => Y_cord_sum[31].ACLR
iRST => X_cord_sum[0].ACLR
iRST => X_cord_sum[1].ACLR
iRST => X_cord_sum[2].ACLR
iRST => X_cord_sum[3].ACLR
iRST => X_cord_sum[4].ACLR
iRST => X_cord_sum[5].ACLR
iRST => X_cord_sum[6].ACLR
iRST => X_cord_sum[7].ACLR
iRST => X_cord_sum[8].ACLR
iRST => X_cord_sum[9].ACLR
iRST => X_cord_sum[10].ACLR
iRST => X_cord_sum[11].ACLR
iRST => X_cord_sum[12].ACLR
iRST => X_cord_sum[13].ACLR
iRST => X_cord_sum[14].ACLR
iRST => X_cord_sum[15].ACLR
iRST => X_cord_sum[16].ACLR
iRST => X_cord_sum[17].ACLR
iRST => X_cord_sum[18].ACLR
iRST => X_cord_sum[19].ACLR
iRST => X_cord_sum[20].ACLR
iRST => X_cord_sum[21].ACLR
iRST => X_cord_sum[22].ACLR
iRST => X_cord_sum[23].ACLR
iRST => X_cord_sum[24].ACLR
iRST => X_cord_sum[25].ACLR
iRST => X_cord_sum[26].ACLR
iRST => X_cord_sum[27].ACLR
iRST => X_cord_sum[28].ACLR
iRST => X_cord_sum[29].ACLR
iRST => X_cord_sum[30].ACLR
iRST => X_cord_sum[31].ACLR
iRST => state~3.DATAIN
iFVAL => iFVAL_ff.DATAIN
iFVAL => Equal0.IN1
iFVAL => Equal2.IN0
iX_Cont[0] => Add0.IN32
iX_Cont[1] => Add0.IN31
iX_Cont[2] => Add0.IN30
iX_Cont[3] => Add0.IN29
iX_Cont[4] => Add0.IN28
iX_Cont[5] => Add0.IN27
iX_Cont[6] => Add0.IN26
iX_Cont[7] => Add0.IN25
iX_Cont[8] => Add0.IN24
iX_Cont[9] => Add0.IN23
iY_Cont[0] => Add1.IN32
iY_Cont[1] => Add1.IN31
iY_Cont[2] => Add1.IN30
iY_Cont[3] => Add1.IN29
iY_Cont[4] => Add1.IN28
iY_Cont[5] => Add1.IN27
iY_Cont[6] => Add1.IN26
iY_Cont[7] => Add1.IN25
iY_Cont[8] => Add1.IN24
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => X_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => Y_cord_sum.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
iObjectDetected => counter.OUTPUTSELECT
oX_Cent[0] <= oX_Cent[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[1] <= oX_Cent[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[2] <= oX_Cent[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[3] <= oX_Cent[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[4] <= oX_Cent[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[5] <= oX_Cent[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[6] <= oX_Cent[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[7] <= oX_Cent[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[8] <= oX_Cent[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[9] <= oX_Cent[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[0] <= oY_Cent[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[1] <= oY_Cent[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[2] <= oY_Cent[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[3] <= oY_Cent[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[4] <= oY_Cent[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[5] <= oY_Cent[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[6] <= oY_Cent[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[7] <= oY_Cent[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[8] <= oY_Cent[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
oCent_Val <= oCent_Val.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|test_all_cords:itest
iCLK => falling_iFVAL.CLK
iCLK => oCent_Val~reg0.CLK
iCLK => oY_Cent[0]~reg0.CLK
iCLK => oY_Cent[1]~reg0.CLK
iCLK => oY_Cent[2]~reg0.CLK
iCLK => oY_Cent[3]~reg0.CLK
iCLK => oY_Cent[4]~reg0.CLK
iCLK => oY_Cent[5]~reg0.CLK
iCLK => oY_Cent[6]~reg0.CLK
iCLK => oY_Cent[7]~reg0.CLK
iCLK => oY_Cent[8]~reg0.CLK
iCLK => oX_Cent[0]~reg0.CLK
iCLK => oX_Cent[1]~reg0.CLK
iCLK => oX_Cent[2]~reg0.CLK
iCLK => oX_Cent[3]~reg0.CLK
iCLK => oX_Cent[4]~reg0.CLK
iCLK => oX_Cent[5]~reg0.CLK
iCLK => oX_Cent[6]~reg0.CLK
iCLK => oX_Cent[7]~reg0.CLK
iCLK => oX_Cent[8]~reg0.CLK
iCLK => oX_Cent[9]~reg0.CLK
iCLK => iFVAL_ff.CLK
iRST => oCent_Val~reg0.ACLR
iRST => oY_Cent[0]~reg0.ACLR
iRST => oY_Cent[1]~reg0.ACLR
iRST => oY_Cent[2]~reg0.ACLR
iRST => oY_Cent[3]~reg0.ACLR
iRST => oY_Cent[4]~reg0.ACLR
iRST => oY_Cent[5]~reg0.ACLR
iRST => oY_Cent[6]~reg0.ACLR
iRST => oY_Cent[7]~reg0.ACLR
iRST => oY_Cent[8]~reg0.ACLR
iRST => oX_Cent[0]~reg0.ACLR
iRST => oX_Cent[1]~reg0.ACLR
iRST => oX_Cent[2]~reg0.ACLR
iRST => oX_Cent[3]~reg0.ACLR
iRST => oX_Cent[4]~reg0.ACLR
iRST => oX_Cent[5]~reg0.ACLR
iRST => oX_Cent[6]~reg0.ACLR
iRST => oX_Cent[7]~reg0.ACLR
iRST => oX_Cent[8]~reg0.ACLR
iRST => oX_Cent[9]~reg0.ACLR
iRST => falling_iFVAL.ACLR
Frame_Cont[0] => LessThan0.IN64
Frame_Cont[1] => LessThan0.IN63
Frame_Cont[2] => LessThan0.IN62
Frame_Cont[3] => LessThan0.IN61
Frame_Cont[4] => LessThan0.IN60
Frame_Cont[5] => LessThan0.IN59
Frame_Cont[6] => LessThan0.IN58
Frame_Cont[7] => LessThan0.IN57
Frame_Cont[8] => LessThan0.IN56
Frame_Cont[9] => LessThan0.IN55
Frame_Cont[10] => LessThan0.IN54
Frame_Cont[11] => LessThan0.IN53
Frame_Cont[12] => LessThan0.IN52
Frame_Cont[13] => LessThan0.IN51
Frame_Cont[14] => LessThan0.IN50
Frame_Cont[15] => LessThan0.IN49
Frame_Cont[16] => LessThan0.IN48
Frame_Cont[17] => LessThan0.IN47
Frame_Cont[18] => LessThan0.IN46
Frame_Cont[19] => LessThan0.IN45
Frame_Cont[20] => LessThan0.IN44
Frame_Cont[21] => LessThan0.IN43
Frame_Cont[22] => LessThan0.IN42
Frame_Cont[23] => LessThan0.IN41
Frame_Cont[24] => LessThan0.IN40
Frame_Cont[25] => LessThan0.IN39
Frame_Cont[26] => LessThan0.IN38
Frame_Cont[27] => LessThan0.IN37
Frame_Cont[28] => LessThan0.IN36
Frame_Cont[29] => LessThan0.IN35
Frame_Cont[30] => LessThan0.IN34
Frame_Cont[31] => LessThan0.IN33
iFVAL => iFVAL_ff.DATAIN
iFVAL => Equal0.IN1
oX_Cent[0] <= oX_Cent[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[1] <= oX_Cent[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[2] <= oX_Cent[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[3] <= oX_Cent[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[4] <= oX_Cent[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[5] <= oX_Cent[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[6] <= oX_Cent[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[7] <= oX_Cent[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[8] <= oX_Cent[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oX_Cent[9] <= oX_Cent[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[0] <= oY_Cent[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[1] <= oY_Cent[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[2] <= oY_Cent[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[3] <= oY_Cent[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[4] <= oY_Cent[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[5] <= oY_Cent[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[6] <= oY_Cent[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[7] <= oY_Cent[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oY_Cent[8] <= oY_Cent[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oCent_Val <= oCent_Val~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|tracking_buffer:tracking_buffer
clk => clk.IN1
rst_n => rst_n.IN1
oCent_Val => oCent_Val.IN1
on_screen <= on_screen_intermediate.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|tracking_buffer:tracking_buffer|timer:fire_timer
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => state~1.DATAIN
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => counter[24].ACLR
rst_n => counter[25].ACLR
rst_n => state~3.DATAIN
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => state_next.OUTPUTSELECT
stop => state_next.OUTPUTSELECT
stop => always1.IN0
start => always1.IN1
done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|coordinate_latch:coordinate_buffer
rst_n => intermediate_x[9].ACLR
rst_n => intermediate_x[8].PRESET
rst_n => intermediate_x[7].ACLR
rst_n => intermediate_x[6].PRESET
rst_n => intermediate_x[5].ACLR
rst_n => intermediate_x[4].ACLR
rst_n => intermediate_x[3].ACLR
rst_n => intermediate_x[2].ACLR
rst_n => intermediate_x[1].ACLR
rst_n => intermediate_x[0].ACLR
rst_n => intermediate_y[8].ACLR
rst_n => intermediate_y[7].PRESET
rst_n => intermediate_y[6].PRESET
rst_n => intermediate_y[5].PRESET
rst_n => intermediate_y[4].PRESET
rst_n => intermediate_y[3].ACLR
rst_n => intermediate_y[2].ACLR
rst_n => intermediate_y[1].ACLR
rst_n => intermediate_y[0].ACLR
oCent_Val => intermediate_x[9].LATCH_ENABLE
oCent_Val => intermediate_x[8].LATCH_ENABLE
oCent_Val => intermediate_x[7].LATCH_ENABLE
oCent_Val => intermediate_x[6].LATCH_ENABLE
oCent_Val => intermediate_x[5].LATCH_ENABLE
oCent_Val => intermediate_x[4].LATCH_ENABLE
oCent_Val => intermediate_x[3].LATCH_ENABLE
oCent_Val => intermediate_x[2].LATCH_ENABLE
oCent_Val => intermediate_x[1].LATCH_ENABLE
oCent_Val => intermediate_x[0].LATCH_ENABLE
oCent_Val => intermediate_y[8].LATCH_ENABLE
oCent_Val => intermediate_y[7].LATCH_ENABLE
oCent_Val => intermediate_y[6].LATCH_ENABLE
oCent_Val => intermediate_y[5].LATCH_ENABLE
oCent_Val => intermediate_y[4].LATCH_ENABLE
oCent_Val => intermediate_y[3].LATCH_ENABLE
oCent_Val => intermediate_y[2].LATCH_ENABLE
oCent_Val => intermediate_y[1].LATCH_ENABLE
oCent_Val => intermediate_y[0].LATCH_ENABLE
oX_Cent[0] => intermediate_x[0].DATAIN
oX_Cent[1] => intermediate_x[1].DATAIN
oX_Cent[2] => intermediate_x[2].DATAIN
oX_Cent[3] => intermediate_x[3].DATAIN
oX_Cent[4] => intermediate_x[4].DATAIN
oX_Cent[5] => intermediate_x[5].DATAIN
oX_Cent[6] => intermediate_x[6].DATAIN
oX_Cent[7] => intermediate_x[7].DATAIN
oX_Cent[8] => intermediate_x[8].DATAIN
oX_Cent[9] => intermediate_x[9].DATAIN
oY_Cent[0] => intermediate_y[0].DATAIN
oY_Cent[1] => intermediate_y[1].DATAIN
oY_Cent[2] => intermediate_y[2].DATAIN
oY_Cent[3] => intermediate_y[3].DATAIN
oY_Cent[4] => intermediate_y[4].DATAIN
oY_Cent[5] => intermediate_y[5].DATAIN
oY_Cent[6] => intermediate_y[6].DATAIN
oY_Cent[7] => intermediate_y[7].DATAIN
oY_Cent[8] => intermediate_y[8].DATAIN
tracked_coordinates_x[0] <= intermediate_x[0].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[1] <= intermediate_x[1].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[2] <= intermediate_x[2].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[3] <= intermediate_x[3].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[4] <= intermediate_x[4].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[5] <= intermediate_x[5].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[6] <= intermediate_x[6].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[7] <= intermediate_x[7].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[8] <= intermediate_x[8].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_x[9] <= intermediate_x[9].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[0] <= intermediate_y[0].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[1] <= intermediate_y[1].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[2] <= intermediate_y[2].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[3] <= intermediate_y[3].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[4] <= intermediate_y[4].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[5] <= intermediate_y[5].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[6] <= intermediate_y[6].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[7] <= intermediate_y[7].DB_MAX_OUTPUT_PORT_TYPE
tracked_coordinates_y[8] <= intermediate_y[8].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|state_machine:state_machine
clk => clk.IN1
rst_n => rst_n.IN1
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => state_next.OUTPUTSELECT
on_screen => timer_stop.IN1
tracked_coordinates_x[0] => driven_coordinates_x.DATAA
tracked_coordinates_x[1] => driven_coordinates_x.DATAA
tracked_coordinates_x[2] => driven_coordinates_x.DATAA
tracked_coordinates_x[3] => driven_coordinates_x.DATAA
tracked_coordinates_x[4] => driven_coordinates_x.DATAA
tracked_coordinates_x[5] => driven_coordinates_x.DATAA
tracked_coordinates_x[6] => driven_coordinates_x.DATAA
tracked_coordinates_x[7] => driven_coordinates_x.DATAA
tracked_coordinates_x[8] => driven_coordinates_x.DATAA
tracked_coordinates_x[9] => driven_coordinates_x.DATAA
tracked_coordinates_y[0] => driven_coordinates_y.DATAA
tracked_coordinates_y[1] => driven_coordinates_y.DATAA
tracked_coordinates_y[2] => driven_coordinates_y.DATAA
tracked_coordinates_y[3] => driven_coordinates_y.DATAA
tracked_coordinates_y[4] => driven_coordinates_y.DATAA
tracked_coordinates_y[5] => driven_coordinates_y.DATAA
tracked_coordinates_y[6] => driven_coordinates_y.DATAA
tracked_coordinates_y[7] => driven_coordinates_y.DATAA
tracked_coordinates_y[8] => driven_coordinates_y.DATAA
driven_coordinates_x[0] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[1] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[2] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[3] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[4] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[5] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[6] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[7] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[8] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_x[9] <= driven_coordinates_x.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[0] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[1] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[2] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[3] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[4] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[5] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[6] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[7] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
driven_coordinates_y[8] <= driven_coordinates_y.DB_MAX_OUTPUT_PORT_TYPE
fire <= fire.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|state_machine:state_machine|timer:fire_timer
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => state~1.DATAIN
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => counter[11].ACLR
rst_n => counter[12].ACLR
rst_n => counter[13].ACLR
rst_n => counter[14].ACLR
rst_n => counter[15].ACLR
rst_n => counter[16].ACLR
rst_n => counter[17].ACLR
rst_n => counter[18].ACLR
rst_n => counter[19].ACLR
rst_n => counter[20].ACLR
rst_n => counter[21].ACLR
rst_n => counter[22].ACLR
rst_n => counter[23].ACLR
rst_n => state~3.DATAIN
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => counter_next.OUTPUTSELECT
stop => state_next.OUTPUTSELECT
stop => state_next.OUTPUTSELECT
stop => always1.IN0
start => always1.IN1
done <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|servo:SERVO_PAN
clk => clk.IN1
rst_n => rst_n.IN1
pulse_width[0] => LessThan0.IN16
pulse_width[1] => LessThan0.IN15
pulse_width[2] => LessThan0.IN14
pulse_width[3] => Add0.IN16
pulse_width[4] => Add0.IN15
pulse_width[5] => Add0.IN14
pulse_width[6] => Add0.IN13
pulse_width[7] => Add0.IN12
pulse_width[8] => Add0.IN11
pulse_width[9] => Add0.IN10
pulse_width[10] => Add0.IN9
pwm_pin <= pwm_pin~reg0.DB_MAX_OUTPUT_PORT_TYPE
open <= open~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|servo:SERVO_PAN|counter:CLOCK_GEN
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => counter[5]~reg0.CLK
clk => counter[6]~reg0.CLK
clk => counter[7]~reg0.CLK
clk => counter[8]~reg0.CLK
clk => counter[9]~reg0.CLK
clk => counter[10]~reg0.CLK
clk => counter[11]~reg0.CLK
clk => counter[12]~reg0.CLK
clk => counter[13]~reg0.CLK
clk => counter[14]~reg0.CLK
clk => counter[15]~reg0.CLK
clk => tick_counter[0].CLK
clk => tick_counter[1].CLK
clk => tick_counter[2].CLK
clk => tick_counter[3].CLK
clk => tick_counter[4].CLK
clk => tick_counter[5].CLK
clk => tick.CLK
rst_n => counter[0]~reg0.ACLR
rst_n => counter[1]~reg0.ACLR
rst_n => counter[2]~reg0.ACLR
rst_n => counter[3]~reg0.ACLR
rst_n => counter[4]~reg0.ACLR
rst_n => counter[5]~reg0.ACLR
rst_n => counter[6]~reg0.ACLR
rst_n => counter[7]~reg0.ACLR
rst_n => counter[8]~reg0.ACLR
rst_n => counter[9]~reg0.ACLR
rst_n => counter[10]~reg0.ACLR
rst_n => counter[11]~reg0.ACLR
rst_n => counter[12]~reg0.ACLR
rst_n => counter[13]~reg0.ACLR
rst_n => counter[14]~reg0.ACLR
rst_n => counter[15]~reg0.ACLR
rst_n => tick_counter[0].ACLR
rst_n => tick_counter[1].ACLR
rst_n => tick_counter[2].ACLR
rst_n => tick_counter[3].ACLR
rst_n => tick_counter[4].ACLR
rst_n => tick_counter[5].ACLR
rst_n => tick.ACLR
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[12] <= counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[13] <= counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[14] <= counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[15] <= counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|servo:SERVO_TILT
clk => clk.IN1
rst_n => rst_n.IN1
pulse_width[0] => LessThan0.IN16
pulse_width[1] => LessThan0.IN15
pulse_width[2] => LessThan0.IN14
pulse_width[3] => Add0.IN16
pulse_width[4] => Add0.IN15
pulse_width[5] => Add0.IN14
pulse_width[6] => Add0.IN13
pulse_width[7] => Add0.IN12
pulse_width[8] => Add0.IN11
pulse_width[9] => Add0.IN10
pulse_width[10] => Add0.IN9
pwm_pin <= pwm_pin~reg0.DB_MAX_OUTPUT_PORT_TYPE
open <= open~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|servo:SERVO_TILT|counter:CLOCK_GEN
clk => counter[0]~reg0.CLK
clk => counter[1]~reg0.CLK
clk => counter[2]~reg0.CLK
clk => counter[3]~reg0.CLK
clk => counter[4]~reg0.CLK
clk => counter[5]~reg0.CLK
clk => counter[6]~reg0.CLK
clk => counter[7]~reg0.CLK
clk => counter[8]~reg0.CLK
clk => counter[9]~reg0.CLK
clk => counter[10]~reg0.CLK
clk => counter[11]~reg0.CLK
clk => counter[12]~reg0.CLK
clk => counter[13]~reg0.CLK
clk => counter[14]~reg0.CLK
clk => counter[15]~reg0.CLK
clk => tick_counter[0].CLK
clk => tick_counter[1].CLK
clk => tick_counter[2].CLK
clk => tick_counter[3].CLK
clk => tick_counter[4].CLK
clk => tick_counter[5].CLK
clk => tick.CLK
rst_n => counter[0]~reg0.ACLR
rst_n => counter[1]~reg0.ACLR
rst_n => counter[2]~reg0.ACLR
rst_n => counter[3]~reg0.ACLR
rst_n => counter[4]~reg0.ACLR
rst_n => counter[5]~reg0.ACLR
rst_n => counter[6]~reg0.ACLR
rst_n => counter[7]~reg0.ACLR
rst_n => counter[8]~reg0.ACLR
rst_n => counter[9]~reg0.ACLR
rst_n => counter[10]~reg0.ACLR
rst_n => counter[11]~reg0.ACLR
rst_n => counter[12]~reg0.ACLR
rst_n => counter[13]~reg0.ACLR
rst_n => counter[14]~reg0.ACLR
rst_n => counter[15]~reg0.ACLR
rst_n => tick_counter[0].ACLR
rst_n => tick_counter[1].ACLR
rst_n => tick_counter[2].ACLR
rst_n => tick_counter[3].ACLR
rst_n => tick_counter[4].ACLR
rst_n => tick_counter[5].ACLR
rst_n => tick.ACLR
counter[0] <= counter[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[1] <= counter[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[2] <= counter[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[3] <= counter[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[4] <= counter[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[5] <= counter[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[6] <= counter[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[7] <= counter[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[8] <= counter[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[9] <= counter[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[10] <= counter[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[11] <= counter[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[12] <= counter[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[13] <= counter[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[14] <= counter[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counter[15] <= counter[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Coordinate_transform_v2:transform
x[0] => Mult0.IN14
x[1] => Mult0.IN13
x[2] => Mult0.IN12
x[3] => Mult0.IN11
x[4] => Mult0.IN10
x[5] => Mult0.IN9
x[6] => Mult0.IN8
x[7] => Mult0.IN7
x[8] => Mult0.IN6
x[9] => Mult0.IN5
y[0] => Mult1.IN13
y[1] => Mult1.IN12
y[2] => Mult1.IN11
y[3] => Mult1.IN10
y[4] => Mult1.IN9
y[5] => Mult1.IN8
y[6] => Mult1.IN7
y[7] => Mult1.IN6
y[8] => Mult1.IN5
clk => tilt[0]~reg0.CLK
clk => tilt[1]~reg0.CLK
clk => tilt[2]~reg0.CLK
clk => tilt[3]~reg0.CLK
clk => tilt[4]~reg0.CLK
clk => tilt[5]~reg0.CLK
clk => tilt[6]~reg0.CLK
clk => tilt[7]~reg0.CLK
clk => tilt[8]~reg0.CLK
clk => tilt[9]~reg0.CLK
clk => tilt[10]~reg0.CLK
clk => pan[0]~reg0.CLK
clk => pan[1]~reg0.CLK
clk => pan[2]~reg0.CLK
clk => pan[3]~reg0.CLK
clk => pan[4]~reg0.CLK
clk => pan[5]~reg0.CLK
clk => pan[6]~reg0.CLK
clk => pan[7]~reg0.CLK
clk => pan[8]~reg0.CLK
clk => pan[9]~reg0.CLK
clk => pan[10]~reg0.CLK
clk => tilt_calc[0].CLK
clk => tilt_calc[1].CLK
clk => tilt_calc[2].CLK
clk => tilt_calc[3].CLK
clk => tilt_calc[4].CLK
clk => tilt_calc[5].CLK
clk => tilt_calc[6].CLK
clk => tilt_calc[7].CLK
clk => tilt_calc[8].CLK
clk => tilt_calc[9].CLK
clk => tilt_calc[10].CLK
clk => pan_calc[0].CLK
clk => pan_calc[1].CLK
clk => pan_calc[2].CLK
clk => pan_calc[3].CLK
clk => pan_calc[4].CLK
clk => pan_calc[5].CLK
clk => pan_calc[6].CLK
clk => pan_calc[7].CLK
clk => pan_calc[8].CLK
clk => pan_calc[9].CLK
clk => pan_calc[10].CLK
rst_n => tilt_calc[0].ACLR
rst_n => tilt_calc[1].ACLR
rst_n => tilt_calc[2].ACLR
rst_n => tilt_calc[3].ACLR
rst_n => tilt_calc[4].ACLR
rst_n => tilt_calc[5].ACLR
rst_n => tilt_calc[6].ACLR
rst_n => tilt_calc[7].ACLR
rst_n => tilt_calc[8].ACLR
rst_n => tilt_calc[9].ACLR
rst_n => tilt_calc[10].ACLR
rst_n => pan_calc[0].ACLR
rst_n => pan_calc[1].ACLR
rst_n => pan_calc[2].ACLR
rst_n => pan_calc[3].ACLR
rst_n => pan_calc[4].ACLR
rst_n => pan_calc[5].ACLR
rst_n => pan_calc[6].ACLR
rst_n => pan_calc[7].ACLR
rst_n => pan_calc[8].ACLR
rst_n => pan_calc[9].ACLR
rst_n => pan_calc[10].ACLR
rst_n => tilt[0]~reg0.ENA
rst_n => pan[10]~reg0.ENA
rst_n => pan[9]~reg0.ENA
rst_n => pan[8]~reg0.ENA
rst_n => pan[7]~reg0.ENA
rst_n => pan[6]~reg0.ENA
rst_n => pan[5]~reg0.ENA
rst_n => pan[4]~reg0.ENA
rst_n => pan[3]~reg0.ENA
rst_n => pan[2]~reg0.ENA
rst_n => pan[1]~reg0.ENA
rst_n => pan[0]~reg0.ENA
rst_n => tilt[10]~reg0.ENA
rst_n => tilt[9]~reg0.ENA
rst_n => tilt[8]~reg0.ENA
rst_n => tilt[7]~reg0.ENA
rst_n => tilt[6]~reg0.ENA
rst_n => tilt[5]~reg0.ENA
rst_n => tilt[4]~reg0.ENA
rst_n => tilt[3]~reg0.ENA
rst_n => tilt[2]~reg0.ENA
rst_n => tilt[1]~reg0.ENA
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
pan_ready => pan.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
tilt_ready => tilt.OUTPUTSELECT
pan[0] <= pan[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[1] <= pan[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[2] <= pan[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[3] <= pan[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[4] <= pan[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[5] <= pan[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[6] <= pan[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[7] <= pan[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[8] <= pan[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[9] <= pan[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pan[10] <= pan[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[0] <= tilt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[1] <= tilt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[2] <= tilt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[3] <= tilt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[4] <= tilt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[5] <= tilt[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[6] <= tilt[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[7] <= tilt[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[8] <= tilt[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[9] <= tilt[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tilt[10] <= tilt[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|SEG7_LUT_6:u5
oSEG0[0] <= SEG7_LUT:u0.port0
oSEG0[1] <= SEG7_LUT:u0.port0
oSEG0[2] <= SEG7_LUT:u0.port0
oSEG0[3] <= SEG7_LUT:u0.port0
oSEG0[4] <= SEG7_LUT:u0.port0
oSEG0[5] <= SEG7_LUT:u0.port0
oSEG0[6] <= SEG7_LUT:u0.port0
oSEG1[0] <= SEG7_LUT:u1.port0
oSEG1[1] <= SEG7_LUT:u1.port0
oSEG1[2] <= SEG7_LUT:u1.port0
oSEG1[3] <= SEG7_LUT:u1.port0
oSEG1[4] <= SEG7_LUT:u1.port0
oSEG1[5] <= SEG7_LUT:u1.port0
oSEG1[6] <= SEG7_LUT:u1.port0
oSEG2[0] <= SEG7_LUT:u2.port0
oSEG2[1] <= SEG7_LUT:u2.port0
oSEG2[2] <= SEG7_LUT:u2.port0
oSEG2[3] <= SEG7_LUT:u2.port0
oSEG2[4] <= SEG7_LUT:u2.port0
oSEG2[5] <= SEG7_LUT:u2.port0
oSEG2[6] <= SEG7_LUT:u2.port0
oSEG3[0] <= SEG7_LUT:u3.port0
oSEG3[1] <= SEG7_LUT:u3.port0
oSEG3[2] <= SEG7_LUT:u3.port0
oSEG3[3] <= SEG7_LUT:u3.port0
oSEG3[4] <= SEG7_LUT:u3.port0
oSEG3[5] <= SEG7_LUT:u3.port0
oSEG3[6] <= SEG7_LUT:u3.port0
oSEG4[0] <= SEG7_LUT:u4.port0
oSEG4[1] <= SEG7_LUT:u4.port0
oSEG4[2] <= SEG7_LUT:u4.port0
oSEG4[3] <= SEG7_LUT:u4.port0
oSEG4[4] <= SEG7_LUT:u4.port0
oSEG4[5] <= SEG7_LUT:u4.port0
oSEG4[6] <= SEG7_LUT:u4.port0
oSEG5[0] <= SEG7_LUT:u5.port0
oSEG5[1] <= SEG7_LUT:u5.port0
oSEG5[2] <= SEG7_LUT:u5.port0
oSEG5[3] <= SEG7_LUT:u5.port0
oSEG5[4] <= SEG7_LUT:u5.port0
oSEG5[5] <= SEG7_LUT:u5.port0
oSEG5[6] <= SEG7_LUT:u5.port0
iDIG[0] => iDIG[0].IN1
iDIG[1] => iDIG[1].IN1
iDIG[2] => iDIG[2].IN1
iDIG[3] => iDIG[3].IN1
iDIG[4] => iDIG[4].IN1
iDIG[5] => iDIG[5].IN1
iDIG[6] => iDIG[6].IN1
iDIG[7] => iDIG[7].IN1
iDIG[8] => iDIG[8].IN1
iDIG[9] => iDIG[9].IN1
iDIG[10] => iDIG[10].IN1
iDIG[11] => iDIG[11].IN1
iDIG[12] => iDIG[12].IN1
iDIG[13] => iDIG[13].IN1
iDIG[14] => iDIG[14].IN1
iDIG[15] => iDIG[15].IN1
iDIG[16] => iDIG[16].IN1
iDIG[17] => iDIG[17].IN1
iDIG[18] => iDIG[18].IN1
iDIG[19] => iDIG[19].IN1
iDIG[20] => iDIG[20].IN1
iDIG[21] => iDIG[21].IN1
iDIG[22] => iDIG[22].IN1
iDIG[23] => iDIG[23].IN1


|DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u0
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u1
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u2
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u3
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u4
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_SoC_CAMERA|SEG7_LUT_6:u5|SEG7_LUT:u5
oSEG[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
oSEG[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
oSEG[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
oSEG[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
oSEG[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
oSEG[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
oSEG[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
iDIG[0] => Decoder0.IN3
iDIG[1] => Decoder0.IN2
iDIG[2] => Decoder0.IN1
iDIG[3] => Decoder0.IN0


|DE1_SoC_CAMERA|sdram_pll:u6
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= sdram_pll_0002:sdram_pll_inst.outclk_0
outclk_1 <= sdram_pll_0002:sdram_pll_inst.outclk_1
outclk_2 <= sdram_pll_0002:sdram_pll_inst.outclk_2
outclk_3 <= sdram_pll_0002:sdram_pll_inst.outclk_3


|DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
outclk_3 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|DE1_SoC_CAMERA|sdram_pll:u6|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk => general[3].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
rst => general[3].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
outclk[3] <= general[3].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
cascade_out[3] <= <GND>
zdbfbclk <> <GND>


|DE1_SoC_CAMERA|Sdram_Control:u7
RESET_N => RESET_N.IN3
CLK => CLK.IN7
WR1_DATA[0] => WR1_DATA[0].IN1
WR1_DATA[1] => WR1_DATA[1].IN1
WR1_DATA[2] => WR1_DATA[2].IN1
WR1_DATA[3] => WR1_DATA[3].IN1
WR1_DATA[4] => WR1_DATA[4].IN1
WR1_DATA[5] => WR1_DATA[5].IN1
WR1_DATA[6] => WR1_DATA[6].IN1
WR1_DATA[7] => WR1_DATA[7].IN1
WR1_DATA[8] => WR1_DATA[8].IN1
WR1_DATA[9] => WR1_DATA[9].IN1
WR1_DATA[10] => WR1_DATA[10].IN1
WR1_DATA[11] => WR1_DATA[11].IN1
WR1_DATA[12] => WR1_DATA[12].IN1
WR1_DATA[13] => WR1_DATA[13].IN1
WR1_DATA[14] => WR1_DATA[14].IN1
WR1_DATA[15] => WR1_DATA[15].IN1
WR1 => WR1.IN1
WR1_ADDR[0] => rWR1_ADDR.DATAA
WR1_ADDR[0] => rWR1_ADDR[0].ADATA
WR1_ADDR[1] => rWR1_ADDR.DATAA
WR1_ADDR[1] => rWR1_ADDR[1].ADATA
WR1_ADDR[2] => rWR1_ADDR.DATAA
WR1_ADDR[2] => rWR1_ADDR[2].ADATA
WR1_ADDR[3] => rWR1_ADDR.DATAA
WR1_ADDR[3] => rWR1_ADDR[3].ADATA
WR1_ADDR[4] => rWR1_ADDR.DATAA
WR1_ADDR[4] => rWR1_ADDR[4].ADATA
WR1_ADDR[5] => rWR1_ADDR.DATAA
WR1_ADDR[5] => rWR1_ADDR[5].ADATA
WR1_ADDR[6] => rWR1_ADDR.DATAA
WR1_ADDR[6] => rWR1_ADDR[6].ADATA
WR1_ADDR[7] => rWR1_ADDR.DATAA
WR1_ADDR[7] => rWR1_ADDR[7].ADATA
WR1_ADDR[8] => rWR1_ADDR.DATAA
WR1_ADDR[8] => rWR1_ADDR[8].ADATA
WR1_ADDR[9] => rWR1_ADDR.DATAA
WR1_ADDR[9] => rWR1_ADDR[9].ADATA
WR1_ADDR[10] => rWR1_ADDR.DATAA
WR1_ADDR[10] => rWR1_ADDR[10].ADATA
WR1_ADDR[11] => rWR1_ADDR.DATAA
WR1_ADDR[11] => rWR1_ADDR[11].ADATA
WR1_ADDR[12] => rWR1_ADDR.DATAA
WR1_ADDR[12] => rWR1_ADDR[12].ADATA
WR1_ADDR[13] => rWR1_ADDR.DATAA
WR1_ADDR[13] => rWR1_ADDR[13].ADATA
WR1_ADDR[14] => rWR1_ADDR.DATAA
WR1_ADDR[14] => rWR1_ADDR[14].ADATA
WR1_ADDR[15] => rWR1_ADDR.DATAA
WR1_ADDR[15] => rWR1_ADDR[15].ADATA
WR1_ADDR[16] => rWR1_ADDR.DATAA
WR1_ADDR[16] => rWR1_ADDR[16].ADATA
WR1_ADDR[17] => rWR1_ADDR.DATAA
WR1_ADDR[17] => rWR1_ADDR[17].ADATA
WR1_ADDR[18] => rWR1_ADDR.DATAA
WR1_ADDR[18] => rWR1_ADDR[18].ADATA
WR1_ADDR[19] => rWR1_ADDR.DATAA
WR1_ADDR[19] => rWR1_ADDR[19].ADATA
WR1_ADDR[20] => rWR1_ADDR.DATAA
WR1_ADDR[20] => rWR1_ADDR[20].ADATA
WR1_ADDR[21] => rWR1_ADDR.DATAA
WR1_ADDR[21] => rWR1_ADDR[21].ADATA
WR1_ADDR[22] => rWR1_ADDR.DATAA
WR1_ADDR[22] => rWR1_ADDR[22].ADATA
WR1_MAX_ADDR[0] => rWR1_MAX_ADDR[0].DATAIN
WR1_MAX_ADDR[1] => rWR1_MAX_ADDR[1].DATAIN
WR1_MAX_ADDR[2] => rWR1_MAX_ADDR[2].DATAIN
WR1_MAX_ADDR[3] => rWR1_MAX_ADDR[3].DATAIN
WR1_MAX_ADDR[4] => rWR1_MAX_ADDR[4].DATAIN
WR1_MAX_ADDR[5] => rWR1_MAX_ADDR[5].DATAIN
WR1_MAX_ADDR[6] => rWR1_MAX_ADDR[6].DATAIN
WR1_MAX_ADDR[7] => rWR1_MAX_ADDR[7].DATAIN
WR1_MAX_ADDR[8] => rWR1_MAX_ADDR[8].DATAIN
WR1_MAX_ADDR[9] => rWR1_MAX_ADDR[9].DATAIN
WR1_MAX_ADDR[10] => rWR1_MAX_ADDR[10].DATAIN
WR1_MAX_ADDR[11] => rWR1_MAX_ADDR[11].DATAIN
WR1_MAX_ADDR[12] => rWR1_MAX_ADDR[12].DATAIN
WR1_MAX_ADDR[13] => rWR1_MAX_ADDR[13].DATAIN
WR1_MAX_ADDR[14] => rWR1_MAX_ADDR[14].DATAIN
WR1_MAX_ADDR[15] => rWR1_MAX_ADDR[15].DATAIN
WR1_MAX_ADDR[16] => rWR1_MAX_ADDR[16].DATAIN
WR1_MAX_ADDR[17] => rWR1_MAX_ADDR[17].DATAIN
WR1_MAX_ADDR[18] => rWR1_MAX_ADDR[18].DATAIN
WR1_MAX_ADDR[19] => rWR1_MAX_ADDR[19].DATAIN
WR1_MAX_ADDR[20] => rWR1_MAX_ADDR[20].DATAIN
WR1_MAX_ADDR[21] => rWR1_MAX_ADDR[21].DATAIN
WR1_MAX_ADDR[22] => rWR1_MAX_ADDR[22].DATAIN
WR1_LENGTH[0] => rWR1_LENGTH[0].DATAIN
WR1_LENGTH[1] => rWR1_LENGTH[1].DATAIN
WR1_LENGTH[2] => rWR1_LENGTH[2].DATAIN
WR1_LENGTH[3] => rWR1_LENGTH[3].DATAIN
WR1_LENGTH[4] => rWR1_LENGTH[4].DATAIN
WR1_LENGTH[5] => rWR1_LENGTH[5].DATAIN
WR1_LENGTH[6] => rWR1_LENGTH[6].DATAIN
WR1_LENGTH[7] => rWR1_LENGTH[7].DATAIN
WR1_LOAD => WR1_LOAD.IN1
WR1_CLK => WR1_CLK.IN1
WR2_DATA[0] => WR2_DATA[0].IN1
WR2_DATA[1] => WR2_DATA[1].IN1
WR2_DATA[2] => WR2_DATA[2].IN1
WR2_DATA[3] => WR2_DATA[3].IN1
WR2_DATA[4] => WR2_DATA[4].IN1
WR2_DATA[5] => WR2_DATA[5].IN1
WR2_DATA[6] => WR2_DATA[6].IN1
WR2_DATA[7] => WR2_DATA[7].IN1
WR2_DATA[8] => WR2_DATA[8].IN1
WR2_DATA[9] => WR2_DATA[9].IN1
WR2_DATA[10] => WR2_DATA[10].IN1
WR2_DATA[11] => WR2_DATA[11].IN1
WR2_DATA[12] => WR2_DATA[12].IN1
WR2_DATA[13] => WR2_DATA[13].IN1
WR2_DATA[14] => WR2_DATA[14].IN1
WR2_DATA[15] => WR2_DATA[15].IN1
WR2 => WR2.IN1
WR2_ADDR[0] => rWR2_ADDR.DATAA
WR2_ADDR[0] => rWR2_ADDR[0].ADATA
WR2_ADDR[1] => rWR2_ADDR.DATAA
WR2_ADDR[1] => rWR2_ADDR[1].ADATA
WR2_ADDR[2] => rWR2_ADDR.DATAA
WR2_ADDR[2] => rWR2_ADDR[2].ADATA
WR2_ADDR[3] => rWR2_ADDR.DATAA
WR2_ADDR[3] => rWR2_ADDR[3].ADATA
WR2_ADDR[4] => rWR2_ADDR.DATAA
WR2_ADDR[4] => rWR2_ADDR[4].ADATA
WR2_ADDR[5] => rWR2_ADDR.DATAA
WR2_ADDR[5] => rWR2_ADDR[5].ADATA
WR2_ADDR[6] => rWR2_ADDR.DATAA
WR2_ADDR[6] => rWR2_ADDR[6].ADATA
WR2_ADDR[7] => rWR2_ADDR.DATAA
WR2_ADDR[7] => rWR2_ADDR[7].ADATA
WR2_ADDR[8] => rWR2_ADDR.DATAA
WR2_ADDR[8] => rWR2_ADDR[8].ADATA
WR2_ADDR[9] => rWR2_ADDR.DATAA
WR2_ADDR[9] => rWR2_ADDR[9].ADATA
WR2_ADDR[10] => rWR2_ADDR.DATAA
WR2_ADDR[10] => rWR2_ADDR[10].ADATA
WR2_ADDR[11] => rWR2_ADDR.DATAA
WR2_ADDR[11] => rWR2_ADDR[11].ADATA
WR2_ADDR[12] => rWR2_ADDR.DATAA
WR2_ADDR[12] => rWR2_ADDR[12].ADATA
WR2_ADDR[13] => rWR2_ADDR.DATAA
WR2_ADDR[13] => rWR2_ADDR[13].ADATA
WR2_ADDR[14] => rWR2_ADDR.DATAA
WR2_ADDR[14] => rWR2_ADDR[14].ADATA
WR2_ADDR[15] => rWR2_ADDR.DATAA
WR2_ADDR[15] => rWR2_ADDR[15].ADATA
WR2_ADDR[16] => rWR2_ADDR.DATAA
WR2_ADDR[16] => rWR2_ADDR[16].ADATA
WR2_ADDR[17] => rWR2_ADDR.DATAA
WR2_ADDR[17] => rWR2_ADDR[17].ADATA
WR2_ADDR[18] => rWR2_ADDR.DATAA
WR2_ADDR[18] => rWR2_ADDR[18].ADATA
WR2_ADDR[19] => rWR2_ADDR.DATAA
WR2_ADDR[19] => rWR2_ADDR[19].ADATA
WR2_ADDR[20] => rWR2_ADDR.DATAA
WR2_ADDR[20] => rWR2_ADDR[20].ADATA
WR2_ADDR[21] => rWR2_ADDR.DATAA
WR2_ADDR[21] => rWR2_ADDR[21].ADATA
WR2_ADDR[22] => rWR2_ADDR.DATAA
WR2_ADDR[22] => rWR2_ADDR[22].ADATA
WR2_MAX_ADDR[0] => rWR2_MAX_ADDR[0].DATAIN
WR2_MAX_ADDR[1] => rWR2_MAX_ADDR[1].DATAIN
WR2_MAX_ADDR[2] => rWR2_MAX_ADDR[2].DATAIN
WR2_MAX_ADDR[3] => rWR2_MAX_ADDR[3].DATAIN
WR2_MAX_ADDR[4] => rWR2_MAX_ADDR[4].DATAIN
WR2_MAX_ADDR[5] => rWR2_MAX_ADDR[5].DATAIN
WR2_MAX_ADDR[6] => rWR2_MAX_ADDR[6].DATAIN
WR2_MAX_ADDR[7] => rWR2_MAX_ADDR[7].DATAIN
WR2_MAX_ADDR[8] => rWR2_MAX_ADDR[8].DATAIN
WR2_MAX_ADDR[9] => rWR2_MAX_ADDR[9].DATAIN
WR2_MAX_ADDR[10] => rWR2_MAX_ADDR[10].DATAIN
WR2_MAX_ADDR[11] => rWR2_MAX_ADDR[11].DATAIN
WR2_MAX_ADDR[12] => rWR2_MAX_ADDR[12].DATAIN
WR2_MAX_ADDR[13] => rWR2_MAX_ADDR[13].DATAIN
WR2_MAX_ADDR[14] => rWR2_MAX_ADDR[14].DATAIN
WR2_MAX_ADDR[15] => rWR2_MAX_ADDR[15].DATAIN
WR2_MAX_ADDR[16] => rWR2_MAX_ADDR[16].DATAIN
WR2_MAX_ADDR[17] => rWR2_MAX_ADDR[17].DATAIN
WR2_MAX_ADDR[18] => rWR2_MAX_ADDR[18].DATAIN
WR2_MAX_ADDR[19] => rWR2_MAX_ADDR[19].DATAIN
WR2_MAX_ADDR[20] => rWR2_MAX_ADDR[20].DATAIN
WR2_MAX_ADDR[21] => rWR2_MAX_ADDR[21].DATAIN
WR2_MAX_ADDR[22] => rWR2_MAX_ADDR[22].DATAIN
WR2_LENGTH[0] => rWR2_LENGTH[0].DATAIN
WR2_LENGTH[1] => rWR2_LENGTH[1].DATAIN
WR2_LENGTH[2] => rWR2_LENGTH[2].DATAIN
WR2_LENGTH[3] => rWR2_LENGTH[3].DATAIN
WR2_LENGTH[4] => rWR2_LENGTH[4].DATAIN
WR2_LENGTH[5] => rWR2_LENGTH[5].DATAIN
WR2_LENGTH[6] => rWR2_LENGTH[6].DATAIN
WR2_LENGTH[7] => rWR2_LENGTH[7].DATAIN
WR2_LOAD => WR2_LOAD.IN1
WR2_CLK => WR2_CLK.IN1
RD1_DATA[0] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[1] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[2] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[3] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[4] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[5] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[6] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[7] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[8] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[9] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[10] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[11] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[12] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[13] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[14] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1_DATA[15] <= Sdram_RD_FIFO:u_read1_fifo.q
RD1 => RD1.IN1
RD1_ADDR[0] => rRD1_ADDR.DATAA
RD1_ADDR[0] => rRD1_ADDR[0].ADATA
RD1_ADDR[1] => rRD1_ADDR.DATAA
RD1_ADDR[1] => rRD1_ADDR[1].ADATA
RD1_ADDR[2] => rRD1_ADDR.DATAA
RD1_ADDR[2] => rRD1_ADDR[2].ADATA
RD1_ADDR[3] => rRD1_ADDR.DATAA
RD1_ADDR[3] => rRD1_ADDR[3].ADATA
RD1_ADDR[4] => rRD1_ADDR.DATAA
RD1_ADDR[4] => rRD1_ADDR[4].ADATA
RD1_ADDR[5] => rRD1_ADDR.DATAA
RD1_ADDR[5] => rRD1_ADDR[5].ADATA
RD1_ADDR[6] => rRD1_ADDR.DATAA
RD1_ADDR[6] => rRD1_ADDR[6].ADATA
RD1_ADDR[7] => rRD1_ADDR.DATAA
RD1_ADDR[7] => rRD1_ADDR[7].ADATA
RD1_ADDR[8] => rRD1_ADDR.DATAA
RD1_ADDR[8] => rRD1_ADDR[8].ADATA
RD1_ADDR[9] => rRD1_ADDR.DATAA
RD1_ADDR[9] => rRD1_ADDR[9].ADATA
RD1_ADDR[10] => rRD1_ADDR.DATAA
RD1_ADDR[10] => rRD1_ADDR[10].ADATA
RD1_ADDR[11] => rRD1_ADDR.DATAA
RD1_ADDR[11] => rRD1_ADDR[11].ADATA
RD1_ADDR[12] => rRD1_ADDR.DATAA
RD1_ADDR[12] => rRD1_ADDR[12].ADATA
RD1_ADDR[13] => rRD1_ADDR.DATAA
RD1_ADDR[13] => rRD1_ADDR[13].ADATA
RD1_ADDR[14] => rRD1_ADDR.DATAA
RD1_ADDR[14] => rRD1_ADDR[14].ADATA
RD1_ADDR[15] => rRD1_ADDR.DATAA
RD1_ADDR[15] => rRD1_ADDR[15].ADATA
RD1_ADDR[16] => rRD1_ADDR.DATAA
RD1_ADDR[16] => rRD1_ADDR[16].ADATA
RD1_ADDR[17] => rRD1_ADDR.DATAA
RD1_ADDR[17] => rRD1_ADDR[17].ADATA
RD1_ADDR[18] => rRD1_ADDR.DATAA
RD1_ADDR[18] => rRD1_ADDR[18].ADATA
RD1_ADDR[19] => rRD1_ADDR.DATAA
RD1_ADDR[19] => rRD1_ADDR[19].ADATA
RD1_ADDR[20] => rRD1_ADDR.DATAA
RD1_ADDR[20] => rRD1_ADDR[20].ADATA
RD1_ADDR[21] => rRD1_ADDR.DATAA
RD1_ADDR[21] => rRD1_ADDR[21].ADATA
RD1_ADDR[22] => rRD1_ADDR.DATAA
RD1_ADDR[22] => rRD1_ADDR[22].ADATA
RD1_MAX_ADDR[0] => rRD1_MAX_ADDR[0].DATAIN
RD1_MAX_ADDR[1] => rRD1_MAX_ADDR[1].DATAIN
RD1_MAX_ADDR[2] => rRD1_MAX_ADDR[2].DATAIN
RD1_MAX_ADDR[3] => rRD1_MAX_ADDR[3].DATAIN
RD1_MAX_ADDR[4] => rRD1_MAX_ADDR[4].DATAIN
RD1_MAX_ADDR[5] => rRD1_MAX_ADDR[5].DATAIN
RD1_MAX_ADDR[6] => rRD1_MAX_ADDR[6].DATAIN
RD1_MAX_ADDR[7] => rRD1_MAX_ADDR[7].DATAIN
RD1_MAX_ADDR[8] => rRD1_MAX_ADDR[8].DATAIN
RD1_MAX_ADDR[9] => rRD1_MAX_ADDR[9].DATAIN
RD1_MAX_ADDR[10] => rRD1_MAX_ADDR[10].DATAIN
RD1_MAX_ADDR[11] => rRD1_MAX_ADDR[11].DATAIN
RD1_MAX_ADDR[12] => rRD1_MAX_ADDR[12].DATAIN
RD1_MAX_ADDR[13] => rRD1_MAX_ADDR[13].DATAIN
RD1_MAX_ADDR[14] => rRD1_MAX_ADDR[14].DATAIN
RD1_MAX_ADDR[15] => rRD1_MAX_ADDR[15].DATAIN
RD1_MAX_ADDR[16] => rRD1_MAX_ADDR[16].DATAIN
RD1_MAX_ADDR[17] => rRD1_MAX_ADDR[17].DATAIN
RD1_MAX_ADDR[18] => rRD1_MAX_ADDR[18].DATAIN
RD1_MAX_ADDR[19] => rRD1_MAX_ADDR[19].DATAIN
RD1_MAX_ADDR[20] => rRD1_MAX_ADDR[20].DATAIN
RD1_MAX_ADDR[21] => rRD1_MAX_ADDR[21].DATAIN
RD1_MAX_ADDR[22] => rRD1_MAX_ADDR[22].DATAIN
RD1_LENGTH[0] => rRD1_LENGTH[0].DATAIN
RD1_LENGTH[1] => rRD1_LENGTH[1].DATAIN
RD1_LENGTH[2] => rRD1_LENGTH[2].DATAIN
RD1_LENGTH[3] => rRD1_LENGTH[3].DATAIN
RD1_LENGTH[4] => rRD1_LENGTH[4].DATAIN
RD1_LENGTH[5] => rRD1_LENGTH[5].DATAIN
RD1_LENGTH[6] => rRD1_LENGTH[6].DATAIN
RD1_LENGTH[7] => rRD1_LENGTH[7].DATAIN
RD1_LOAD => RD1_LOAD.IN1
RD1_CLK => RD1_CLK.IN1
RD2_DATA[0] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[1] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[2] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[3] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[4] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[5] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[6] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[7] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[8] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[9] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[10] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[11] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[12] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[13] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[14] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2_DATA[15] <= Sdram_RD_FIFO:u_read2_fifo.q
RD2 => RD2.IN1
RD2_ADDR[0] => rRD2_ADDR.DATAA
RD2_ADDR[0] => rRD2_ADDR[0].ADATA
RD2_ADDR[1] => rRD2_ADDR.DATAA
RD2_ADDR[1] => rRD2_ADDR[1].ADATA
RD2_ADDR[2] => rRD2_ADDR.DATAA
RD2_ADDR[2] => rRD2_ADDR[2].ADATA
RD2_ADDR[3] => rRD2_ADDR.DATAA
RD2_ADDR[3] => rRD2_ADDR[3].ADATA
RD2_ADDR[4] => rRD2_ADDR.DATAA
RD2_ADDR[4] => rRD2_ADDR[4].ADATA
RD2_ADDR[5] => rRD2_ADDR.DATAA
RD2_ADDR[5] => rRD2_ADDR[5].ADATA
RD2_ADDR[6] => rRD2_ADDR.DATAA
RD2_ADDR[6] => rRD2_ADDR[6].ADATA
RD2_ADDR[7] => rRD2_ADDR.DATAA
RD2_ADDR[7] => rRD2_ADDR[7].ADATA
RD2_ADDR[8] => rRD2_ADDR.DATAA
RD2_ADDR[8] => rRD2_ADDR[8].ADATA
RD2_ADDR[9] => rRD2_ADDR.DATAA
RD2_ADDR[9] => rRD2_ADDR[9].ADATA
RD2_ADDR[10] => rRD2_ADDR.DATAA
RD2_ADDR[10] => rRD2_ADDR[10].ADATA
RD2_ADDR[11] => rRD2_ADDR.DATAA
RD2_ADDR[11] => rRD2_ADDR[11].ADATA
RD2_ADDR[12] => rRD2_ADDR.DATAA
RD2_ADDR[12] => rRD2_ADDR[12].ADATA
RD2_ADDR[13] => rRD2_ADDR.DATAA
RD2_ADDR[13] => rRD2_ADDR[13].ADATA
RD2_ADDR[14] => rRD2_ADDR.DATAA
RD2_ADDR[14] => rRD2_ADDR[14].ADATA
RD2_ADDR[15] => rRD2_ADDR.DATAA
RD2_ADDR[15] => rRD2_ADDR[15].ADATA
RD2_ADDR[16] => rRD2_ADDR.DATAA
RD2_ADDR[16] => rRD2_ADDR[16].ADATA
RD2_ADDR[17] => rRD2_ADDR.DATAA
RD2_ADDR[17] => rRD2_ADDR[17].ADATA
RD2_ADDR[18] => rRD2_ADDR.DATAA
RD2_ADDR[18] => rRD2_ADDR[18].ADATA
RD2_ADDR[19] => rRD2_ADDR.DATAA
RD2_ADDR[19] => rRD2_ADDR[19].ADATA
RD2_ADDR[20] => rRD2_ADDR.DATAA
RD2_ADDR[20] => rRD2_ADDR[20].ADATA
RD2_ADDR[21] => rRD2_ADDR.DATAA
RD2_ADDR[21] => rRD2_ADDR[21].ADATA
RD2_ADDR[22] => rRD2_ADDR.DATAA
RD2_ADDR[22] => rRD2_ADDR[22].ADATA
RD2_MAX_ADDR[0] => rRD2_MAX_ADDR[0].DATAIN
RD2_MAX_ADDR[1] => rRD2_MAX_ADDR[1].DATAIN
RD2_MAX_ADDR[2] => rRD2_MAX_ADDR[2].DATAIN
RD2_MAX_ADDR[3] => rRD2_MAX_ADDR[3].DATAIN
RD2_MAX_ADDR[4] => rRD2_MAX_ADDR[4].DATAIN
RD2_MAX_ADDR[5] => rRD2_MAX_ADDR[5].DATAIN
RD2_MAX_ADDR[6] => rRD2_MAX_ADDR[6].DATAIN
RD2_MAX_ADDR[7] => rRD2_MAX_ADDR[7].DATAIN
RD2_MAX_ADDR[8] => rRD2_MAX_ADDR[8].DATAIN
RD2_MAX_ADDR[9] => rRD2_MAX_ADDR[9].DATAIN
RD2_MAX_ADDR[10] => rRD2_MAX_ADDR[10].DATAIN
RD2_MAX_ADDR[11] => rRD2_MAX_ADDR[11].DATAIN
RD2_MAX_ADDR[12] => rRD2_MAX_ADDR[12].DATAIN
RD2_MAX_ADDR[13] => rRD2_MAX_ADDR[13].DATAIN
RD2_MAX_ADDR[14] => rRD2_MAX_ADDR[14].DATAIN
RD2_MAX_ADDR[15] => rRD2_MAX_ADDR[15].DATAIN
RD2_MAX_ADDR[16] => rRD2_MAX_ADDR[16].DATAIN
RD2_MAX_ADDR[17] => rRD2_MAX_ADDR[17].DATAIN
RD2_MAX_ADDR[18] => rRD2_MAX_ADDR[18].DATAIN
RD2_MAX_ADDR[19] => rRD2_MAX_ADDR[19].DATAIN
RD2_MAX_ADDR[20] => rRD2_MAX_ADDR[20].DATAIN
RD2_MAX_ADDR[21] => rRD2_MAX_ADDR[21].DATAIN
RD2_MAX_ADDR[22] => rRD2_MAX_ADDR[22].DATAIN
RD2_LENGTH[0] => rRD2_LENGTH[0].DATAIN
RD2_LENGTH[1] => rRD2_LENGTH[1].DATAIN
RD2_LENGTH[2] => rRD2_LENGTH[2].DATAIN
RD2_LENGTH[3] => rRD2_LENGTH[3].DATAIN
RD2_LENGTH[4] => rRD2_LENGTH[4].DATAIN
RD2_LENGTH[5] => rRD2_LENGTH[5].DATAIN
RD2_LENGTH[6] => rRD2_LENGTH[6].DATAIN
RD2_LENGTH[7] => rRD2_LENGTH[7].DATAIN
RD2_LOAD => RD2_LOAD.IN1
RD2_CLK => RD2_CLK.IN1
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQ[0] <> DQ[0]
DQ[1] <> DQ[1]
DQ[2] <> DQ[2]
DQ[3] <> DQ[3]
DQ[4] <> DQ[4]
DQ[5] <> DQ[5]
DQ[6] <> DQ[6]
DQ[7] <> DQ[7]
DQ[8] <> DQ[8]
DQ[9] <> DQ[9]
DQ[10] <> DQ[10]
DQ[11] <> DQ[11]
DQ[12] <> DQ[12]
DQ[13] <> DQ[13]
DQ[14] <> DQ[14]
DQ[15] <> DQ[15]
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|control_interface:u_control_interface
CLK => INIT_REQ~reg0.CLK
CLK => LOAD_MODE~reg0.CLK
CLK => PRECHARGE~reg0.CLK
CLK => REFRESH~reg0.CLK
CLK => init_timer[0].CLK
CLK => init_timer[1].CLK
CLK => init_timer[2].CLK
CLK => init_timer[3].CLK
CLK => init_timer[4].CLK
CLK => init_timer[5].CLK
CLK => init_timer[6].CLK
CLK => init_timer[7].CLK
CLK => init_timer[8].CLK
CLK => init_timer[9].CLK
CLK => init_timer[10].CLK
CLK => init_timer[11].CLK
CLK => init_timer[12].CLK
CLK => init_timer[13].CLK
CLK => init_timer[14].CLK
CLK => init_timer[15].CLK
CLK => REF_REQ~reg0.CLK
CLK => timer[0].CLK
CLK => timer[1].CLK
CLK => timer[2].CLK
CLK => timer[3].CLK
CLK => timer[4].CLK
CLK => timer[5].CLK
CLK => timer[6].CLK
CLK => timer[7].CLK
CLK => timer[8].CLK
CLK => timer[9].CLK
CLK => timer[10].CLK
CLK => timer[11].CLK
CLK => timer[12].CLK
CLK => timer[13].CLK
CLK => timer[14].CLK
CLK => timer[15].CLK
CLK => CMD_ACK~reg0.CLK
CLK => SADDR[0]~reg0.CLK
CLK => SADDR[1]~reg0.CLK
CLK => SADDR[2]~reg0.CLK
CLK => SADDR[3]~reg0.CLK
CLK => SADDR[4]~reg0.CLK
CLK => SADDR[5]~reg0.CLK
CLK => SADDR[6]~reg0.CLK
CLK => SADDR[7]~reg0.CLK
CLK => SADDR[8]~reg0.CLK
CLK => SADDR[9]~reg0.CLK
CLK => SADDR[10]~reg0.CLK
CLK => SADDR[11]~reg0.CLK
CLK => SADDR[12]~reg0.CLK
CLK => SADDR[13]~reg0.CLK
CLK => SADDR[14]~reg0.CLK
CLK => SADDR[15]~reg0.CLK
CLK => SADDR[16]~reg0.CLK
CLK => SADDR[17]~reg0.CLK
CLK => SADDR[18]~reg0.CLK
CLK => SADDR[19]~reg0.CLK
CLK => SADDR[20]~reg0.CLK
CLK => SADDR[21]~reg0.CLK
CLK => SADDR[22]~reg0.CLK
CLK => WRITEA~reg0.CLK
CLK => READA~reg0.CLK
CLK => NOP~reg0.CLK
RESET_N => SADDR[0]~reg0.ACLR
RESET_N => SADDR[1]~reg0.ACLR
RESET_N => SADDR[2]~reg0.ACLR
RESET_N => SADDR[3]~reg0.ACLR
RESET_N => SADDR[4]~reg0.ACLR
RESET_N => SADDR[5]~reg0.ACLR
RESET_N => SADDR[6]~reg0.ACLR
RESET_N => SADDR[7]~reg0.ACLR
RESET_N => SADDR[8]~reg0.ACLR
RESET_N => SADDR[9]~reg0.ACLR
RESET_N => SADDR[10]~reg0.ACLR
RESET_N => SADDR[11]~reg0.ACLR
RESET_N => SADDR[12]~reg0.ACLR
RESET_N => SADDR[13]~reg0.ACLR
RESET_N => SADDR[14]~reg0.ACLR
RESET_N => SADDR[15]~reg0.ACLR
RESET_N => SADDR[16]~reg0.ACLR
RESET_N => SADDR[17]~reg0.ACLR
RESET_N => SADDR[18]~reg0.ACLR
RESET_N => SADDR[19]~reg0.ACLR
RESET_N => SADDR[20]~reg0.ACLR
RESET_N => SADDR[21]~reg0.ACLR
RESET_N => SADDR[22]~reg0.ACLR
RESET_N => WRITEA~reg0.ACLR
RESET_N => READA~reg0.ACLR
RESET_N => NOP~reg0.ACLR
RESET_N => INIT_REQ~reg0.ACLR
RESET_N => LOAD_MODE~reg0.ACLR
RESET_N => PRECHARGE~reg0.ACLR
RESET_N => REFRESH~reg0.ACLR
RESET_N => init_timer[0].ACLR
RESET_N => init_timer[1].ACLR
RESET_N => init_timer[2].ACLR
RESET_N => init_timer[3].ACLR
RESET_N => init_timer[4].ACLR
RESET_N => init_timer[5].ACLR
RESET_N => init_timer[6].ACLR
RESET_N => init_timer[7].ACLR
RESET_N => init_timer[8].ACLR
RESET_N => init_timer[9].ACLR
RESET_N => init_timer[10].ACLR
RESET_N => init_timer[11].ACLR
RESET_N => init_timer[12].ACLR
RESET_N => init_timer[13].ACLR
RESET_N => init_timer[14].ACLR
RESET_N => init_timer[15].ACLR
RESET_N => REF_REQ~reg0.ACLR
RESET_N => timer[0].ACLR
RESET_N => timer[1].ACLR
RESET_N => timer[2].ACLR
RESET_N => timer[3].ACLR
RESET_N => timer[4].ACLR
RESET_N => timer[5].ACLR
RESET_N => timer[6].ACLR
RESET_N => timer[7].ACLR
RESET_N => timer[8].ACLR
RESET_N => timer[9].ACLR
RESET_N => timer[10].ACLR
RESET_N => timer[11].ACLR
RESET_N => timer[12].ACLR
RESET_N => timer[13].ACLR
RESET_N => timer[14].ACLR
RESET_N => timer[15].ACLR
RESET_N => CMD_ACK~reg0.ACLR
CMD[0] => Equal0.IN2
CMD[0] => Equal1.IN0
CMD[0] => Equal2.IN2
CMD[1] => Equal0.IN1
CMD[1] => Equal1.IN2
CMD[1] => Equal2.IN0
CMD[2] => Equal0.IN0
CMD[2] => Equal1.IN1
CMD[2] => Equal2.IN1
ADDR[0] => SADDR[0]~reg0.DATAIN
ADDR[1] => SADDR[1]~reg0.DATAIN
ADDR[2] => SADDR[2]~reg0.DATAIN
ADDR[3] => SADDR[3]~reg0.DATAIN
ADDR[4] => SADDR[4]~reg0.DATAIN
ADDR[5] => SADDR[5]~reg0.DATAIN
ADDR[6] => SADDR[6]~reg0.DATAIN
ADDR[7] => SADDR[7]~reg0.DATAIN
ADDR[8] => SADDR[8]~reg0.DATAIN
ADDR[9] => SADDR[9]~reg0.DATAIN
ADDR[10] => SADDR[10]~reg0.DATAIN
ADDR[11] => SADDR[11]~reg0.DATAIN
ADDR[12] => SADDR[12]~reg0.DATAIN
ADDR[13] => SADDR[13]~reg0.DATAIN
ADDR[14] => SADDR[14]~reg0.DATAIN
ADDR[15] => SADDR[15]~reg0.DATAIN
ADDR[16] => SADDR[16]~reg0.DATAIN
ADDR[17] => SADDR[17]~reg0.DATAIN
ADDR[18] => SADDR[18]~reg0.DATAIN
ADDR[19] => SADDR[19]~reg0.DATAIN
ADDR[20] => SADDR[20]~reg0.DATAIN
ADDR[21] => SADDR[21]~reg0.DATAIN
ADDR[22] => SADDR[22]~reg0.DATAIN
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => timer.OUTPUTSELECT
REF_ACK => REF_REQ.OUTPUTSELECT
INIT_ACK => ~NO_FANOUT~
CM_ACK => always1.IN1
NOP <= NOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
READA <= READA~reg0.DB_MAX_OUTPUT_PORT_TYPE
WRITEA <= WRITEA~reg0.DB_MAX_OUTPUT_PORT_TYPE
REFRESH <= REFRESH~reg0.DB_MAX_OUTPUT_PORT_TYPE
PRECHARGE <= PRECHARGE~reg0.DB_MAX_OUTPUT_PORT_TYPE
LOAD_MODE <= LOAD_MODE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[0] <= SADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[1] <= SADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[2] <= SADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[3] <= SADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[4] <= SADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[5] <= SADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[6] <= SADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[7] <= SADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[8] <= SADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[9] <= SADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[10] <= SADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[11] <= SADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[12] <= SADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[13] <= SADDR[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[14] <= SADDR[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[15] <= SADDR[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[16] <= SADDR[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[17] <= SADDR[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[18] <= SADDR[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[19] <= SADDR[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[20] <= SADDR[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[21] <= SADDR[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SADDR[22] <= SADDR[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REF_REQ <= REF_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
INIT_REQ <= INIT_REQ~reg0.DB_MAX_OUTPUT_PORT_TYPE
CMD_ACK <= CMD_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|command:u_command
CLK => CKE~reg0.CLK
CLK => WE_N~reg0.CLK
CLK => CAS_N~reg0.CLK
CLK => RAS_N~reg0.CLK
CLK => CS_N[0]~reg0.CLK
CLK => CS_N[1]~reg0.CLK
CLK => BA[0]~reg0.CLK
CLK => BA[1]~reg0.CLK
CLK => SA[0]~reg0.CLK
CLK => SA[1]~reg0.CLK
CLK => SA[2]~reg0.CLK
CLK => SA[3]~reg0.CLK
CLK => SA[4]~reg0.CLK
CLK => SA[5]~reg0.CLK
CLK => SA[6]~reg0.CLK
CLK => SA[7]~reg0.CLK
CLK => SA[8]~reg0.CLK
CLK => SA[9]~reg0.CLK
CLK => SA[10]~reg0.CLK
CLK => SA[11]~reg0.CLK
CLK => REF_ACK~reg0.CLK
CLK => CM_ACK~reg0.CLK
CLK => do_rw.CLK
CLK => rw_shift[0].CLK
CLK => rw_shift[1].CLK
CLK => oe4.CLK
CLK => OE~reg0.CLK
CLK => ex_write.CLK
CLK => ex_read.CLK
CLK => rp_done.CLK
CLK => rp_shift[0].CLK
CLK => rp_shift[1].CLK
CLK => rp_shift[2].CLK
CLK => rp_shift[3].CLK
CLK => rw_flag.CLK
CLK => command_delay[0].CLK
CLK => command_delay[1].CLK
CLK => command_delay[2].CLK
CLK => command_delay[3].CLK
CLK => command_delay[4].CLK
CLK => command_delay[5].CLK
CLK => command_delay[6].CLK
CLK => command_delay[7].CLK
CLK => command_done.CLK
CLK => do_initial.CLK
CLK => do_load_mode.CLK
CLK => do_precharge.CLK
CLK => do_refresh.CLK
CLK => do_writea.CLK
CLK => do_reada.CLK
RESET_N => CKE~reg0.DATAIN
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => SA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => BA.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => CS_N.OUTPUTSELECT
RESET_N => RAS_N.OUTPUTSELECT
RESET_N => CAS_N.OUTPUTSELECT
RESET_N => WE_N.OUTPUTSELECT
RESET_N => REF_ACK~reg0.ACLR
RESET_N => CM_ACK~reg0.ACLR
RESET_N => OE~reg0.ACLR
RESET_N => ex_write.ACLR
RESET_N => ex_read.ACLR
RESET_N => rp_done.ACLR
RESET_N => rp_shift[0].ACLR
RESET_N => rp_shift[1].ACLR
RESET_N => rp_shift[2].ACLR
RESET_N => rp_shift[3].ACLR
RESET_N => rw_flag.ACLR
RESET_N => command_delay[0].ACLR
RESET_N => command_delay[1].ACLR
RESET_N => command_delay[2].ACLR
RESET_N => command_delay[3].ACLR
RESET_N => command_delay[4].ACLR
RESET_N => command_delay[5].ACLR
RESET_N => command_delay[6].ACLR
RESET_N => command_delay[7].ACLR
RESET_N => command_done.ACLR
RESET_N => do_initial.ACLR
RESET_N => do_load_mode.ACLR
RESET_N => do_precharge.ACLR
RESET_N => do_refresh.ACLR
RESET_N => do_writea.ACLR
RESET_N => do_reada.ACLR
RESET_N => do_rw.ACLR
RESET_N => rw_shift[0].ACLR
RESET_N => rw_shift[1].ACLR
RESET_N => oe4.ENA
SADDR[0] => SA.DATAA
SADDR[1] => SA.DATAA
SADDR[2] => SA.DATAA
SADDR[3] => SA.DATAA
SADDR[4] => SA.DATAA
SADDR[5] => SA.DATAA
SADDR[6] => SA.DATAA
SADDR[7] => SA.DATAA
SADDR[8] => SA.DATAB
SADDR[9] => SA.DATAB
SADDR[10] => SA.DATAB
SADDR[11] => SA.DATAB
SADDR[12] => SA.DATAB
SADDR[13] => SA.DATAB
SADDR[14] => SA.DATAB
SADDR[15] => SA.DATAB
SADDR[16] => SA.DATAB
SADDR[17] => SA.DATAB
SADDR[18] => SA.DATAB
SADDR[19] => SA.DATAB
SADDR[20] => BA.DATAA
SADDR[21] => BA.DATAA
SADDR[22] => CS_N.DATAA
SADDR[22] => CS_N.DATAA
NOP => ~NO_FANOUT~
READA => always0.IN1
WRITEA => always0.IN1
REFRESH => always0.IN0
PRECHARGE => always0.IN1
LOAD_MODE => always0.IN1
REF_REQ => always0.IN1
REF_REQ => always3.IN1
REF_REQ => always0.IN1
REF_REQ => always0.IN1
INIT_REQ => do_reada.OUTPUTSELECT
INIT_REQ => do_writea.OUTPUTSELECT
INIT_REQ => do_refresh.OUTPUTSELECT
INIT_REQ => do_precharge.OUTPUTSELECT
INIT_REQ => do_load_mode.OUTPUTSELECT
INIT_REQ => command_done.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => command_delay.OUTPUTSELECT
INIT_REQ => rw_flag.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_shift.OUTPUTSELECT
INIT_REQ => rp_done.OUTPUTSELECT
INIT_REQ => ex_read.OUTPUTSELECT
INIT_REQ => ex_write.OUTPUTSELECT
INIT_REQ => do_initial.DATAIN
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_shift.OUTPUTSELECT
PM_STOP => rp_done.OUTPUTSELECT
PM_STOP => ex_read.OUTPUTSELECT
PM_STOP => ex_write.OUTPUTSELECT
PM_STOP => always1.IN1
PM_DONE => ~NO_FANOUT~
REF_ACK <= REF_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
CM_ACK <= CM_ACK~reg0.DB_MAX_OUTPUT_PORT_TYPE
OE <= OE~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[0] <= SA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[1] <= SA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[2] <= SA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[3] <= SA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[4] <= SA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[5] <= SA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[6] <= SA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[7] <= SA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[8] <= SA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[9] <= SA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[10] <= SA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SA[11] <= SA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[0] <= BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BA[1] <= BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[0] <= CS_N[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CS_N[1] <= CS_N[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
CKE <= CKE~reg0.DB_MAX_OUTPUT_PORT_TYPE
RAS_N <= RAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
CAS_N <= CAS_N~reg0.DB_MAX_OUTPUT_PORT_TYPE
WE_N <= WE_N~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|sdr_data_path:u_sdr_data_path
CLK => DQM[0]~reg0.CLK
CLK => DQM[1]~reg0.CLK
RESET_N => DQM[0]~reg0.PRESET
RESET_N => DQM[1]~reg0.ACLR
DATAIN[0] => DQOUT[0].DATAIN
DATAIN[1] => DQOUT[1].DATAIN
DATAIN[2] => DQOUT[2].DATAIN
DATAIN[3] => DQOUT[3].DATAIN
DATAIN[4] => DQOUT[4].DATAIN
DATAIN[5] => DQOUT[5].DATAIN
DATAIN[6] => DQOUT[6].DATAIN
DATAIN[7] => DQOUT[7].DATAIN
DATAIN[8] => DQOUT[8].DATAIN
DATAIN[9] => DQOUT[9].DATAIN
DATAIN[10] => DQOUT[10].DATAIN
DATAIN[11] => DQOUT[11].DATAIN
DATAIN[12] => DQOUT[12].DATAIN
DATAIN[13] => DQOUT[13].DATAIN
DATAIN[14] => DQOUT[14].DATAIN
DATAIN[15] => DQOUT[15].DATAIN
DM[0] => DQM[0]~reg0.DATAIN
DM[1] => DQM[1]~reg0.DATAIN
DQOUT[0] <= DATAIN[0].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[1] <= DATAIN[1].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[2] <= DATAIN[2].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[3] <= DATAIN[3].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[4] <= DATAIN[4].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[5] <= DATAIN[5].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[6] <= DATAIN[6].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[7] <= DATAIN[7].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[8] <= DATAIN[8].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[9] <= DATAIN[9].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[10] <= DATAIN[10].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[11] <= DATAIN[11].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[12] <= DATAIN[12].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[13] <= DATAIN[13].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[14] <= DATAIN[14].DB_MAX_OUTPUT_PORT_TYPE
DQOUT[15] <= DATAIN[15].DB_MAX_OUTPUT_PORT_TYPE
DQM[0] <= DQM[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DQM[1] <= DQM[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ngp1:auto_generated.aclr
data[0] => dcfifo_ngp1:auto_generated.data[0]
data[1] => dcfifo_ngp1:auto_generated.data[1]
data[2] => dcfifo_ngp1:auto_generated.data[2]
data[3] => dcfifo_ngp1:auto_generated.data[3]
data[4] => dcfifo_ngp1:auto_generated.data[4]
data[5] => dcfifo_ngp1:auto_generated.data[5]
data[6] => dcfifo_ngp1:auto_generated.data[6]
data[7] => dcfifo_ngp1:auto_generated.data[7]
data[8] => dcfifo_ngp1:auto_generated.data[8]
data[9] => dcfifo_ngp1:auto_generated.data[9]
data[10] => dcfifo_ngp1:auto_generated.data[10]
data[11] => dcfifo_ngp1:auto_generated.data[11]
data[12] => dcfifo_ngp1:auto_generated.data[12]
data[13] => dcfifo_ngp1:auto_generated.data[13]
data[14] => dcfifo_ngp1:auto_generated.data[14]
data[15] => dcfifo_ngp1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_ngp1:auto_generated.q[0]
q[1] <= dcfifo_ngp1:auto_generated.q[1]
q[2] <= dcfifo_ngp1:auto_generated.q[2]
q[3] <= dcfifo_ngp1:auto_generated.q[3]
q[4] <= dcfifo_ngp1:auto_generated.q[4]
q[5] <= dcfifo_ngp1:auto_generated.q[5]
q[6] <= dcfifo_ngp1:auto_generated.q[6]
q[7] <= dcfifo_ngp1:auto_generated.q[7]
q[8] <= dcfifo_ngp1:auto_generated.q[8]
q[9] <= dcfifo_ngp1:auto_generated.q[9]
q[10] <= dcfifo_ngp1:auto_generated.q[10]
q[11] <= dcfifo_ngp1:auto_generated.q[11]
q[12] <= dcfifo_ngp1:auto_generated.q[12]
q[13] <= dcfifo_ngp1:auto_generated.q[13]
q[14] <= dcfifo_ngp1:auto_generated.q[14]
q[15] <= dcfifo_ngp1:auto_generated.q[15]
rdclk => dcfifo_ngp1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ngp1:auto_generated.rdreq
rdusedw[0] <= dcfifo_ngp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ngp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ngp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ngp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ngp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ngp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ngp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ngp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ngp1:auto_generated.rdusedw[8]
wrclk => dcfifo_ngp1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ngp1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_86d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_86d1:fifo_ram.data_a[0]
data[1] => altsyncram_86d1:fifo_ram.data_a[1]
data[2] => altsyncram_86d1:fifo_ram.data_a[2]
data[3] => altsyncram_86d1:fifo_ram.data_a[3]
data[4] => altsyncram_86d1:fifo_ram.data_a[4]
data[5] => altsyncram_86d1:fifo_ram.data_a[5]
data[6] => altsyncram_86d1:fifo_ram.data_a[6]
data[7] => altsyncram_86d1:fifo_ram.data_a[7]
data[8] => altsyncram_86d1:fifo_ram.data_a[8]
data[9] => altsyncram_86d1:fifo_ram.data_a[9]
data[10] => altsyncram_86d1:fifo_ram.data_a[10]
data[11] => altsyncram_86d1:fifo_ram.data_a[11]
data[12] => altsyncram_86d1:fifo_ram.data_a[12]
data[13] => altsyncram_86d1:fifo_ram.data_a[13]
data[14] => altsyncram_86d1:fifo_ram.data_a[14]
data[15] => altsyncram_86d1:fifo_ram.data_a[15]
q[0] <= altsyncram_86d1:fifo_ram.q_b[0]
q[1] <= altsyncram_86d1:fifo_ram.q_b[1]
q[2] <= altsyncram_86d1:fifo_ram.q_b[2]
q[3] <= altsyncram_86d1:fifo_ram.q_b[3]
q[4] <= altsyncram_86d1:fifo_ram.q_b[4]
q[5] <= altsyncram_86d1:fifo_ram.q_b[5]
q[6] <= altsyncram_86d1:fifo_ram.q_b[6]
q[7] <= altsyncram_86d1:fifo_ram.q_b[7]
q[8] <= altsyncram_86d1:fifo_ram.q_b[8]
q[9] <= altsyncram_86d1:fifo_ram.q_b[9]
q[10] <= altsyncram_86d1:fifo_ram.q_b[10]
q[11] <= altsyncram_86d1:fifo_ram.q_b[11]
q[12] <= altsyncram_86d1:fifo_ram.q_b[12]
q[13] <= altsyncram_86d1:fifo_ram.q_b[13]
q[14] <= altsyncram_86d1:fifo_ram.q_b[14]
q[15] <= altsyncram_86d1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_86d1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_86d1:fifo_ram.clock0
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
rdusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw
rdusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdusedw


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ngp1:auto_generated.aclr
data[0] => dcfifo_ngp1:auto_generated.data[0]
data[1] => dcfifo_ngp1:auto_generated.data[1]
data[2] => dcfifo_ngp1:auto_generated.data[2]
data[3] => dcfifo_ngp1:auto_generated.data[3]
data[4] => dcfifo_ngp1:auto_generated.data[4]
data[5] => dcfifo_ngp1:auto_generated.data[5]
data[6] => dcfifo_ngp1:auto_generated.data[6]
data[7] => dcfifo_ngp1:auto_generated.data[7]
data[8] => dcfifo_ngp1:auto_generated.data[8]
data[9] => dcfifo_ngp1:auto_generated.data[9]
data[10] => dcfifo_ngp1:auto_generated.data[10]
data[11] => dcfifo_ngp1:auto_generated.data[11]
data[12] => dcfifo_ngp1:auto_generated.data[12]
data[13] => dcfifo_ngp1:auto_generated.data[13]
data[14] => dcfifo_ngp1:auto_generated.data[14]
data[15] => dcfifo_ngp1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_ngp1:auto_generated.q[0]
q[1] <= dcfifo_ngp1:auto_generated.q[1]
q[2] <= dcfifo_ngp1:auto_generated.q[2]
q[3] <= dcfifo_ngp1:auto_generated.q[3]
q[4] <= dcfifo_ngp1:auto_generated.q[4]
q[5] <= dcfifo_ngp1:auto_generated.q[5]
q[6] <= dcfifo_ngp1:auto_generated.q[6]
q[7] <= dcfifo_ngp1:auto_generated.q[7]
q[8] <= dcfifo_ngp1:auto_generated.q[8]
q[9] <= dcfifo_ngp1:auto_generated.q[9]
q[10] <= dcfifo_ngp1:auto_generated.q[10]
q[11] <= dcfifo_ngp1:auto_generated.q[11]
q[12] <= dcfifo_ngp1:auto_generated.q[12]
q[13] <= dcfifo_ngp1:auto_generated.q[13]
q[14] <= dcfifo_ngp1:auto_generated.q[14]
q[15] <= dcfifo_ngp1:auto_generated.q[15]
rdclk => dcfifo_ngp1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ngp1:auto_generated.rdreq
rdusedw[0] <= dcfifo_ngp1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ngp1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ngp1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ngp1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ngp1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ngp1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ngp1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ngp1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ngp1:auto_generated.rdusedw[8]
wrclk => dcfifo_ngp1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ngp1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_86d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_86d1:fifo_ram.data_a[0]
data[1] => altsyncram_86d1:fifo_ram.data_a[1]
data[2] => altsyncram_86d1:fifo_ram.data_a[2]
data[3] => altsyncram_86d1:fifo_ram.data_a[3]
data[4] => altsyncram_86d1:fifo_ram.data_a[4]
data[5] => altsyncram_86d1:fifo_ram.data_a[5]
data[6] => altsyncram_86d1:fifo_ram.data_a[6]
data[7] => altsyncram_86d1:fifo_ram.data_a[7]
data[8] => altsyncram_86d1:fifo_ram.data_a[8]
data[9] => altsyncram_86d1:fifo_ram.data_a[9]
data[10] => altsyncram_86d1:fifo_ram.data_a[10]
data[11] => altsyncram_86d1:fifo_ram.data_a[11]
data[12] => altsyncram_86d1:fifo_ram.data_a[12]
data[13] => altsyncram_86d1:fifo_ram.data_a[13]
data[14] => altsyncram_86d1:fifo_ram.data_a[14]
data[15] => altsyncram_86d1:fifo_ram.data_a[15]
q[0] <= altsyncram_86d1:fifo_ram.q_b[0]
q[1] <= altsyncram_86d1:fifo_ram.q_b[1]
q[2] <= altsyncram_86d1:fifo_ram.q_b[2]
q[3] <= altsyncram_86d1:fifo_ram.q_b[3]
q[4] <= altsyncram_86d1:fifo_ram.q_b[4]
q[5] <= altsyncram_86d1:fifo_ram.q_b[5]
q[6] <= altsyncram_86d1:fifo_ram.q_b[6]
q[7] <= altsyncram_86d1:fifo_ram.q_b[7]
q[8] <= altsyncram_86d1:fifo_ram.q_b[8]
q[9] <= altsyncram_86d1:fifo_ram.q_b[9]
q[10] <= altsyncram_86d1:fifo_ram.q_b[10]
q[11] <= altsyncram_86d1:fifo_ram.q_b[11]
q[12] <= altsyncram_86d1:fifo_ram.q_b[12]
q[13] <= altsyncram_86d1:fifo_ram.q_b[13]
q[14] <= altsyncram_86d1:fifo_ram.q_b[14]
q[15] <= altsyncram_86d1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_86d1:fifo_ram.clock1
rdclk => dffpipe_oe9:rs_brp.clock
rdclk => dffpipe_oe9:rs_bwp.clock
rdclk => alt_synch_pipe_8pl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_86d1:fifo_ram.clock0
wrclk => alt_synch_pipe_9pl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_gray2bin_oab:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|altsyncram_86d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|dffpipe_oe9:rs_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
clock => dffpipe_pe9:dffpipe13.clock
clrn => dffpipe_pe9:dffpipe13.clrn
d[0] => dffpipe_pe9:dffpipe13.d[0]
d[1] => dffpipe_pe9:dffpipe13.d[1]
d[2] => dffpipe_pe9:dffpipe13.d[2]
d[3] => dffpipe_pe9:dffpipe13.d[3]
d[4] => dffpipe_pe9:dffpipe13.d[4]
d[5] => dffpipe_pe9:dffpipe13.d[5]
d[6] => dffpipe_pe9:dffpipe13.d[6]
d[7] => dffpipe_pe9:dffpipe13.d[7]
d[8] => dffpipe_pe9:dffpipe13.d[8]
d[9] => dffpipe_pe9:dffpipe13.d[9]
q[0] <= dffpipe_pe9:dffpipe13.q[0]
q[1] <= dffpipe_pe9:dffpipe13.q[1]
q[2] <= dffpipe_pe9:dffpipe13.q[2]
q[3] <= dffpipe_pe9:dffpipe13.q[3]
q[4] <= dffpipe_pe9:dffpipe13.q[4]
q[5] <= dffpipe_pe9:dffpipe13.q[5]
q[6] <= dffpipe_pe9:dffpipe13.q[6]
q[7] <= dffpipe_pe9:dffpipe13.q[7]
q[8] <= dffpipe_pe9:dffpipe13.q[8]
q[9] <= dffpipe_pe9:dffpipe13.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
clock => dffpipe_qe9:dffpipe16.clock
clrn => dffpipe_qe9:dffpipe16.clrn
d[0] => dffpipe_qe9:dffpipe16.d[0]
d[1] => dffpipe_qe9:dffpipe16.d[1]
d[2] => dffpipe_qe9:dffpipe16.d[2]
d[3] => dffpipe_qe9:dffpipe16.d[3]
d[4] => dffpipe_qe9:dffpipe16.d[4]
d[5] => dffpipe_qe9:dffpipe16.d[5]
d[6] => dffpipe_qe9:dffpipe16.d[6]
d[7] => dffpipe_qe9:dffpipe16.d[7]
d[8] => dffpipe_qe9:dffpipe16.d[8]
d[9] => dffpipe_qe9:dffpipe16.d[9]
q[0] <= dffpipe_qe9:dffpipe16.q[0]
q[1] <= dffpipe_qe9:dffpipe16.q[1]
q[2] <= dffpipe_qe9:dffpipe16.q[2]
q[3] <= dffpipe_qe9:dffpipe16.q[3]
q[4] <= dffpipe_qe9:dffpipe16.q[4]
q[5] <= dffpipe_qe9:dffpipe16.q[5]
q[6] <= dffpipe_qe9:dffpipe16.q[6]
q[7] <= dffpipe_qe9:dffpipe16.q[7]
q[8] <= dffpipe_qe9:dffpipe16.q[8]
q[9] <= dffpipe_qe9:dffpipe16.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ngp1:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ahp1:auto_generated.aclr
data[0] => dcfifo_ahp1:auto_generated.data[0]
data[1] => dcfifo_ahp1:auto_generated.data[1]
data[2] => dcfifo_ahp1:auto_generated.data[2]
data[3] => dcfifo_ahp1:auto_generated.data[3]
data[4] => dcfifo_ahp1:auto_generated.data[4]
data[5] => dcfifo_ahp1:auto_generated.data[5]
data[6] => dcfifo_ahp1:auto_generated.data[6]
data[7] => dcfifo_ahp1:auto_generated.data[7]
data[8] => dcfifo_ahp1:auto_generated.data[8]
data[9] => dcfifo_ahp1:auto_generated.data[9]
data[10] => dcfifo_ahp1:auto_generated.data[10]
data[11] => dcfifo_ahp1:auto_generated.data[11]
data[12] => dcfifo_ahp1:auto_generated.data[12]
data[13] => dcfifo_ahp1:auto_generated.data[13]
data[14] => dcfifo_ahp1:auto_generated.data[14]
data[15] => dcfifo_ahp1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_ahp1:auto_generated.q[0]
q[1] <= dcfifo_ahp1:auto_generated.q[1]
q[2] <= dcfifo_ahp1:auto_generated.q[2]
q[3] <= dcfifo_ahp1:auto_generated.q[3]
q[4] <= dcfifo_ahp1:auto_generated.q[4]
q[5] <= dcfifo_ahp1:auto_generated.q[5]
q[6] <= dcfifo_ahp1:auto_generated.q[6]
q[7] <= dcfifo_ahp1:auto_generated.q[7]
q[8] <= dcfifo_ahp1:auto_generated.q[8]
q[9] <= dcfifo_ahp1:auto_generated.q[9]
q[10] <= dcfifo_ahp1:auto_generated.q[10]
q[11] <= dcfifo_ahp1:auto_generated.q[11]
q[12] <= dcfifo_ahp1:auto_generated.q[12]
q[13] <= dcfifo_ahp1:auto_generated.q[13]
q[14] <= dcfifo_ahp1:auto_generated.q[14]
q[15] <= dcfifo_ahp1:auto_generated.q[15]
rdclk => dcfifo_ahp1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ahp1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_ahp1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ahp1:auto_generated.wrreq
wrusedw[0] <= dcfifo_ahp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ahp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ahp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ahp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ahp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ahp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ahp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ahp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ahp1:auto_generated.wrusedw[8]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_86d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_86d1:fifo_ram.data_a[0]
data[1] => altsyncram_86d1:fifo_ram.data_a[1]
data[2] => altsyncram_86d1:fifo_ram.data_a[2]
data[3] => altsyncram_86d1:fifo_ram.data_a[3]
data[4] => altsyncram_86d1:fifo_ram.data_a[4]
data[5] => altsyncram_86d1:fifo_ram.data_a[5]
data[6] => altsyncram_86d1:fifo_ram.data_a[6]
data[7] => altsyncram_86d1:fifo_ram.data_a[7]
data[8] => altsyncram_86d1:fifo_ram.data_a[8]
data[9] => altsyncram_86d1:fifo_ram.data_a[9]
data[10] => altsyncram_86d1:fifo_ram.data_a[10]
data[11] => altsyncram_86d1:fifo_ram.data_a[11]
data[12] => altsyncram_86d1:fifo_ram.data_a[12]
data[13] => altsyncram_86d1:fifo_ram.data_a[13]
data[14] => altsyncram_86d1:fifo_ram.data_a[14]
data[15] => altsyncram_86d1:fifo_ram.data_a[15]
q[0] <= altsyncram_86d1:fifo_ram.q_b[0]
q[1] <= altsyncram_86d1:fifo_ram.q_b[1]
q[2] <= altsyncram_86d1:fifo_ram.q_b[2]
q[3] <= altsyncram_86d1:fifo_ram.q_b[3]
q[4] <= altsyncram_86d1:fifo_ram.q_b[4]
q[5] <= altsyncram_86d1:fifo_ram.q_b[5]
q[6] <= altsyncram_86d1:fifo_ram.q_b[6]
q[7] <= altsyncram_86d1:fifo_ram.q_b[7]
q[8] <= altsyncram_86d1:fifo_ram.q_b[8]
q[9] <= altsyncram_86d1:fifo_ram.q_b[9]
q[10] <= altsyncram_86d1:fifo_ram.q_b[10]
q[11] <= altsyncram_86d1:fifo_ram.q_b[11]
q[12] <= altsyncram_86d1:fifo_ram.q_b[12]
q[13] <= altsyncram_86d1:fifo_ram.q_b[13]
q[14] <= altsyncram_86d1:fifo_ram.q_b[14]
q[15] <= altsyncram_86d1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_86d1:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_86d1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe5.clock
clrn => dffpipe_re9:dffpipe5.clrn
d[0] => dffpipe_re9:dffpipe5.d[0]
d[1] => dffpipe_re9:dffpipe5.d[1]
d[2] => dffpipe_re9:dffpipe5.d[2]
d[3] => dffpipe_re9:dffpipe5.d[3]
d[4] => dffpipe_re9:dffpipe5.d[4]
d[5] => dffpipe_re9:dffpipe5.d[5]
d[6] => dffpipe_re9:dffpipe5.d[6]
d[7] => dffpipe_re9:dffpipe5.d[7]
d[8] => dffpipe_re9:dffpipe5.d[8]
d[9] => dffpipe_re9:dffpipe5.d[9]
q[0] <= dffpipe_re9:dffpipe5.q[0]
q[1] <= dffpipe_re9:dffpipe5.q[1]
q[2] <= dffpipe_re9:dffpipe5.q[2]
q[3] <= dffpipe_re9:dffpipe5.q[3]
q[4] <= dffpipe_re9:dffpipe5.q[4]
q[5] <= dffpipe_re9:dffpipe5.q[5]
q[6] <= dffpipe_re9:dffpipe5.q[6]
q[7] <= dffpipe_re9:dffpipe5.q[7]
q[8] <= dffpipe_re9:dffpipe5.q[8]
q[9] <= dffpipe_re9:dffpipe5.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe8.clock
clrn => dffpipe_se9:dffpipe8.clrn
d[0] => dffpipe_se9:dffpipe8.d[0]
d[1] => dffpipe_se9:dffpipe8.d[1]
d[2] => dffpipe_se9:dffpipe8.d[2]
d[3] => dffpipe_se9:dffpipe8.d[3]
d[4] => dffpipe_se9:dffpipe8.d[4]
d[5] => dffpipe_se9:dffpipe8.d[5]
d[6] => dffpipe_se9:dffpipe8.d[6]
d[7] => dffpipe_se9:dffpipe8.d[7]
d[8] => dffpipe_se9:dffpipe8.d[8]
d[9] => dffpipe_se9:dffpipe8.d[9]
q[0] <= dffpipe_se9:dffpipe8.q[0]
q[1] <= dffpipe_se9:dffpipe8.q[1]
q[2] <= dffpipe_se9:dffpipe8.q[2]
q[3] <= dffpipe_se9:dffpipe8.q[3]
q[4] <= dffpipe_se9:dffpipe8.q[4]
q[5] <= dffpipe_se9:dffpipe8.q[5]
q[6] <= dffpipe_se9:dffpipe8.q[6]
q[7] <= dffpipe_se9:dffpipe8.q[7]
q[8] <= dffpipe_se9:dffpipe8.q[8]
q[9] <= dffpipe_se9:dffpipe8.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[9] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[10] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[11] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[12] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[13] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[14] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
q[15] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q
wrusedw[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw
wrusedw[8] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrusedw


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => dcfifo_ahp1:auto_generated.aclr
data[0] => dcfifo_ahp1:auto_generated.data[0]
data[1] => dcfifo_ahp1:auto_generated.data[1]
data[2] => dcfifo_ahp1:auto_generated.data[2]
data[3] => dcfifo_ahp1:auto_generated.data[3]
data[4] => dcfifo_ahp1:auto_generated.data[4]
data[5] => dcfifo_ahp1:auto_generated.data[5]
data[6] => dcfifo_ahp1:auto_generated.data[6]
data[7] => dcfifo_ahp1:auto_generated.data[7]
data[8] => dcfifo_ahp1:auto_generated.data[8]
data[9] => dcfifo_ahp1:auto_generated.data[9]
data[10] => dcfifo_ahp1:auto_generated.data[10]
data[11] => dcfifo_ahp1:auto_generated.data[11]
data[12] => dcfifo_ahp1:auto_generated.data[12]
data[13] => dcfifo_ahp1:auto_generated.data[13]
data[14] => dcfifo_ahp1:auto_generated.data[14]
data[15] => dcfifo_ahp1:auto_generated.data[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_ahp1:auto_generated.q[0]
q[1] <= dcfifo_ahp1:auto_generated.q[1]
q[2] <= dcfifo_ahp1:auto_generated.q[2]
q[3] <= dcfifo_ahp1:auto_generated.q[3]
q[4] <= dcfifo_ahp1:auto_generated.q[4]
q[5] <= dcfifo_ahp1:auto_generated.q[5]
q[6] <= dcfifo_ahp1:auto_generated.q[6]
q[7] <= dcfifo_ahp1:auto_generated.q[7]
q[8] <= dcfifo_ahp1:auto_generated.q[8]
q[9] <= dcfifo_ahp1:auto_generated.q[9]
q[10] <= dcfifo_ahp1:auto_generated.q[10]
q[11] <= dcfifo_ahp1:auto_generated.q[11]
q[12] <= dcfifo_ahp1:auto_generated.q[12]
q[13] <= dcfifo_ahp1:auto_generated.q[13]
q[14] <= dcfifo_ahp1:auto_generated.q[14]
q[15] <= dcfifo_ahp1:auto_generated.q[15]
rdclk => dcfifo_ahp1:auto_generated.rdclk
rdempty <= <GND>
rdfull <= <GND>
rdreq => dcfifo_ahp1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
wrclk => dcfifo_ahp1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= <GND>
wrreq => dcfifo_ahp1:auto_generated.wrreq
wrusedw[0] <= dcfifo_ahp1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ahp1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ahp1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ahp1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ahp1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ahp1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ahp1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ahp1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ahp1:auto_generated.wrusedw[8]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated
aclr => a_graycounter_nv6:rdptr_g1p.aclr
aclr => a_graycounter_jdc:wrptr_g1p.aclr
aclr => altsyncram_86d1:fifo_ram.aclr1
aclr => delayed_wrptr_g[9].IN0
aclr => rdptr_g[9].IN0
aclr => wrptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_86d1:fifo_ram.data_a[0]
data[1] => altsyncram_86d1:fifo_ram.data_a[1]
data[2] => altsyncram_86d1:fifo_ram.data_a[2]
data[3] => altsyncram_86d1:fifo_ram.data_a[3]
data[4] => altsyncram_86d1:fifo_ram.data_a[4]
data[5] => altsyncram_86d1:fifo_ram.data_a[5]
data[6] => altsyncram_86d1:fifo_ram.data_a[6]
data[7] => altsyncram_86d1:fifo_ram.data_a[7]
data[8] => altsyncram_86d1:fifo_ram.data_a[8]
data[9] => altsyncram_86d1:fifo_ram.data_a[9]
data[10] => altsyncram_86d1:fifo_ram.data_a[10]
data[11] => altsyncram_86d1:fifo_ram.data_a[11]
data[12] => altsyncram_86d1:fifo_ram.data_a[12]
data[13] => altsyncram_86d1:fifo_ram.data_a[13]
data[14] => altsyncram_86d1:fifo_ram.data_a[14]
data[15] => altsyncram_86d1:fifo_ram.data_a[15]
q[0] <= altsyncram_86d1:fifo_ram.q_b[0]
q[1] <= altsyncram_86d1:fifo_ram.q_b[1]
q[2] <= altsyncram_86d1:fifo_ram.q_b[2]
q[3] <= altsyncram_86d1:fifo_ram.q_b[3]
q[4] <= altsyncram_86d1:fifo_ram.q_b[4]
q[5] <= altsyncram_86d1:fifo_ram.q_b[5]
q[6] <= altsyncram_86d1:fifo_ram.q_b[6]
q[7] <= altsyncram_86d1:fifo_ram.q_b[7]
q[8] <= altsyncram_86d1:fifo_ram.q_b[8]
q[9] <= altsyncram_86d1:fifo_ram.q_b[9]
q[10] <= altsyncram_86d1:fifo_ram.q_b[10]
q[11] <= altsyncram_86d1:fifo_ram.q_b[11]
q[12] <= altsyncram_86d1:fifo_ram.q_b[12]
q[13] <= altsyncram_86d1:fifo_ram.q_b[13]
q[14] <= altsyncram_86d1:fifo_ram.q_b[14]
q[15] <= altsyncram_86d1:fifo_ram.q_b[15]
rdclk => a_graycounter_nv6:rdptr_g1p.clock
rdclk => altsyncram_86d1:fifo_ram.clock1
rdclk => alt_synch_pipe_apl:rs_dgwp.clock
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_jdc:wrptr_g1p.clock
wrclk => altsyncram_86d1:fifo_ram.clock0
wrclk => dffpipe_oe9:ws_brp.clock
wrclk => dffpipe_oe9:ws_bwp.clock
wrclk => alt_synch_pipe_bpl:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_gray2bin_oab:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= gray[9].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN1
gray[9] => bin[9].DATAIN
gray[9] => xor8.IN0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_nv6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => parity6.CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|a_graycounter_jdc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|altsyncram_86d1:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp
clock => dffpipe_re9:dffpipe5.clock
clrn => dffpipe_re9:dffpipe5.clrn
d[0] => dffpipe_re9:dffpipe5.d[0]
d[1] => dffpipe_re9:dffpipe5.d[1]
d[2] => dffpipe_re9:dffpipe5.d[2]
d[3] => dffpipe_re9:dffpipe5.d[3]
d[4] => dffpipe_re9:dffpipe5.d[4]
d[5] => dffpipe_re9:dffpipe5.d[5]
d[6] => dffpipe_re9:dffpipe5.d[6]
d[7] => dffpipe_re9:dffpipe5.d[7]
d[8] => dffpipe_re9:dffpipe5.d[8]
d[9] => dffpipe_re9:dffpipe5.d[9]
q[0] <= dffpipe_re9:dffpipe5.q[0]
q[1] <= dffpipe_re9:dffpipe5.q[1]
q[2] <= dffpipe_re9:dffpipe5.q[2]
q[3] <= dffpipe_re9:dffpipe5.q[3]
q[4] <= dffpipe_re9:dffpipe5.q[4]
q[5] <= dffpipe_re9:dffpipe5.q[5]
q[6] <= dffpipe_re9:dffpipe5.q[6]
q[7] <= dffpipe_re9:dffpipe5.q[7]
q[8] <= dffpipe_re9:dffpipe5.q[8]
q[9] <= dffpipe_re9:dffpipe5.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe5
clock => dffe6a[9].CLK
clock => dffe6a[8].CLK
clock => dffe6a[7].CLK
clock => dffe6a[6].CLK
clock => dffe6a[5].CLK
clock => dffe6a[4].CLK
clock => dffe6a[3].CLK
clock => dffe6a[2].CLK
clock => dffe6a[1].CLK
clock => dffe6a[0].CLK
clock => dffe7a[9].CLK
clock => dffe7a[8].CLK
clock => dffe7a[7].CLK
clock => dffe7a[6].CLK
clock => dffe7a[5].CLK
clock => dffe7a[4].CLK
clock => dffe7a[3].CLK
clock => dffe7a[2].CLK
clock => dffe7a[1].CLK
clock => dffe7a[0].CLK
clrn => dffe6a[9].ACLR
clrn => dffe6a[8].ACLR
clrn => dffe6a[7].ACLR
clrn => dffe6a[6].ACLR
clrn => dffe6a[5].ACLR
clrn => dffe6a[4].ACLR
clrn => dffe6a[3].ACLR
clrn => dffe6a[2].ACLR
clrn => dffe6a[1].ACLR
clrn => dffe6a[0].ACLR
clrn => dffe7a[9].ACLR
clrn => dffe7a[8].ACLR
clrn => dffe7a[7].ACLR
clrn => dffe7a[6].ACLR
clrn => dffe7a[5].ACLR
clrn => dffe7a[4].ACLR
clrn => dffe7a[3].ACLR
clrn => dffe7a[2].ACLR
clrn => dffe7a[1].ACLR
clrn => dffe7a[0].ACLR
d[0] => dffe6a[0].IN0
d[1] => dffe6a[1].IN0
d[2] => dffe6a[2].IN0
d[3] => dffe6a[3].IN0
d[4] => dffe6a[4].IN0
d[5] => dffe6a[5].IN0
d[6] => dffe6a[6].IN0
d[7] => dffe6a[7].IN0
d[8] => dffe6a[8].IN0
d[9] => dffe6a[9].IN0
q[0] <= dffe7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe7a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_brp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|dffpipe_oe9:ws_bwp
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp
clock => dffpipe_se9:dffpipe8.clock
clrn => dffpipe_se9:dffpipe8.clrn
d[0] => dffpipe_se9:dffpipe8.d[0]
d[1] => dffpipe_se9:dffpipe8.d[1]
d[2] => dffpipe_se9:dffpipe8.d[2]
d[3] => dffpipe_se9:dffpipe8.d[3]
d[4] => dffpipe_se9:dffpipe8.d[4]
d[5] => dffpipe_se9:dffpipe8.d[5]
d[6] => dffpipe_se9:dffpipe8.d[6]
d[7] => dffpipe_se9:dffpipe8.d[7]
d[8] => dffpipe_se9:dffpipe8.d[8]
d[9] => dffpipe_se9:dffpipe8.d[9]
q[0] <= dffpipe_se9:dffpipe8.q[0]
q[1] <= dffpipe_se9:dffpipe8.q[1]
q[2] <= dffpipe_se9:dffpipe8.q[2]
q[3] <= dffpipe_se9:dffpipe8.q[3]
q[4] <= dffpipe_se9:dffpipe8.q[4]
q[5] <= dffpipe_se9:dffpipe8.q[5]
q[6] <= dffpipe_se9:dffpipe8.q[6]
q[7] <= dffpipe_se9:dffpipe8.q[7]
q[8] <= dffpipe_se9:dffpipe8.q[8]
q[9] <= dffpipe_se9:dffpipe8.q[9]


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe8
clock => dffe10a[9].CLK
clock => dffe10a[8].CLK
clock => dffe10a[7].CLK
clock => dffe10a[6].CLK
clock => dffe10a[5].CLK
clock => dffe10a[4].CLK
clock => dffe10a[3].CLK
clock => dffe10a[2].CLK
clock => dffe10a[1].CLK
clock => dffe10a[0].CLK
clock => dffe9a[9].CLK
clock => dffe9a[8].CLK
clock => dffe9a[7].CLK
clock => dffe9a[6].CLK
clock => dffe9a[5].CLK
clock => dffe9a[4].CLK
clock => dffe9a[3].CLK
clock => dffe9a[2].CLK
clock => dffe9a[1].CLK
clock => dffe9a[0].CLK
clrn => dffe10a[9].ACLR
clrn => dffe10a[8].ACLR
clrn => dffe10a[7].ACLR
clrn => dffe10a[6].ACLR
clrn => dffe10a[5].ACLR
clrn => dffe10a[4].ACLR
clrn => dffe10a[3].ACLR
clrn => dffe10a[2].ACLR
clrn => dffe10a[1].ACLR
clrn => dffe10a[0].ACLR
clrn => dffe9a[9].ACLR
clrn => dffe9a[8].ACLR
clrn => dffe9a[7].ACLR
clrn => dffe9a[6].ACLR
clrn => dffe9a[5].ACLR
clrn => dffe9a[4].ACLR
clrn => dffe9a[3].ACLR
clrn => dffe9a[2].ACLR
clrn => dffe9a[1].ACLR
clrn => dffe9a[0].ACLR
d[0] => dffe9a[0].IN0
d[1] => dffe9a[1].IN0
d[2] => dffe9a[2].IN0
d[3] => dffe9a[3].IN0
d[4] => dffe9a[4].IN0
d[5] => dffe9a[5].IN0
d[6] => dffe9a[6].IN0
d[7] => dffe9a[7].IN0
d[8] => dffe9a[8].IN0
d[9] => dffe9a[9].IN0
q[0] <= dffe10a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe10a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe10a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe10a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe10a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe10a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe10a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe10a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe10a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe10a[9].DB_MAX_OUTPUT_PORT_TYPE


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ahp1:auto_generated|cmpr_906:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|DE1_SoC_CAMERA|I2C_CCD_Config:u8
iCLK => mI2C_CLK_DIV[0].CLK
iCLK => mI2C_CLK_DIV[1].CLK
iCLK => mI2C_CLK_DIV[2].CLK
iCLK => mI2C_CLK_DIV[3].CLK
iCLK => mI2C_CLK_DIV[4].CLK
iCLK => mI2C_CLK_DIV[5].CLK
iCLK => mI2C_CLK_DIV[6].CLK
iCLK => mI2C_CLK_DIV[7].CLK
iCLK => mI2C_CLK_DIV[8].CLK
iCLK => mI2C_CLK_DIV[9].CLK
iCLK => mI2C_CLK_DIV[10].CLK
iCLK => mI2C_CLK_DIV[11].CLK
iCLK => mI2C_CLK_DIV[12].CLK
iCLK => mI2C_CLK_DIV[13].CLK
iCLK => mI2C_CLK_DIV[14].CLK
iCLK => mI2C_CLK_DIV[15].CLK
iCLK => mI2C_CTRL_CLK.CLK
iCLK => combo_cnt[0].CLK
iCLK => combo_cnt[1].CLK
iCLK => combo_cnt[2].CLK
iCLK => combo_cnt[3].CLK
iCLK => combo_cnt[4].CLK
iCLK => combo_cnt[5].CLK
iCLK => combo_cnt[6].CLK
iCLK => combo_cnt[7].CLK
iCLK => combo_cnt[8].CLK
iCLK => combo_cnt[9].CLK
iCLK => combo_cnt[10].CLK
iCLK => combo_cnt[11].CLK
iCLK => combo_cnt[12].CLK
iCLK => combo_cnt[13].CLK
iCLK => combo_cnt[14].CLK
iCLK => combo_cnt[15].CLK
iCLK => combo_cnt[16].CLK
iCLK => combo_cnt[17].CLK
iCLK => combo_cnt[18].CLK
iCLK => combo_cnt[19].CLK
iCLK => combo_cnt[20].CLK
iCLK => combo_cnt[21].CLK
iCLK => combo_cnt[22].CLK
iCLK => combo_cnt[23].CLK
iCLK => combo_cnt[24].CLK
iCLK => senosr_exposure[0].CLK
iCLK => senosr_exposure[1].CLK
iCLK => senosr_exposure[2].CLK
iCLK => senosr_exposure[3].CLK
iCLK => senosr_exposure[4].CLK
iCLK => senosr_exposure[5].CLK
iCLK => senosr_exposure[6].CLK
iCLK => senosr_exposure[7].CLK
iCLK => senosr_exposure[8].CLK
iCLK => senosr_exposure[9].CLK
iCLK => senosr_exposure[10].CLK
iCLK => senosr_exposure[11].CLK
iCLK => senosr_exposure[12].CLK
iCLK => senosr_exposure[13].CLK
iCLK => senosr_exposure[14].CLK
iCLK => senosr_exposure[15].CLK
iCLK => iexposure_adj_delay[0].CLK
iCLK => iexposure_adj_delay[1].CLK
iCLK => iexposure_adj_delay[2].CLK
iCLK => iexposure_adj_delay[3].CLK
iRST_N => i2c_reset.IN1
iRST_N => combo_cnt[0].ACLR
iRST_N => combo_cnt[1].ACLR
iRST_N => combo_cnt[2].ACLR
iRST_N => combo_cnt[3].ACLR
iRST_N => combo_cnt[4].ACLR
iRST_N => combo_cnt[5].ACLR
iRST_N => combo_cnt[6].ACLR
iRST_N => combo_cnt[7].ACLR
iRST_N => combo_cnt[8].ACLR
iRST_N => combo_cnt[9].ACLR
iRST_N => combo_cnt[10].ACLR
iRST_N => combo_cnt[11].ACLR
iRST_N => combo_cnt[12].ACLR
iRST_N => combo_cnt[13].ACLR
iRST_N => combo_cnt[14].ACLR
iRST_N => combo_cnt[15].ACLR
iRST_N => combo_cnt[16].ACLR
iRST_N => combo_cnt[17].ACLR
iRST_N => combo_cnt[18].ACLR
iRST_N => combo_cnt[19].ACLR
iRST_N => combo_cnt[20].ACLR
iRST_N => combo_cnt[21].ACLR
iRST_N => combo_cnt[22].ACLR
iRST_N => combo_cnt[23].ACLR
iRST_N => combo_cnt[24].ACLR
iRST_N => senosr_exposure[0].ACLR
iRST_N => senosr_exposure[1].ACLR
iRST_N => senosr_exposure[2].ACLR
iRST_N => senosr_exposure[3].ACLR
iRST_N => senosr_exposure[4].ACLR
iRST_N => senosr_exposure[5].ACLR
iRST_N => senosr_exposure[6].ACLR
iRST_N => senosr_exposure[7].ACLR
iRST_N => senosr_exposure[8].ACLR
iRST_N => senosr_exposure[9].ACLR
iRST_N => senosr_exposure[10].PRESET
iRST_N => senosr_exposure[11].ACLR
iRST_N => senosr_exposure[12].ACLR
iRST_N => senosr_exposure[13].ACLR
iRST_N => senosr_exposure[14].ACLR
iRST_N => senosr_exposure[15].ACLR
iRST_N => iexposure_adj_delay[0].ACLR
iRST_N => iexposure_adj_delay[1].ACLR
iRST_N => iexposure_adj_delay[2].ACLR
iRST_N => iexposure_adj_delay[3].ACLR
iZOOM_MODE_SW => Mux18.IN69
iZOOM_MODE_SW => Mux19.IN66
iZOOM_MODE_SW => Mux21.IN69
iZOOM_MODE_SW => Mux22.IN67
iZOOM_MODE_SW => Mux14.IN69
iZOOM_MODE_SW => Mux19.IN67
iZOOM_MODE_SW => Mux19.IN68
iZOOM_MODE_SW => Mux22.IN68
iZOOM_MODE_SW => Mux19.IN69
iZOOM_MODE_SW => Mux22.IN69
iEXPOSURE_ADJ => iexposure_adj_delay[0].DATAIN
iEXPOSURE_ADJ => Equal0.IN0
iEXPOSURE_DEC_p => senosr_exposure_temp[17].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[16].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[15].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[14].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[13].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[12].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[11].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[10].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[9].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[8].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[7].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[6].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[5].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[4].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[3].OUTPUTSELECT
iEXPOSURE_DEC_p => senosr_exposure_temp[2].OUTPUTSELECT
I2C_SCLK <= I2C_Controller:u0.I2C_SCLK
I2C_SDAT <> I2C_Controller:u0.I2C_SDAT


|DE1_SoC_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0
CLOCK => SD[0].CLK
CLOCK => SD[1].CLK
CLOCK => SD[2].CLK
CLOCK => SD[3].CLK
CLOCK => SD[4].CLK
CLOCK => SD[5].CLK
CLOCK => SD[6].CLK
CLOCK => SD[7].CLK
CLOCK => SD[8].CLK
CLOCK => SD[9].CLK
CLOCK => SD[10].CLK
CLOCK => SD[11].CLK
CLOCK => SD[12].CLK
CLOCK => SD[13].CLK
CLOCK => SD[14].CLK
CLOCK => SD[15].CLK
CLOCK => SD[16].CLK
CLOCK => SD[17].CLK
CLOCK => SD[18].CLK
CLOCK => SD[19].CLK
CLOCK => SD[20].CLK
CLOCK => SD[21].CLK
CLOCK => SD[22].CLK
CLOCK => SD[23].CLK
CLOCK => SD[24].CLK
CLOCK => SD[25].CLK
CLOCK => SD[26].CLK
CLOCK => SD[27].CLK
CLOCK => SD[28].CLK
CLOCK => SD[29].CLK
CLOCK => SD[30].CLK
CLOCK => SD[31].CLK
CLOCK => END~reg0.CLK
CLOCK => ACK4.CLK
CLOCK => ACK3.CLK
CLOCK => ACK2.CLK
CLOCK => ACK1.CLK
CLOCK => SDO.CLK
CLOCK => SCLK.CLK
CLOCK => SD_COUNTER[0].CLK
CLOCK => SD_COUNTER[1].CLK
CLOCK => SD_COUNTER[2].CLK
CLOCK => SD_COUNTER[3].CLK
CLOCK => SD_COUNTER[4].CLK
CLOCK => SD_COUNTER[5].CLK
CLOCK => SD_COUNTER[6].CLK
CLOCK => comb.DATAB
I2C_SCLK <= comb.DB_MAX_OUTPUT_PORT_TYPE
I2C_SDAT <> I2C_SDAT
I2C_DATA[0] => SD.DATAB
I2C_DATA[1] => SD.DATAB
I2C_DATA[2] => SD.DATAB
I2C_DATA[3] => SD.DATAB
I2C_DATA[4] => SD.DATAB
I2C_DATA[5] => SD.DATAB
I2C_DATA[6] => SD.DATAB
I2C_DATA[7] => SD.DATAB
I2C_DATA[8] => SD.DATAB
I2C_DATA[9] => SD.DATAB
I2C_DATA[10] => SD.DATAB
I2C_DATA[11] => SD.DATAB
I2C_DATA[12] => SD.DATAB
I2C_DATA[13] => SD.DATAB
I2C_DATA[14] => SD.DATAB
I2C_DATA[15] => SD.DATAB
I2C_DATA[16] => SD.DATAB
I2C_DATA[17] => SD.DATAB
I2C_DATA[18] => SD.DATAB
I2C_DATA[19] => SD.DATAB
I2C_DATA[20] => SD.DATAB
I2C_DATA[21] => SD.DATAB
I2C_DATA[22] => SD.DATAB
I2C_DATA[23] => SD.DATAB
I2C_DATA[24] => SD.DATAB
I2C_DATA[25] => SD.DATAB
I2C_DATA[26] => SD.DATAB
I2C_DATA[27] => SD.DATAB
I2C_DATA[28] => SD.DATAB
I2C_DATA[29] => SD.DATAB
I2C_DATA[30] => SD.DATAB
I2C_DATA[31] => SD.DATAB
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
GO => SD_COUNTER.OUTPUTSELECT
END <= END~reg0.DB_MAX_OUTPUT_PORT_TYPE
W_R => ~NO_FANOUT~
ACK <= comb.DB_MAX_OUTPUT_PORT_TYPE
RESET => END~reg0.PRESET
RESET => ACK4.ACLR
RESET => ACK3.ACLR
RESET => ACK2.ACLR
RESET => ACK1.ACLR
RESET => SDO.PRESET
RESET => SCLK.PRESET
RESET => SD_COUNTER[0].PRESET
RESET => SD_COUNTER[1].PRESET
RESET => SD_COUNTER[2].PRESET
RESET => SD_COUNTER[3].PRESET
RESET => SD_COUNTER[4].PRESET
RESET => SD_COUNTER[5].PRESET
RESET => SD_COUNTER[6].ACLR
RESET => SD[0].ENA
RESET => SD[31].ENA
RESET => SD[30].ENA
RESET => SD[29].ENA
RESET => SD[28].ENA
RESET => SD[27].ENA
RESET => SD[26].ENA
RESET => SD[25].ENA
RESET => SD[24].ENA
RESET => SD[23].ENA
RESET => SD[22].ENA
RESET => SD[21].ENA
RESET => SD[20].ENA
RESET => SD[19].ENA
RESET => SD[18].ENA
RESET => SD[17].ENA
RESET => SD[16].ENA
RESET => SD[15].ENA
RESET => SD[14].ENA
RESET => SD[13].ENA
RESET => SD[12].ENA
RESET => SD[11].ENA
RESET => SD[10].ENA
RESET => SD[9].ENA
RESET => SD[8].ENA
RESET => SD[7].ENA
RESET => SD[6].ENA
RESET => SD[5].ENA
RESET => SD[4].ENA
RESET => SD[3].ENA
RESET => SD[2].ENA
RESET => SD[1].ENA


|DE1_SoC_CAMERA|VGA_Controller:u1
iRed[0] => mVGA_R[0].DATAB
iRed[1] => mVGA_R[1].DATAB
iRed[2] => mVGA_R[2].DATAB
iRed[3] => mVGA_R[3].DATAB
iRed[4] => mVGA_R[4].DATAB
iRed[5] => mVGA_R[5].DATAB
iRed[6] => mVGA_R[6].DATAB
iRed[7] => mVGA_R[7].DATAB
iRed[8] => mVGA_R[8].DATAB
iRed[9] => mVGA_R[9].DATAB
iGreen[0] => mVGA_G[0].DATAB
iGreen[1] => mVGA_G[1].DATAB
iGreen[2] => mVGA_G[2].DATAB
iGreen[3] => mVGA_G[3].DATAB
iGreen[4] => mVGA_G[4].DATAB
iGreen[5] => mVGA_G[5].DATAB
iGreen[6] => mVGA_G[6].DATAB
iGreen[7] => mVGA_G[7].DATAB
iGreen[8] => mVGA_G[8].DATAB
iGreen[9] => mVGA_G[9].DATAB
iBlue[0] => mVGA_B[0].DATAB
iBlue[1] => mVGA_B[1].DATAB
iBlue[2] => mVGA_B[2].DATAB
iBlue[3] => mVGA_B[3].DATAB
iBlue[4] => mVGA_B[4].DATAB
iBlue[5] => mVGA_B[5].DATAB
iBlue[6] => mVGA_B[6].DATAB
iBlue[7] => mVGA_B[7].DATAB
iBlue[8] => mVGA_B[8].DATAB
iBlue[9] => mVGA_B[9].DATAB
oRequest <= oRequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[0] <= oVGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[1] <= oVGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[2] <= oVGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[3] <= oVGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[4] <= oVGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[5] <= oVGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[6] <= oVGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[7] <= oVGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[8] <= oVGA_R[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_R[9] <= oVGA_R[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[0] <= oVGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[1] <= oVGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[2] <= oVGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[3] <= oVGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[4] <= oVGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[5] <= oVGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[6] <= oVGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[7] <= oVGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[8] <= oVGA_G[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_G[9] <= oVGA_G[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[0] <= oVGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[1] <= oVGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[2] <= oVGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[3] <= oVGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[4] <= oVGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[5] <= oVGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[6] <= oVGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[7] <= oVGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[8] <= oVGA_B[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_B[9] <= oVGA_B[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_H_SYNC <= oVGA_H_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_V_SYNC <= oVGA_V_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_SYNC <= oVGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
oVGA_BLANK <= oVGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
iCLK => mVGA_V_SYNC.CLK
iCLK => V_Cont[0].CLK
iCLK => V_Cont[1].CLK
iCLK => V_Cont[2].CLK
iCLK => V_Cont[3].CLK
iCLK => V_Cont[4].CLK
iCLK => V_Cont[5].CLK
iCLK => V_Cont[6].CLK
iCLK => V_Cont[7].CLK
iCLK => V_Cont[8].CLK
iCLK => V_Cont[9].CLK
iCLK => V_Cont[10].CLK
iCLK => V_Cont[11].CLK
iCLK => V_Cont[12].CLK
iCLK => mVGA_H_SYNC.CLK
iCLK => H_Cont[0].CLK
iCLK => H_Cont[1].CLK
iCLK => H_Cont[2].CLK
iCLK => H_Cont[3].CLK
iCLK => H_Cont[4].CLK
iCLK => H_Cont[5].CLK
iCLK => H_Cont[6].CLK
iCLK => H_Cont[7].CLK
iCLK => H_Cont[8].CLK
iCLK => H_Cont[9].CLK
iCLK => H_Cont[10].CLK
iCLK => H_Cont[11].CLK
iCLK => H_Cont[12].CLK
iCLK => oRequest~reg0.CLK
iCLK => oVGA_V_SYNC~reg0.CLK
iCLK => oVGA_H_SYNC~reg0.CLK
iCLK => oVGA_SYNC~reg0.CLK
iCLK => oVGA_BLANK~reg0.CLK
iCLK => oVGA_B[0]~reg0.CLK
iCLK => oVGA_B[1]~reg0.CLK
iCLK => oVGA_B[2]~reg0.CLK
iCLK => oVGA_B[3]~reg0.CLK
iCLK => oVGA_B[4]~reg0.CLK
iCLK => oVGA_B[5]~reg0.CLK
iCLK => oVGA_B[6]~reg0.CLK
iCLK => oVGA_B[7]~reg0.CLK
iCLK => oVGA_B[8]~reg0.CLK
iCLK => oVGA_B[9]~reg0.CLK
iCLK => oVGA_G[0]~reg0.CLK
iCLK => oVGA_G[1]~reg0.CLK
iCLK => oVGA_G[2]~reg0.CLK
iCLK => oVGA_G[3]~reg0.CLK
iCLK => oVGA_G[4]~reg0.CLK
iCLK => oVGA_G[5]~reg0.CLK
iCLK => oVGA_G[6]~reg0.CLK
iCLK => oVGA_G[7]~reg0.CLK
iCLK => oVGA_G[8]~reg0.CLK
iCLK => oVGA_G[9]~reg0.CLK
iCLK => oVGA_R[0]~reg0.CLK
iCLK => oVGA_R[1]~reg0.CLK
iCLK => oVGA_R[2]~reg0.CLK
iCLK => oVGA_R[3]~reg0.CLK
iCLK => oVGA_R[4]~reg0.CLK
iCLK => oVGA_R[5]~reg0.CLK
iCLK => oVGA_R[6]~reg0.CLK
iCLK => oVGA_R[7]~reg0.CLK
iCLK => oVGA_R[8]~reg0.CLK
iCLK => oVGA_R[9]~reg0.CLK
iRST_N => oVGA_V_SYNC~reg0.ACLR
iRST_N => oVGA_H_SYNC~reg0.ACLR
iRST_N => oVGA_SYNC~reg0.ACLR
iRST_N => oVGA_BLANK~reg0.ACLR
iRST_N => oVGA_B[0]~reg0.ACLR
iRST_N => oVGA_B[1]~reg0.ACLR
iRST_N => oVGA_B[2]~reg0.ACLR
iRST_N => oVGA_B[3]~reg0.ACLR
iRST_N => oVGA_B[4]~reg0.ACLR
iRST_N => oVGA_B[5]~reg0.ACLR
iRST_N => oVGA_B[6]~reg0.ACLR
iRST_N => oVGA_B[7]~reg0.ACLR
iRST_N => oVGA_B[8]~reg0.ACLR
iRST_N => oVGA_B[9]~reg0.ACLR
iRST_N => oVGA_G[0]~reg0.ACLR
iRST_N => oVGA_G[1]~reg0.ACLR
iRST_N => oVGA_G[2]~reg0.ACLR
iRST_N => oVGA_G[3]~reg0.ACLR
iRST_N => oVGA_G[4]~reg0.ACLR
iRST_N => oVGA_G[5]~reg0.ACLR
iRST_N => oVGA_G[6]~reg0.ACLR
iRST_N => oVGA_G[7]~reg0.ACLR
iRST_N => oVGA_G[8]~reg0.ACLR
iRST_N => oVGA_G[9]~reg0.ACLR
iRST_N => oVGA_R[0]~reg0.ACLR
iRST_N => oVGA_R[1]~reg0.ACLR
iRST_N => oVGA_R[2]~reg0.ACLR
iRST_N => oVGA_R[3]~reg0.ACLR
iRST_N => oVGA_R[4]~reg0.ACLR
iRST_N => oVGA_R[5]~reg0.ACLR
iRST_N => oVGA_R[6]~reg0.ACLR
iRST_N => oVGA_R[7]~reg0.ACLR
iRST_N => oVGA_R[8]~reg0.ACLR
iRST_N => oVGA_R[9]~reg0.ACLR
iRST_N => oRequest~reg0.ACLR
iRST_N => mVGA_V_SYNC.ACLR
iRST_N => V_Cont[0].ACLR
iRST_N => V_Cont[1].ACLR
iRST_N => V_Cont[2].ACLR
iRST_N => V_Cont[3].ACLR
iRST_N => V_Cont[4].ACLR
iRST_N => V_Cont[5].ACLR
iRST_N => V_Cont[6].ACLR
iRST_N => V_Cont[7].ACLR
iRST_N => V_Cont[8].ACLR
iRST_N => V_Cont[9].ACLR
iRST_N => V_Cont[10].ACLR
iRST_N => V_Cont[11].ACLR
iRST_N => V_Cont[12].ACLR
iRST_N => mVGA_H_SYNC.ACLR
iRST_N => H_Cont[0].ACLR
iRST_N => H_Cont[1].ACLR
iRST_N => H_Cont[2].ACLR
iRST_N => H_Cont[3].ACLR
iRST_N => H_Cont[4].ACLR
iRST_N => H_Cont[5].ACLR
iRST_N => H_Cont[6].ACLR
iRST_N => H_Cont[7].ACLR
iRST_N => H_Cont[8].ACLR
iRST_N => H_Cont[9].ACLR
iRST_N => H_Cont[10].ACLR
iRST_N => H_Cont[11].ACLR
iRST_N => H_Cont[12].ACLR
iZOOM_MODE_SW => ~NO_FANOUT~


