// Seed: 3914098451
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input wand id_2,
    input tri1 id_3,
    output wor id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9,
    output wor id_10,
    id_12
);
  assign id_10 = -1;
  tri id_13;
  assign module_1.id_1 = 0;
  logic [7:0] id_14, id_15;
  id_16(
      id_13 | id_1, -1'd0 & -1, 1, 1, id_12, id_13, id_10 | -1'h0, -1 < id_14[1], id_12
  );
  wire id_17, id_18;
  wand id_19 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9,
    output wand id_10,
    output tri0 id_11
);
  wire id_13, id_14, id_15;
  integer id_16;
  generate
    always id_10 = (-1);
  endgenerate
  wire id_17, id_18, id_19, id_20;
  wire id_21;
  id_22(
      id_7, id_7
  );
  module_0 modCall_1 (
      id_9,
      id_6,
      id_1,
      id_1,
      id_0,
      id_5,
      id_4,
      id_3,
      id_2,
      id_9,
      id_4
  );
endmodule
