{"result": {"query": ":facetid:toc:\"db/conf/hipeac/hipeac2009.bht\"", "status": {"@code": "200", "text": "OK"}, "time": {"@unit": "msecs", "text": "167.97"}, "completions": {"@total": "1", "@computed": "1", "@sent": "1", "c": {"@sc": "30", "@dc": "30", "@oc": "30", "@id": "40550068", "text": ":facetid:toc:db/conf/hipeac/hipeac2009.bht"}}, "hits": {"@total": "30", "@computed": "30", "@sent": "30", "@first": "0", "hit": [{"@score": "1", "@id": "4764157", "info": {"authors": {"author": {"@pid": "a/TilakAgerwala", "text": "Tilak Agerwala"}}, "title": "Keynote: Challenges on the Road to Exascale Computing.", "venue": "HiPEAC", "pages": "1", "year": "2009", "type": "Conference and Workshop Papers", "access": "open", "key": "conf/hipeac/Agerwala09", "doi": "10.1007/978-3-540-92990-1_1", "ee": "https://doi.org/10.1007/978-3-540-92990-1_1", "url": "https://dblp.org/rec/conf/hipeac/Agerwala09"}, "url": "URL#4764157"}, {"@score": "1", "@id": "4764158", "info": {"authors": {"author": [{"@pid": "78/3583", "text": "Ghiath Al-Kadi"}, {"@pid": "83/4022", "text": "Andrei Sergeevich Terechko"}]}, "title": "A Hardware Task Scheduler for Embedded Video Processing.", "venue": "HiPEAC", "pages": "140-152", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Al-KadiT09", "doi": "10.1007/978-3-540-92990-1_12", "ee": "https://doi.org/10.1007/978-3-540-92990-1_12", "url": "https://dblp.org/rec/conf/hipeac/Al-KadiT09"}, "url": "URL#4764158"}, {"@score": "1", "@id": "4764159", "info": {"authors": {"author": [{"@pid": "31/6218", "text": "Mohammad Ansari"}, {"@pid": "32/3102", "text": "Mikel Luj\u00e1n"}, {"@pid": "16/4706", "text": "Christos Kotselidis"}, {"@pid": "14/4030", "text": "Kim Jarvis"}, {"@pid": "62/4067", "text": "Chris C. Kirkham"}, {"@pid": "25/3454", "text": "Ian Watson"}]}, "title": "Steal-on-Abort: Improving Transactional Memory Performance through Dynamic Transaction Reordering.", "venue": "HiPEAC", "pages": "4-18", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/AnsariLKJKW09", "doi": "10.1007/978-3-540-92990-1_3", "ee": "https://doi.org/10.1007/978-3-540-92990-1_3", "url": "https://dblp.org/rec/conf/hipeac/AnsariLKJKW09"}, "url": "URL#4764159"}, {"@score": "1", "@id": "4764160", "info": {"authors": {"author": [{"@pid": "16/3952", "text": "Arnaldo Azevedo"}, {"@pid": "63/2214", "text": "Cor Meenderinck"}, {"@pid": "82/2282", "text": "Ben H. H. Juurlink"}, {"@pid": "83/4022", "text": "Andrei Sergeevich Terechko"}, {"@pid": "42/1247", "text": "Jan Hoogerbrugge"}, {"@pid": "22/6843", "text": "Mauricio Alvarez 0001"}, {"@pid": "39/2928", "text": "Alex Ram\u00edrez"}]}, "title": "Parallel H.264 Decoding on an Embedded Multicore Processor.", "venue": "HiPEAC", "pages": "404-418", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/AzevedoMJTHAR09", "doi": "10.1007/978-3-540-92990-1_29", "ee": "https://doi.org/10.1007/978-3-540-92990-1_29", "url": "https://dblp.org/rec/conf/hipeac/AzevedoMJTHAR09"}, "url": "URL#4764160"}, {"@score": "1", "@id": "4764161", "info": {"authors": {"author": [{"@pid": "90/2732", "text": "Major Bhadauria"}, {"@pid": "78/351", "text": "Vincent M. Weaver"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}]}, "title": "Accomodating Diversity in CMPs with Heterogeneous Frequencies.", "venue": "HiPEAC", "pages": "248-262", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/BhadauriaWM09", "doi": "10.1007/978-3-540-92990-1_19", "ee": "https://doi.org/10.1007/978-3-540-92990-1_19", "url": "https://dblp.org/rec/conf/hipeac/BhadauriaWM09"}, "url": "URL#4764161"}, {"@score": "1", "@id": "4764162", "info": {"authors": {"author": {"@pid": "62/1166", "text": "Fran\u00e7ois Bodin"}}, "title": "Keynote: Compilers in the Manycore Era.", "venue": "HiPEAC", "pages": "2-3", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/Bodin09", "doi": "10.1007/978-3-540-92990-1_2", "ee": "https://doi.org/10.1007/978-3-540-92990-1_2", "url": "https://dblp.org/rec/conf/hipeac/Bodin09"}, "url": "URL#4764162"}, {"@score": "1", "@id": "4764163", "info": {"authors": {"author": [{"@pid": "61/7014", "text": "Kenzo Van Craeynest"}, {"@pid": "99/4678", "text": "Stijn Eyerman"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "MLP-Aware Runahead Threads in a Simultaneous Multithreading Processor.", "venue": "HiPEAC", "pages": "110-124", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/CraeynestEE09", "doi": "10.1007/978-3-540-92990-1_10", "ee": "https://doi.org/10.1007/978-3-540-92990-1_10", "url": "https://dblp.org/rec/conf/hipeac/CraeynestEE09"}, "url": "URL#4764163"}, {"@score": "1", "@id": "4764164", "info": {"authors": {"author": [{"@pid": "17/1255", "text": "Yang Ding"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}, {"@pid": "96/6134", "text": "Padma Raghavan"}]}, "title": "Adapting Application Mapping to Systematic Within-Die Process Variations on Chip Multiprocessors.", "venue": "HiPEAC", "pages": "231-247", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/DingKIR09", "doi": "10.1007/978-3-540-92990-1_18", "ee": "https://doi.org/10.1007/978-3-540-92990-1_18", "url": "https://dblp.org/rec/conf/hipeac/DingKIR09"}, "url": "URL#4764164"}, {"@score": "1", "@id": "4764165", "info": {"authors": {"author": [{"@pid": "49/2358", "text": "Mattias V. Eriksson"}, {"@pid": "k/ChristophWKessler", "text": "Christoph W. Kessler"}]}, "title": "Integrated Modulo Scheduling for Clustered VLIW Architectures.", "venue": "HiPEAC", "pages": "65-79", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ErikssonK09", "doi": "10.1007/978-3-540-92990-1_7", "ee": "https://doi.org/10.1007/978-3-540-92990-1_7", "url": "https://dblp.org/rec/conf/hipeac/ErikssonK09"}, "url": "URL#4764165"}, {"@score": "1", "@id": "4764166", "info": {"authors": {"author": [{"@pid": "70/3287-3", "text": "Muhammad Umar Farooq 0003"}, {"@pid": "j/LizyKurianJohn", "text": "Lizy Kurian John"}, {"@pid": "75/1137", "text": "Margarida F. Jacome"}]}, "title": "Compiler Controlled Speculation for Power Aware ILP Extraction in Dataflow Architectures.", "venue": "HiPEAC", "pages": "324-338", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FarooqJJ09", "doi": "10.1007/978-3-540-92990-1_24", "ee": "https://doi.org/10.1007/978-3-540-92990-1_24", "url": "https://dblp.org/rec/conf/hipeac/FarooqJJ09"}, "url": "URL#4764166"}, {"@score": "1", "@id": "4764167", "info": {"authors": {"author": [{"@pid": "05/5870", "text": "Mohammed Fellahi"}, {"@pid": "81/858-1", "text": "Albert Cohen 0001"}]}, "title": "Software Pipelining in Nested Loops with Prolog-Epilog Merging.", "venue": "HiPEAC", "pages": "80-94", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FellahiC09", "doi": "10.1007/978-3-540-92990-1_8", "ee": "https://doi.org/10.1007/978-3-540-92990-1_8", "url": "https://dblp.org/rec/conf/hipeac/FellahiC09"}, "url": "URL#4764167"}, {"@score": "1", "@id": "4764168", "info": {"authors": {"author": [{"@pid": "03/1355", "text": "Gabriel Falc\u00e3o Paiva Fernandes"}, {"@pid": "s/LeonelSousa", "text": "Leonel Sousa"}, {"@pid": "59/2236", "text": "V\u00edtor Manuel Mendes da Silva"}, {"@pid": "83/2695", "text": "Jos\u00e9 Marinho"}]}, "title": "Parallel LDPC Decoding on the Cell/B.E. Processor.", "venue": "HiPEAC", "pages": "389-403", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FernandesSSM09", "doi": "10.1007/978-3-540-92990-1_28", "ee": "https://doi.org/10.1007/978-3-540-92990-1_28", "url": "https://dblp.org/rec/conf/hipeac/FernandesSSM09"}, "url": "URL#4764168"}, {"@score": "1", "@id": "4764169", "info": {"authors": {"author": [{"@pid": "61/2980", "text": "Grigori Fursin"}, {"@pid": "35/1139", "text": "Olivier Temam"}]}, "title": "Collective Optimization.", "venue": "HiPEAC", "pages": "34-49", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/FursinT09", "doi": "10.1007/978-3-540-92990-1_5", "ee": "https://doi.org/10.1007/978-3-540-92990-1_5", "url": "https://dblp.org/rec/conf/hipeac/FursinT09"}, "url": "URL#4764169"}, {"@score": "1", "@id": "4764170", "info": {"authors": {"author": [{"@pid": "84/2381", "text": "Mohammad Hammoud"}, {"@pid": "04/7001", "text": "Sangyeun Cho"}, {"@pid": "m/RamiGMelhem", "text": "Rami G. Melhem"}]}, "title": "ACM: An Efficient Approach for Managing Shared Caches in Chip Multiprocessors.", "venue": "HiPEAC", "pages": "355-372", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HammoudCM09", "doi": "10.1007/978-3-540-92990-1_26", "ee": "https://doi.org/10.1007/978-3-540-92990-1_26", "url": "https://dblp.org/rec/conf/hipeac/HammoudCM09"}, "url": "URL#4764170"}, {"@score": "1", "@id": "4764171", "info": {"authors": {"author": [{"@pid": "70/4569", "text": "Michael B. Henry"}, {"@pid": "56/838", "text": "Leyla Nazhandali"}]}, "title": "Hybrid Super/Subthreshold Design of a Low Power Scalable-Throughput FFT Architecture.", "venue": "HiPEAC", "pages": "278-292", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HenryN09", "doi": "10.1007/978-3-540-92990-1_21", "ee": "https://doi.org/10.1007/978-3-540-92990-1_21", "url": "https://dblp.org/rec/conf/hipeac/HenryN09"}, "url": "URL#4764171"}, {"@score": "1", "@id": "4764172", "info": {"authors": {"author": [{"@pid": "41/2234", "text": "Lee W. Howes"}, {"@pid": "40/1088", "text": "Anton Lokhmotov"}, {"@pid": "11/5933", "text": "Alastair F. Donaldson"}, {"@pid": "60/732", "text": "Paul H. J. Kelly"}]}, "title": "Deriving Efficient Data Movement from Decoupled Access/Execute Specifications.", "venue": "HiPEAC", "pages": "168-182", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/HowesLDK09", "doi": "10.1007/978-3-540-92990-1_14", "ee": "https://doi.org/10.1007/978-3-540-92990-1_14", "url": "https://dblp.org/rec/conf/hipeac/HowesLDK09"}, "url": "URL#4764172"}, {"@score": "1", "@id": "4764173", "info": {"authors": {"author": [{"@pid": "85/5469", "text": "V\u00edctor J. Jim\u00e9nez"}, {"@pid": "44/1754", "text": "Llu\u00eds Vilanova"}, {"@pid": "22/4158", "text": "Isaac Gelado"}, {"@pid": "91/3192", "text": "Marisa Gil"}, {"@pid": "61/2980", "text": "Grigori Fursin"}, {"@pid": "88/6620", "text": "Nacho Navarro"}]}, "title": "Predictive Runtime Code Scheduling for Heterogeneous Architectures.", "venue": "HiPEAC", "pages": "19-33", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/JimenezVGGFN09", "doi": "10.1007/978-3-540-92990-1_4", "ee": "https://doi.org/10.1007/978-3-540-92990-1_4", "url": "https://dblp.org/rec/conf/hipeac/JimenezVGGFN09"}, "url": "URL#4764173"}, {"@score": "1", "@id": "4764174", "info": {"authors": {"author": [{"@pid": "47/3367-5", "text": "Daniel Jones 0005"}, {"@pid": "38/4020", "text": "Nigel P. Topham"}]}, "title": "High Speed CPU Simulation Using LTU Dynamic Binary Translation.", "venue": "HiPEAC", "pages": "50-64", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/JonesT09", "doi": "10.1007/978-3-540-92990-1_6", "ee": "https://doi.org/10.1007/978-3-540-92990-1_6", "url": "https://dblp.org/rec/conf/hipeac/JonesT09"}, "url": "URL#4764174"}, {"@score": "1", "@id": "4764175", "info": {"authors": {"author": [{"@pid": "10/5005", "text": "Omer Khan"}, {"@pid": "84/1396", "text": "Sandip Kundu"}]}, "title": "Predictive Thermal Management for Chip Multiprocessors Using Co-designed Virtual Machines.", "venue": "HiPEAC", "pages": "293-307", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KhanK09", "doi": "10.1007/978-3-540-92990-1_22", "ee": "https://doi.org/10.1007/978-3-540-92990-1_22", "url": "https://dblp.org/rec/conf/hipeac/KhanK09"}, "url": "URL#4764175"}, {"@score": "1", "@id": "4764176", "info": {"authors": {"author": [{"@pid": "33/2093", "text": "Theo Kluter"}, {"@pid": "12/2711", "text": "Philip Brisk"}, {"@pid": "c/ECharbon", "text": "Edoardo Charbon"}, {"@pid": "i/PIenne", "text": "Paolo Ienne"}]}, "title": "MPSoC Design Using Application-Specific Architecturally Visible Communication.", "venue": "HiPEAC", "pages": "183-197", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/KluterBCI09", "doi": "10.1007/978-3-540-92990-1_15", "ee": "https://doi.org/10.1007/978-3-540-92990-1_15", "url": "https://dblp.org/rec/conf/hipeac/KluterBCI09"}, "url": "URL#4764176"}, {"@score": "1", "@id": "4764177", "info": {"authors": {"author": [{"@pid": "04/655", "text": "J\u00f6rg Mische"}, {"@pid": "20/5553", "text": "Sascha Uhrig"}, {"@pid": "42/4308", "text": "Florian Kluge"}, {"@pid": "u/TheoUngerer", "text": "Theo Ungerer"}]}, "title": "IPC Control for Multiple Real-Time Threads on an In-Order SMT Processor.", "venue": "HiPEAC", "pages": "125-139", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MischeUKU09", "doi": "10.1007/978-3-540-92990-1_11", "ee": "https://doi.org/10.1007/978-3-540-92990-1_11", "url": "https://dblp.org/rec/conf/hipeac/MischeUKU09"}, "url": "URL#4764177"}, {"@score": "1", "@id": "4764178", "info": {"authors": {"author": [{"@pid": "20/6746", "text": "Sai Prashanth Muralidhara"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}]}, "title": "Communication Based Proactive Link Power Management.", "venue": "HiPEAC", "pages": "198-215", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/MuralidharaK09", "doi": "10.1007/978-3-540-92990-1_16", "ee": "https://doi.org/10.1007/978-3-540-92990-1_16", "url": "https://dblp.org/rec/conf/hipeac/MuralidharaK09"}, "url": "URL#4764178"}, {"@score": "1", "@id": "4764179", "info": {"authors": {"author": [{"@pid": "98/4196", "text": "Maik Nijhuis"}, {"@pid": "91/800", "text": "Herbert Bos"}, {"@pid": "b/HenriEBal", "text": "Henri E. Bal"}, {"@pid": "78/142", "text": "C\u00e9dric Augonnet"}]}, "title": "Mapping and Synchronizing Streaming Applications on Cell Processors.", "venue": "HiPEAC", "pages": "216-230", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/NijhuisBBA09", "doi": "10.1007/978-3-540-92990-1_17", "ee": "https://doi.org/10.1007/978-3-540-92990-1_17", "url": "https://dblp.org/rec/conf/hipeac/NijhuisBBA09"}, "url": "URL#4764179"}, {"@score": "1", "@id": "4764180", "info": {"authors": {"author": [{"@pid": "70/941", "text": "Hassan A. Salamy"}, {"@pid": "r/JRamanujam", "text": "J. Ramanujam"}]}, "title": "A Framework for Task Scheduling and Memory Partitioning for Multi-Processor System-on-Chip.", "venue": "HiPEAC", "pages": "263-277", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SalamyR09", "doi": "10.1007/978-3-540-92990-1_20", "ee": "https://doi.org/10.1007/978-3-540-92990-1_20", "url": "https://dblp.org/rec/conf/hipeac/SalamyR09"}, "url": "URL#4764180"}, {"@score": "1", "@id": "4764181", "info": {"authors": {"author": [{"@pid": "41/4443", "text": "Suriya Subramanian"}, {"@pid": "m/KSMcKinley", "text": "Kathryn S. McKinley"}]}, "title": "HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic.", "venue": "HiPEAC", "pages": "308-323", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/SubramanianM09", "doi": "10.1007/978-3-540-92990-1_23", "ee": "https://doi.org/10.1007/978-3-540-92990-1_23", "url": "https://dblp.org/rec/conf/hipeac/SubramanianM09"}, "url": "URL#4764181"}, {"@score": "1", "@id": "4764182", "info": {"authors": {"author": [{"@pid": "95/352", "text": "Martin Thuresson"}, {"@pid": "53/1727", "text": "Magnus Sj\u00e4lander"}, {"@pid": "48/2905", "text": "Per Stenstr\u00f6m"}]}, "title": "A Flexible Code Compression Scheme Using Partitioned Look-Up Tables.", "venue": "HiPEAC", "pages": "95-109", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/ThuressonSS09", "doi": "10.1007/978-3-540-92990-1_9", "ee": "https://doi.org/10.1007/978-3-540-92990-1_9", "url": "https://dblp.org/rec/conf/hipeac/ThuressonSS09"}, "url": "URL#4764182"}, {"@score": "1", "@id": "4764183", "info": {"authors": {"author": [{"@pid": "10/1228", "text": "Frederik Vandeputte"}, {"@pid": "e/LievenEeckhout", "text": "Lieven Eeckhout"}]}, "title": "Finding Stress Patterns in Microprocessor Workloads.", "venue": "HiPEAC", "pages": "153-167", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/VandeputteE09", "doi": "10.1007/978-3-540-92990-1_13", "ee": "https://doi.org/10.1007/978-3-540-92990-1_13", "url": "https://dblp.org/rec/conf/hipeac/VandeputteE09"}, "url": "URL#4764183"}, {"@score": "1", "@id": "4764184", "info": {"authors": {"author": [{"@pid": "62/6354", "text": "Matthew A. Watkins"}, {"@pid": "m/SallyAMcKee", "text": "Sally A. McKee"}, {"@pid": "82/5678", "text": "Lambert Schaelicke"}]}, "title": "Revisiting Cache Block Superloading.", "venue": "HiPEAC", "pages": "339-354", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/WatkinsMS09", "doi": "10.1007/978-3-540-92990-1_25", "ee": "https://doi.org/10.1007/978-3-540-92990-1_25", "url": "https://dblp.org/rec/conf/hipeac/WatkinsMS09"}, "url": "URL#4764184"}, {"@score": "1", "@id": "4764185", "info": {"authors": {"author": [{"@pid": "78/838", "text": "Aditya Yanamandra"}, {"@pid": "i/MaryJaneIrwin", "text": "Mary Jane Irwin"}, {"@pid": "v/NarayananVijaykrishnan", "text": "Vijaykrishnan Narayanan"}, {"@pid": "k/MahmutTKandemir", "text": "Mahmut T. Kandemir"}, {"@pid": "60/858", "text": "Sri Hari Krishna Narayanan"}]}, "title": "In-Network Caching for Chip Multiprocessors.", "venue": "HiPEAC", "pages": "373-388", "year": "2009", "type": "Conference and Workshop Papers", "access": "closed", "key": "conf/hipeac/YanamandraINKN09", "doi": "10.1007/978-3-540-92990-1_27", "ee": "https://doi.org/10.1007/978-3-540-92990-1_27", "url": "https://dblp.org/rec/conf/hipeac/YanamandraINKN09"}, "url": "URL#4764185"}, {"@score": "1", "@id": "4842237", "info": {"authors": {"author": [{"@pid": "08/6044", "text": "Andr\u00e9 Seznec"}, {"@pid": "73/2231", "text": "Joel S. Emer"}, {"@pid": "07/521", "text": "Michael F. P. O&apos;Boyle"}, {"@pid": "m/MargaretMartonosi", "text": "Margaret Martonosi"}, {"@pid": "u/TheoUngerer", "text": "Theo Ungerer"}]}, "title": "High Performance Embedded Architectures and Compilers, Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 25-28, 2009. Proceedings", "venue": ["HiPEAC", "Lecture Notes in Computer Science"], "volume": "5409", "publisher": "Springer", "year": "2009", "type": "Editorship", "key": "conf/hipeac/2009", "doi": "10.1007/978-3-540-92990-1", "ee": "https://doi.org/10.1007/978-3-540-92990-1", "url": "https://dblp.org/rec/conf/hipeac/2009"}, "url": "URL#4842237"}]}}}