$date
	Thu May  1 21:20:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_gray_counter $end
$var wire 4 ! dout [3:0] $end
$var reg 1 " clk $end
$var reg 1 # resetn $end
$var integer 32 $ i [31:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # resetn $end
$var reg 4 % binary_counter [3:0] $end
$var reg 4 & dout [3:0] $end
$scope function binary_to_gray $end
$var reg 4 ' binary_value [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
b10000 $
0#
0"
bx !
$end
#5000
b0 !
b0 &
b0 %
1"
#10000
0"
1#
#15000
b1 %
b0 '
1"
#20000
0"
b1 $
#25000
b1 !
b1 &
b10 %
b1 '
1"
#30000
0"
b10 $
#35000
b11 !
b11 &
b11 %
b10 '
1"
#40000
0"
b11 $
#45000
b10 !
b10 &
b100 %
b11 '
1"
#50000
0"
b100 $
#55000
b110 !
b110 &
b101 %
b100 '
1"
#60000
0"
b101 $
#65000
b111 !
b111 &
b110 %
b101 '
1"
#70000
0"
b110 $
#75000
b101 !
b101 &
b111 %
b110 '
1"
#80000
0"
b111 $
#85000
b100 !
b100 &
b1000 %
b111 '
1"
#90000
0"
b1000 $
#95000
b1100 !
b1100 &
b1001 %
b1000 '
1"
#100000
0"
b1001 $
#105000
b1101 !
b1101 &
b1010 %
b1001 '
1"
#110000
0"
b1010 $
#115000
b1111 !
b1111 &
b1011 %
b1010 '
1"
#120000
0"
b1011 $
#125000
b1110 !
b1110 &
b1100 %
b1011 '
1"
#130000
0"
b1100 $
#135000
b1010 !
b1010 &
b1101 %
b1100 '
1"
#140000
0"
b1101 $
#145000
b1011 !
b1011 &
b1110 %
b1101 '
1"
#150000
0"
b1110 $
#155000
b1001 !
b1001 &
b1111 %
b1110 '
1"
#160000
0"
b1111 $
#165000
b1000 !
b1000 &
b0 %
b1111 '
1"
#170000
0"
b10000 $
#175000
b0 !
b0 &
b1 %
b0 '
1"
#180000
0"
