

================================================================
== Vitis HLS Report for 'generic_tanh_float_s'
================================================================
* Date:           Tue Sep  5 22:49:08 2023

* Version:        2019.2.1 (Build 2729669 on Thu Dec 05 05:13:00 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.426 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       75|       75| 0.250 us | 0.250 us |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |            Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_exp_generic_double_s_fu_89  |exp_generic_double_s  |       27|       27| 89.991 ns | 89.991 ns |    1|    1| function |
        +--------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      271|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        5|    56|     5632|     4993|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       78|    -|
|Register             |        -|     -|     5468|      416|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        5|    56|    11100|     5758|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                   Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1_U3481  |Bert_layer_dadd_64ns_64ns_64_8_full_dsp_1  |        0|   3|   685|   635|    0|
    |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_U3471  |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_U3473  |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1_U3474  |Bert_layer_fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1_U3480     |Bert_layer_fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1_U3477   |Bert_layer_fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|     0|     0|    0|
    |Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_U3476   |Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|   143|    78|    0|
    |Bert_layer_fpext_32ns_64_2_no_dsp_1_U3479        |Bert_layer_fpext_32ns_64_2_no_dsp_1        |        0|   0|     0|     0|    0|
    |Bert_layer_fptrunc_64ns_32_2_no_dsp_1_U3478      |Bert_layer_fptrunc_64ns_32_2_no_dsp_1      |        0|   0|     0|     0|    0|
    |Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_U3472  |Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1_U3475  |Bert_layer_fsub_32ns_32ns_32_7_full_dsp_1  |        0|   2|   318|   198|    0|
    |grp_exp_generic_double_s_fu_89                   |exp_generic_double_s                       |        5|  40|  3214|  3290|    0|
    +-------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                           |        5|  56|  5632|  4993|    0|
    +-------------------------------------------------+-------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |and_ln75_fu_219_p2                       |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001                |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1299                        |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1451                        |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1456                        |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1459                        |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1595                        |    and   |   0|  0|   2|           1|           1|
    |ap_condition_1610                        |    and   |   0|  0|   2|           1|           1|
    |ap_condition_2051                        |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op134_call_state11_state10  |    and   |   0|  0|   2|           1|           1|
    |grp_fu_149_p2                            |   icmp   |   0|  0|  20|          23|           1|
    |icmp_ln828_3_fu_213_p2                   |   icmp   |   0|  0|  11|           8|           7|
    |icmp_ln828_5_fu_262_p2                   |   icmp   |   0|  0|  11|           8|           1|
    |icmp_ln828_fu_201_p2                     |   icmp   |   0|  0|  11|           8|           2|
    |icmp_ln836_fu_268_p2                     |   icmp   |   0|  0|  11|           8|           7|
    |icmp_ln844_1_fu_225_p2                   |   icmp   |   0|  0|  11|           8|           7|
    |icmp_ln844_fu_207_p2                     |   icmp   |   0|  0|  11|           8|           7|
    |ap_condition_1590                        |    or    |   0|  0|   2|           1|           1|
    |ap_return                                |  select  |   0|  0|  32|           1|          32|
    |select_ln67_fu_288_p3                    |  select  |   0|  0|  31|           1|          30|
    |x_2_fu_242_p3                            |  select  |   0|  0|  32|           1|          32|
    |ap_enable_pp0                            |    xor   |   0|  0|   2|           1|           2|
    |xor_ln112_fu_299_p2                      |    xor   |   0|  0|  33|          32|          33|
    |xor_ln95_fu_278_p2                       |    xor   |   0|  0|  33|          32|          33|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0| 271|         150|         205|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_76_p10      |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter49_expx_reg_58       |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter75_resultf_3_reg_72  |  21|          4|   32|        128|
    |ap_phi_reg_pp0_iter9_expx_reg_58        |  15|          3|   32|         96|
    |grp_fu_128_p0                           |  15|          3|   32|         96|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  78|         16|  192|        512|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_331                              |  31|   0|   32|          1|
    |add2_reg_426                                 |  32|   0|   32|          0|
    |add_reg_372                                  |  32|   0|   32|          0|
    |and_ln75_reg_349                             |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter39                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter40                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter41                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter42                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter43                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter44                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter45                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter46                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter47                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter48                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter49                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter50                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter51                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter52                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter53                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter54                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter55                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter56                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter57                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter58                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter59                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter60                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter61                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter62                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter63                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter64                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter65                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter66                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter67                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter68                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter69                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter70                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter71                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter72                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter73                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter74                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter75                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter24_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter25_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter26_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter27_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter28_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter29_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter30_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter31_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter32_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter33_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter34_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter35_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter37_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter39_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter40_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter41_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter42_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter43_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter44_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter45_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter46_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter47_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter48_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_expx_reg_58            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter49_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter50_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter51_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter52_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter53_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter54_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter55_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter56_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter57_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter58_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter59_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter60_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter61_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter62_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter63_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter64_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter65_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter66_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter67_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter68_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter69_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter70_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter71_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter72_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter73_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter74_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter75_resultf_3_reg_72       |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_72        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_58             |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_72        |  32|   0|   32|          0|
    |call3_i_reg_411                              |  64|   0|   64|          0|
    |conv4_i_reg_421                              |  32|   0|   32|          0|
    |expx_reg_58                                  |  32|   0|   32|          0|
    |grp_exp_generic_double_s_fu_89_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln828_5_reg_393                         |   1|   0|    1|          0|
    |icmp_ln828_reg_341                           |   1|   0|    1|          0|
    |icmp_ln832_reg_353                           |   1|   0|    1|          0|
    |icmp_ln836_reg_397                           |   1|   0|    1|          0|
    |icmp_ln844_1_reg_362                         |   1|   0|    1|          0|
    |icmp_ln844_reg_345                           |   1|   0|    1|          0|
    |p_Repl2_s_reg_321                            |   8|   0|    8|          0|
    |p_Result_23_reg_326                          |  31|   0|   31|          0|
    |p_Result_s_reg_316                           |   1|   0|    1|          0|
    |reg_154                                      |  32|   0|   32|          0|
    |resultf_2_reg_441                            |  32|   0|   32|          0|
    |resultf_reg_406                              |  32|   0|   32|          0|
    |sub_i_reg_416                                |  64|   0|   64|          0|
    |tmp_s_reg_358                                |   1|   0|    1|          0|
    |x_1_reg_382                                  |  32|   0|   32|          0|
    |x_reg_377                                    |  32|   0|   32|          0|
    |xd_reg_401                                   |  64|   0|   64|          0|
    |xor_ln95_reg_431                             |  32|   0|   32|          0|
    |abst_in_reg_331                              |  64|  32|   32|          1|
    |and_ln75_reg_349                             |  64|  32|    1|          0|
    |expx_reg_58                                  |  64|  32|   32|          0|
    |icmp_ln828_5_reg_393                         |  64|  32|    1|          0|
    |icmp_ln828_reg_341                           |  64|  32|    1|          0|
    |icmp_ln832_reg_353                           |  64|  32|    1|          0|
    |icmp_ln836_reg_397                           |  64|  32|    1|          0|
    |icmp_ln844_1_reg_362                         |  64|  32|    1|          0|
    |icmp_ln844_reg_345                           |  64|  32|    1|          0|
    |p_Result_s_reg_316                           |  64|  32|    1|          0|
    |reg_154                                      |  64|  32|   32|          0|
    |resultf_reg_406                              |  64|  32|   32|          0|
    |tmp_s_reg_358                                |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |5468| 416| 4774|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_start   |  in |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_done    | out |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_idle    | out |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_ready   | out |    1| ap_ctrl_hs | generic_tanh<float> | return value |
|ap_return  | out |   32| ap_ctrl_hs | generic_tanh<float> | return value |
|t_in       |  in |   32|   ap_none  |         t_in        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.34>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%t_in_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %t_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:57]   --->   Operation 77 'read' 't_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast i32 %t_in_read" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:311]   --->   Operation 78 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_s, i32"   --->   Operation 79 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_Repl2_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_s, i32, i32"   --->   Operation 80 'partselect' 'p_Repl2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%p_Repl2_8 = trunc i32 %p_Val2_s"   --->   Operation 81 'trunc' 'p_Repl2_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_23 = trunc i32 %p_Val2_s"   --->   Operation 82 'trunc' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i31 %p_Result_23"   --->   Operation 83 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%abst_in = bitcast i32 %zext_ln368" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:350]   --->   Operation 84 'bitcast' 'abst_in' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.58ns)   --->   "%icmp_ln828 = icmp_eq  i8 %p_Repl2_s, i8"   --->   Operation 85 'icmp' 'icmp_ln828' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln828, void, void" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:65]   --->   Operation 86 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.58ns)   --->   "%icmp_ln844 = icmp_ult  i8 %p_Repl2_s, i8"   --->   Operation 87 'icmp' 'icmp_ln844' <Predicate = (!icmp_ln828)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln844, void, void %._crit_edge" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:74]   --->   Operation 88 'br' 'br_ln74' <Predicate = (!icmp_ln828)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.58ns)   --->   "%icmp_ln828_3 = icmp_eq  i8 %p_Repl2_s, i8"   --->   Operation 89 'icmp' 'icmp_ln828_3' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.75ns)   --->   "%icmp_ln828_4 = icmp_eq  i23 %p_Repl2_8, i23"   --->   Operation 90 'icmp' 'icmp_ln828_4' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 0.75> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns)   --->   "%and_ln75 = and i1 %icmp_ln828_3, i1 %icmp_ln828_4" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 91 'and' 'and_ln75' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln75 = br i1 %and_ln75, void, void %._crit_edge" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:75]   --->   Operation 92 'br' 'br_ln75' <Predicate = (!icmp_ln828 & !icmp_ln844)> <Delay = 0.00>
ST_1 : Operation 93 [2/2] (1.64ns)   --->   "%tmp_s = fcmp_olt  i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 93 'fcmp' 'tmp_s' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75)> <Delay = 1.64> <Core = "FCompare">   --->   Core 67 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [7/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 94 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.75ns)   --->   "%icmp_ln832 = icmp_eq  i23 %p_Repl2_8, i23"   --->   Operation 95 'icmp' 'icmp_ln832' <Predicate = (icmp_ln828)> <Delay = 0.75> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.34>
ST_2 : Operation 96 [1/2] (1.64ns)   --->   "%tmp_s = fcmp_olt  i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 96 'fcmp' 'tmp_s' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75)> <Delay = 1.64> <Core = "FCompare">   --->   Core 67 'FCompare' <Latency = 1> <II = 1> <Delay = 1.64> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.64ns)   --->   "%br_ln80 = br i1 %tmp_s, void %._crit_edge2, void" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:80]   --->   Operation 97 'br' 'br_ln80' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75)> <Delay = 0.64>
ST_2 : Operation 98 [1/1] (0.58ns)   --->   "%icmp_ln844_1 = icmp_ult  i8 %p_Repl2_s, i8"   --->   Operation 98 'icmp' 'icmp_ln844_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i31, i1, i31 %p_Result_23" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 99 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%bitcast_ln84 = bitcast i32 %or_ln" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 100 'bitcast' 'bitcast_ln84' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 101 [7/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 101 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [7/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 102 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [6/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 103 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 104 [6/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 104 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [6/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 105 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [5/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 106 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.34>
ST_4 : Operation 107 [5/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 107 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [5/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 108 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [4/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 109 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.34>
ST_5 : Operation 110 [4/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 110 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [4/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 111 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [3/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 112 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.34>
ST_6 : Operation 113 [3/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 113 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [3/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 114 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [2/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 115 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.34>
ST_7 : Operation 116 [2/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 116 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 117 [2/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 117 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/7] (2.34ns)   --->   "%add = fadd i32 %abst_in, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 118 'fadd' 'add' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.34>
ST_8 : Operation 119 [1/7] (2.34ns)   --->   "%x = fsub i32 %bitcast_ln84, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:84]   --->   Operation 119 'fsub' 'x' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/7] (2.34ns)   --->   "%x_1 = fadd i32 %abst_in, i32 %abst_in" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:87]   --->   Operation 120 'fadd' 'x_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [4/4] (2.32ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 121 'fmul' 'resultf' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 122 [1/1] (0.22ns)   --->   "%x_2 = select i1 %icmp_ln844_1, i32 %x, i32 %x_1" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:83]   --->   Operation 122 'select' 'x_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%p_Val2_19 = bitcast i32 %x_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:311]   --->   Operation 123 'bitcast' 'p_Val2_19' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%p_Repl2_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Val2_19, i32, i32"   --->   Operation 124 'partselect' 'p_Repl2_9' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.58ns)   --->   "%icmp_ln828_5 = icmp_eq  i8 %p_Repl2_9, i8"   --->   Operation 125 'icmp' 'icmp_ln828_5' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.61ns)   --->   "%br_ln9 = br i1 %icmp_ln828_5, void, void %_ZN11exp_reduce_5expm1Ef.exit" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:9]   --->   Operation 126 'br' 'br_ln9' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.61>
ST_9 : Operation 127 [1/1] (0.58ns)   --->   "%icmp_ln836 = icmp_ult  i8 %p_Repl2_9, i8"   --->   Operation 127 'icmp' 'icmp_ln836' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5)> <Delay = 0.58> <Core = "Cmp">   --->   Core 11 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.61ns)   --->   "%br_ln10 = br i1 %icmp_ln836, void, void %_ZN11exp_reduce_5expm1Ef.exit" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:10]   --->   Operation 128 'br' 'br_ln10' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5)> <Delay = 0.61>
ST_9 : Operation 129 [2/2] (1.54ns)   --->   "%xd = fpext i32 %x_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11]   --->   Operation 129 'fpext' 'xd' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln844_1, void, void" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:92]   --->   Operation 130 'br' 'br_ln92' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.00>
ST_9 : Operation 131 [3/4] (2.32ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 131 'fmul' 'resultf' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 132 [1/2] (1.54ns)   --->   "%xd = fpext i32 %x_2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:11]   --->   Operation 132 'fpext' 'xd' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.54> <Core = "Float2Double">   --->   Core 112 'Float2Double' <Latency = 1> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 133 [2/4] (2.32ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 133 'fmul' 'resultf' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.32>
ST_11 : Operation 134 [28/28] (1.16ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 134 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.16> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 135 [1/4] (2.32ns)   --->   "%resultf = fmul i32 %abst_in, i32 %add" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:78]   --->   Operation 135 'fmul' 'resultf' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 2.32> <Core = "FMul_maxdsp">   --->   Core 78 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.42>
ST_12 : Operation 136 [27/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 136 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 2.42>
ST_13 : Operation 137 [26/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 137 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 2.42>
ST_14 : Operation 138 [25/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 138 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 2.42>
ST_15 : Operation 139 [24/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 139 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.42>
ST_16 : Operation 140 [23/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 140 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.42>
ST_17 : Operation 141 [22/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 141 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 2.42>
ST_18 : Operation 142 [21/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 142 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 2.42>
ST_19 : Operation 143 [20/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 143 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 2.42>
ST_20 : Operation 144 [19/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 144 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 2.42>
ST_21 : Operation 145 [18/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 145 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 2.42>
ST_22 : Operation 146 [17/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 146 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 2.42>
ST_23 : Operation 147 [16/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 147 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 2.42>
ST_24 : Operation 148 [15/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 148 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 2.42>
ST_25 : Operation 149 [14/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 149 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 2.42>
ST_26 : Operation 150 [13/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 150 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 2.42>
ST_27 : Operation 151 [12/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 151 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 2.42>
ST_28 : Operation 152 [11/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 152 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 2.42>
ST_29 : Operation 153 [10/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 153 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 2.42>
ST_30 : Operation 154 [9/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 154 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 2.42>
ST_31 : Operation 155 [8/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 155 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 2.42>
ST_32 : Operation 156 [7/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 156 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 2.42>
ST_33 : Operation 157 [6/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 157 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 2.42>
ST_34 : Operation 158 [5/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 158 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 2.42>
ST_35 : Operation 159 [4/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 159 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 2.42>
ST_36 : Operation 160 [3/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 160 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 2.42>
ST_37 : Operation 161 [2/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 161 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 2.42>
ST_38 : Operation 162 [1/28] (2.42ns)   --->   "%call3_i = call i64 @exp_generic<double>, i64 %xd, i58 %table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V, i26 %table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V, i42 %table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 162 'call' 'call3_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 2.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 1.90>
ST_39 : Operation 163 [8/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 163 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.90>
ST_40 : Operation 164 [7/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 164 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.90>
ST_41 : Operation 165 [6/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 165 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.90>
ST_42 : Operation 166 [5/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 166 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.90>
ST_43 : Operation 167 [4/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 167 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.90>
ST_44 : Operation 168 [3/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 168 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.90>
ST_45 : Operation 169 [2/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 169 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.90>
ST_46 : Operation 170 [1/8] (1.90ns)   --->   "%sub_i = dadd i64 %call3_i, i64" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 170 'dadd' 'sub_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.90> <Core = "DAddSub_fulldsp">   --->   Core 85 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 1.90> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 1.82>
ST_47 : Operation 171 [2/2] (1.82ns)   --->   "%conv4_i = fptrunc i64 %sub_i" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 171 'fptrunc' 'conv4_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 1.82>
ST_48 : Operation 172 [1/2] (1.82ns)   --->   "%conv4_i = fptrunc i64 %sub_i" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 172 'fptrunc' 'conv4_i' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 1.82> <Core = "Double2Float">   --->   Core 115 'Double2Float' <Latency = 1> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 0.61>
ST_49 : Operation 173 [1/1] (0.61ns)   --->   "%br_ln12 = br void %_ZN11exp_reduce_5expm1Ef.exit" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/src/common/hls_exp_float.cpp:12]   --->   Operation 173 'br' 'br_ln12' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln828_5 & !icmp_ln836)> <Delay = 0.61>

State 50 <SV = 49> <Delay = 2.34>
ST_50 : Operation 174 [1/1] (0.00ns)   --->   "%expx = phi i32 %conv4_i, void, i32, void, i32 %x_2, void"   --->   Operation 174 'phi' 'expx' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 0.00>
ST_50 : Operation 175 [7/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 175 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 2.34>
ST_51 : Operation 176 [6/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 176 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 2.34>
ST_52 : Operation 177 [5/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 177 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 2.34>
ST_53 : Operation 178 [4/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 178 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 2.34>
ST_54 : Operation 179 [3/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 179 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 2.34>
ST_55 : Operation 180 [2/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 180 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 2.34>
ST_56 : Operation 181 [1/7] (2.34ns)   --->   "%add2 = fadd i32 %expx, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 181 'fadd' 'add2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln95 = bitcast i32 %expx" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 182 'bitcast' 'bitcast_ln95' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 0.00>
ST_56 : Operation 183 [1/1] (0.21ns)   --->   "%xor_ln95 = xor i32 %bitcast_ln95, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 183 'xor' 'xor_ln95' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 0.21> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 2.32>
ST_57 : Operation 184 [12/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 184 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 185 [1/1] (0.00ns)   --->   "%bitcast_ln95_1 = bitcast i32 %xor_ln95" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 185 'bitcast' 'bitcast_ln95_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 0.00>
ST_57 : Operation 186 [12/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 186 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 2.32>
ST_58 : Operation 187 [11/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 187 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 188 [11/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 188 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 2.32>
ST_59 : Operation 189 [10/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 189 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 190 [10/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 190 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 2.32>
ST_60 : Operation 191 [9/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 191 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 192 [9/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 192 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 2.32>
ST_61 : Operation 193 [8/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 193 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 194 [8/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 194 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 2.32>
ST_62 : Operation 195 [7/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 195 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 196 [7/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 196 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 2.32>
ST_63 : Operation 197 [6/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 197 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 198 [6/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 198 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 2.32>
ST_64 : Operation 199 [5/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 199 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 200 [5/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 200 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 2.32>
ST_65 : Operation 201 [4/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 201 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 202 [4/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 202 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 2.32>
ST_66 : Operation 203 [3/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 203 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 204 [3/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 204 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 2.32>
ST_67 : Operation 205 [2/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 205 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 206 [2/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 206 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 2.32>
ST_68 : Operation 207 [1/12] (2.32ns)   --->   "%div = fdiv i32, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 207 'fdiv' 'div' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 208 [1/12] (2.32ns)   --->   "%resultf_1 = fdiv i32 %bitcast_ln95_1, i32 %add2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:95]   --->   Operation 208 'fdiv' 'resultf_1' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 2.32> <Core = "FDiv">   --->   Core 68 'FDiv' <Latency = 11> <II = 1> <Delay = 2.32> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 2.34>
ST_69 : Operation 209 [7/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 209 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 2.34>
ST_70 : Operation 210 [6/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 210 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 2.34>
ST_71 : Operation 211 [5/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 211 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 2.34>
ST_72 : Operation 212 [4/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 212 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 2.34>
ST_73 : Operation 213 [3/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 213 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 2.34>
ST_74 : Operation 214 [2/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 214 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 2.34>
ST_75 : Operation 215 [1/7] (2.34ns)   --->   "%resultf_2 = fsub i32, i32 %div" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:100]   --->   Operation 215 'fsub' 'resultf_2' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 2.34> <Core = "FAddSub_fulldsp">   --->   Core 66 'FAddSub_fulldsp' <Latency = 6> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 216 [1/1] (0.64ns)   --->   "%br_ln96 = br void %._crit_edge2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:96]   --->   Operation 216 'br' 'br_ln96' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & icmp_ln844_1)> <Delay = 0.64>
ST_75 : Operation 217 [1/1] (0.64ns)   --->   "%br_ln79 = br void %._crit_edge2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:79]   --->   Operation 217 'br' 'br_ln79' <Predicate = (!icmp_ln828 & and_ln75) | (!icmp_ln828 & icmp_ln844)> <Delay = 0.64>
ST_75 : Operation 218 [1/1] (0.22ns)   --->   "%select_ln67 = select i1 %icmp_ln832, i32, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 218 'select' 'select_ln67' <Predicate = (icmp_ln828)> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_75 : Operation 219 [1/1] (0.64ns)   --->   "%br_ln67 = br void %._crit_edge2" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:67]   --->   Operation 219 'br' 'br_ln67' <Predicate = (icmp_ln828)> <Delay = 0.64>

State 76 <SV = 75> <Delay = 0.87>
ST_76 : Operation 220 [1/1] (0.64ns)   --->   "%br_ln0 = br void %._crit_edge2"   --->   Operation 220 'br' 'br_ln0' <Predicate = (!icmp_ln828 & !icmp_ln844 & !and_ln75 & tmp_s & !icmp_ln844_1)> <Delay = 0.64>
ST_76 : Operation 221 [1/1] (0.00ns)   --->   "%resultf_3 = phi i32 %resultf, void %._crit_edge, i32 %resultf_1, void, i32 %resultf_2, void, i32 %select_ln67, void, i32, void"   --->   Operation 221 'phi' 'resultf_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112 = bitcast i32 %resultf_3" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 222 'bitcast' 'bitcast_ln112' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_76 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%xor_ln112 = xor i32 %bitcast_ln112, i32" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 223 'xor' 'xor_ln112' <Predicate = (p_Result_s)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 13 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln108)   --->   "%bitcast_ln112_1 = bitcast i32 %xor_ln112" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:112]   --->   Operation 224 'bitcast' 'bitcast_ln112_1' <Predicate = (p_Result_s)> <Delay = 0.00>
ST_76 : Operation 225 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln108 = select i1 %p_Result_s, i32 %bitcast_ln112_1, i32 %resultf_3" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:108]   --->   Operation 225 'select' 'select_ln108' <Predicate = true> <Delay = 0.22> <Core = "Sel">   --->   Core 12 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 226 [1/1] (0.00ns)   --->   "%ret_ln114 = ret i32 %select_ln108" [/wrk/2019.sub/2019.2.1/continuous/2019_12_05_2729669/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_tanh.h:114]   --->   Operation 226 'ret' 'ret_ln114' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ t_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_in_read       (read          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Val2_s        (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_s      (bitselect     ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
p_Repl2_s       (partselect    ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_8       (trunc         ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Result_23     (trunc         ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln368      (zext          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
abst_in         (bitcast       ) [ 01111111111100000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln65         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln844      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln74         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_3    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_4    (icmp          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln75        (and           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln75         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln832      (icmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111110]
tmp_s           (fcmp          ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln80         (br            ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111]
icmp_ln844_1    (icmp          ) [ 01011111111111111111111111111111111111111111111111111111111111111111111111111]
or_ln           (bitconcatenate) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln84    (bitcast       ) [ 01011111100000000000000000000000000000000000000000000000000000000000000000000]
add             (fadd          ) [ 01000000111100000000000000000000000000000000000000000000000000000000000000000]
x               (fsub          ) [ 01000000010000000000000000000000000000000000000000000000000000000000000000000]
x_1             (fadd          ) [ 01000000010000000000000000000000000000000000000000000000000000000000000000000]
x_2             (select        ) [ 01000000011111111111111111111111111111111111111111100000000000000000000000000]
p_Val2_19       (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
p_Repl2_9       (partselect    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln828_5    (icmp          ) [ 01000000011111111111111111111111111111111111111111000000000000000000000000000]
br_ln9          (br            ) [ 01000000011111111111111111111111111111111111111111100000000000000000000000000]
icmp_ln836      (icmp          ) [ 01000000011111111111111111111111111111111111111111000000000000000000000000000]
br_ln10         (br            ) [ 01000000011111111111111111111111111111111111111111100000000000000000000000000]
br_ln92         (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xd              (fpext         ) [ 01000000000100000000000000000000000000000000000000000000000000000000000000000]
resultf         (fmul          ) [ 01100000000011111111111111111111111111111111111111111111111111111111111111111]
call3_i         (call          ) [ 01000000000000000000000000000000000000011111111000000000000000000000000000000]
sub_i           (dadd          ) [ 01000000000000000000000000000000000000000000000110000000000000000000000000000]
conv4_i         (fptrunc       ) [ 01000000010000000000000000000000000000000000000001100000000000000000000000000]
br_ln12         (br            ) [ 01000000010000000000000000000000000000000000000001100000000000000000000000000]
expx            (phi           ) [ 01000000000000000000000000000000000000000000000000111111100000000000000000000]
add2            (fadd          ) [ 01000000000000000000000000000000000000000000000000000000011111111111100000000]
bitcast_ln95    (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln95        (xor           ) [ 01000000000000000000000000000000000000000000000000000000010000000000000000000]
bitcast_ln95_1  (bitcast       ) [ 01000000000000000000000000000000000000000000000000000000001111111111100000000]
div             (fdiv          ) [ 01000000000000000000000000000000000000000000000000000000000000000000011111110]
resultf_1       (fdiv          ) [ 01100000000000000000000000000000000000000000000000000000000000000000011111111]
resultf_2       (fsub          ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln96         (br            ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln79         (br            ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000011]
select_ln67     (select        ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln67         (br            ) [ 01100000000000000000000000000000000000000000000000000000000000000000000000011]
br_ln0          (br            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
resultf_3       (phi           ) [ 01000000000000000000000000000000000000000000000000000000000000000000000000001]
bitcast_ln112   (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln112       (xor           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln112_1 (bitcast       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln108    (select        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln114       (ret           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="t_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i31"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="41"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="t_in_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="t_in_read/1 "/>
</bind>
</comp>

<comp id="58" class="1005" name="expx_reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="1"/>
<pin id="60" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="expx (phireg) "/>
</bind>
</comp>

<comp id="62" class="1004" name="expx_phi_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="2"/>
<pin id="64" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="32" slack="41"/>
<pin id="66" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="67" dir="0" index="4" bw="32" slack="41"/>
<pin id="68" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="expx/50 "/>
</bind>
</comp>

<comp id="72" class="1005" name="resultf_3_reg_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="74"/>
<pin id="74" dir="1" index="1" bw="32" slack="74"/>
</pin_list>
<bind>
<opset="resultf_3 (phireg) "/>
</bind>
</comp>

<comp id="76" class="1004" name="resultf_3_phi_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="65"/>
<pin id="78" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="32" slack="8"/>
<pin id="80" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="81" dir="0" index="4" bw="32" slack="1"/>
<pin id="82" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="83" dir="0" index="6" bw="32" slack="1"/>
<pin id="84" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="8" bw="32" slack="74"/>
<pin id="86" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="resultf_3/76 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_exp_generic_double_s_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="0"/>
<pin id="91" dir="0" index="1" bw="64" slack="1"/>
<pin id="92" dir="0" index="2" bw="58" slack="0"/>
<pin id="93" dir="0" index="3" bw="26" slack="0"/>
<pin id="94" dir="0" index="4" bw="42" slack="0"/>
<pin id="95" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call3_i/11 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/50 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="1"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="resultf_2/69 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="7"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="65"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="resultf/8 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/57 resultf_1/57 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="conv4_i/47 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="xd/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="32" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="1"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="sub_i/39 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="23" slack="0"/>
<pin id="151" dir="0" index="1" bw="23" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_4/1 icmp_ln832/1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="div resultf_1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Val2_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Result_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="1" index="3" bw="1" slack="75"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_Repl2_s_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="8" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="0" index="2" bw="6" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="p_Repl2_8_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Repl2_8/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="p_Result_23_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_23/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln368_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="31" slack="0"/>
<pin id="193" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="abst_in_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="31" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="abst_in/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln828_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln844_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="0"/>
<pin id="209" dir="0" index="1" bw="8" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln828_3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_3/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln75_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln75/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln844_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="0" index="1" bw="8" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln844_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="or_ln_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="31" slack="1"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln84_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln84/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="7"/>
<pin id="244" dir="0" index="1" bw="32" slack="1"/>
<pin id="245" dir="0" index="2" bw="32" slack="1"/>
<pin id="246" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_2/9 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_Val2_19_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_19/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_Repl2_9_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="6" slack="0"/>
<pin id="256" dir="0" index="3" bw="6" slack="0"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Repl2_9/9 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln828_5_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="0"/>
<pin id="264" dir="0" index="1" bw="8" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln828_5/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln836_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="8" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln836/9 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln95_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="6"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95/56 "/>
</bind>
</comp>

<comp id="278" class="1004" name="xor_ln95_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln95/56 "/>
</bind>
</comp>

<comp id="284" class="1004" name="bitcast_ln95_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln95_1/57 "/>
</bind>
</comp>

<comp id="288" class="1004" name="select_ln67_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="74"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="32" slack="0"/>
<pin id="292" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln67/75 "/>
</bind>
</comp>

<comp id="295" class="1004" name="bitcast_ln112_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112/76 "/>
</bind>
</comp>

<comp id="299" class="1004" name="xor_ln112_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln112/76 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bitcast_ln112_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln112_1/76 "/>
</bind>
</comp>

<comp id="309" class="1004" name="select_ln108_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="75"/>
<pin id="311" dir="0" index="1" bw="32" slack="0"/>
<pin id="312" dir="0" index="2" bw="32" slack="0"/>
<pin id="313" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln108/76 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_Result_s_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="75"/>
<pin id="318" dir="1" index="1" bw="1" slack="75"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="321" class="1005" name="p_Repl2_s_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_s "/>
</bind>
</comp>

<comp id="326" class="1005" name="p_Result_23_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="31" slack="1"/>
<pin id="328" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_23 "/>
</bind>
</comp>

<comp id="331" class="1005" name="abst_in_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="abst_in "/>
</bind>
</comp>

<comp id="341" class="1005" name="icmp_ln828_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="1"/>
<pin id="343" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln828 "/>
</bind>
</comp>

<comp id="345" class="1005" name="icmp_ln844_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="1" slack="1"/>
<pin id="347" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln844 "/>
</bind>
</comp>

<comp id="349" class="1005" name="and_ln75_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="1"/>
<pin id="351" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln75 "/>
</bind>
</comp>

<comp id="353" class="1005" name="icmp_ln832_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="74"/>
<pin id="355" dir="1" index="1" bw="1" slack="74"/>
</pin_list>
<bind>
<opset="icmp_ln832 "/>
</bind>
</comp>

<comp id="358" class="1005" name="tmp_s_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="362" class="1005" name="icmp_ln844_1_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="7"/>
<pin id="364" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln844_1 "/>
</bind>
</comp>

<comp id="367" class="1005" name="bitcast_ln84_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="1"/>
<pin id="369" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln84 "/>
</bind>
</comp>

<comp id="372" class="1005" name="add_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="377" class="1005" name="x_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="382" class="1005" name="x_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="x_2_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="1"/>
<pin id="389" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="icmp_ln828_5_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln828_5 "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln836_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln836 "/>
</bind>
</comp>

<comp id="401" class="1005" name="xd_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="xd "/>
</bind>
</comp>

<comp id="406" class="1005" name="resultf_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="65"/>
<pin id="408" dir="1" index="1" bw="32" slack="65"/>
</pin_list>
<bind>
<opset="resultf "/>
</bind>
</comp>

<comp id="411" class="1005" name="call3_i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="64" slack="1"/>
<pin id="413" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="call3_i "/>
</bind>
</comp>

<comp id="416" class="1005" name="sub_i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="1"/>
<pin id="418" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sub_i "/>
</bind>
</comp>

<comp id="421" class="1005" name="conv4_i_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="2"/>
<pin id="423" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv4_i "/>
</bind>
</comp>

<comp id="426" class="1005" name="add2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="1"/>
<pin id="428" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="xor_ln95_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln95 "/>
</bind>
</comp>

<comp id="436" class="1005" name="bitcast_ln95_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln95_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="resultf_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="resultf_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="select_ln67_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln67 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="44" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="58" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="71"><net_src comp="62" pin="6"/><net_sink comp="58" pin=0"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="88"><net_src comp="72" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="96"><net_src comp="40" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="89" pin=2"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="104"><net_src comp="28" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="117"><net_src comp="62" pin="6"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="46" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="132"><net_src comp="46" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="128" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="159"><net_src comp="154" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="163"><net_src comp="52" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="12" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="160" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="185"><net_src comp="160" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="190"><net_src comp="160" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="205"><net_src comp="172" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="20" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="172" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="172" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="22" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="149" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="32" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="230" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="247"><net_src comp="242" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="251"><net_src comp="242" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="248" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="16" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="18" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="266"><net_src comp="252" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="252" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="58" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="48" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="294"><net_src comp="50" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="76" pin="10"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="48" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="308"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="305" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="76" pin="10"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="164" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="324"><net_src comp="172" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="329"><net_src comp="187" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="334"><net_src comp="195" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="336"><net_src comp="331" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="337"><net_src comp="331" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="344"><net_src comp="201" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="207" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="352"><net_src comp="219" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="149" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="361"><net_src comp="139" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="225" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="370"><net_src comp="237" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="375"><net_src comp="100" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="380"><net_src comp="105" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="385"><net_src comp="109" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="390"><net_src comp="242" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="392"><net_src comp="387" pin="1"/><net_sink comp="62" pin=4"/></net>

<net id="396"><net_src comp="262" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="268" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="136" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="409"><net_src comp="124" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="414"><net_src comp="89" pin="5"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="419"><net_src comp="144" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="424"><net_src comp="133" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="429"><net_src comp="113" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="434"><net_src comp="278" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="439"><net_src comp="284" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="444"><net_src comp="119" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="449"><net_src comp="288" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="76" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: t_in | {}
	Port: table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
	Port: table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {}
 - Input state : 
	Port: generic_tanh<float> : t_in | {1 }
	Port: generic_tanh<float> : table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V | {30 31 }
	Port: generic_tanh<float> : table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {21 22 }
	Port: generic_tanh<float> : table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V | {24 25 }
  - Chain level:
	State 1
		p_Result_s : 1
		p_Repl2_s : 1
		p_Repl2_8 : 1
		p_Result_23 : 1
		zext_ln368 : 2
		abst_in : 3
		icmp_ln828 : 2
		br_ln65 : 3
		icmp_ln844 : 2
		br_ln74 : 3
		icmp_ln828_3 : 2
		icmp_ln828_4 : 2
		and_ln75 : 3
		br_ln75 : 3
		tmp_s : 4
		add : 4
		icmp_ln832 : 2
	State 2
		br_ln80 : 1
		bitcast_ln84 : 1
		x : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
		p_Val2_19 : 1
		p_Repl2_9 : 2
		icmp_ln828_5 : 3
		br_ln9 : 4
		icmp_ln836 : 3
		br_ln10 : 4
		xd : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
		add2 : 1
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
		xor_ln95 : 1
	State 57
		resultf_1 : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
		resultf_3 : 1
		bitcast_ln112 : 2
		xor_ln112 : 3
		bitcast_ln112_1 : 3
		select_ln108 : 4
		ret_ln114 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_exp_generic_double_s_fu_89 |    40   |  7.839  |   2865  |   2885  |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_100           |    2    |    0    |   318   |   198   |
|          |           grp_fu_105           |    2    |    0    |   318   |   198   |
|   fadd   |           grp_fu_109           |    2    |    0    |   318   |   198   |
|          |           grp_fu_113           |    2    |    0    |   318   |   198   |
|          |           grp_fu_119           |    2    |    0    |   318   |   198   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_144           |    3    |    0    |   685   |   635   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_124           |    3    |    0    |   143   |    78   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           x_2_fu_242           |    0    |    0    |    0    |    32   |
|  select  |       select_ln67_fu_288       |    0    |    0    |    0    |    32   |
|          |       select_ln108_fu_309      |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           grp_fu_149           |    0    |    0    |    0    |    20   |
|          |        icmp_ln828_fu_201       |    0    |    0    |    0    |    11   |
|          |        icmp_ln844_fu_207       |    0    |    0    |    0    |    11   |
|   icmp   |       icmp_ln828_3_fu_213      |    0    |    0    |    0    |    11   |
|          |       icmp_ln844_1_fu_225      |    0    |    0    |    0    |    11   |
|          |       icmp_ln828_5_fu_262      |    0    |    0    |    0    |    11   |
|          |        icmp_ln836_fu_268       |    0    |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln95_fu_278        |    0    |    0    |    0    |    32   |
|          |        xor_ln112_fu_299        |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |         and_ln75_fu_219        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |      t_in_read_read_fu_52      |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fdiv   |           grp_fu_128           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  fptrunc |           grp_fu_133           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fpext  |           grp_fu_136           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_139           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
| bitselect|        p_Result_s_fu_164       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|        p_Repl2_s_fu_172        |    0    |    0    |    0    |    0    |
|          |        p_Repl2_9_fu_252        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |        p_Repl2_8_fu_182        |    0    |    0    |    0    |    0    |
|          |       p_Result_23_fu_187       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln368_fu_191       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|          or_ln_fu_230          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    56   |  7.839  |   5283  |   4836  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    abst_in_reg_331   |   32   |
|     add2_reg_426     |   32   |
|      add_reg_372     |   32   |
|   and_ln75_reg_349   |    1   |
| bitcast_ln84_reg_367 |   32   |
|bitcast_ln95_1_reg_436|   32   |
|    call3_i_reg_411   |   64   |
|    conv4_i_reg_421   |   32   |
|      expx_reg_58     |   32   |
| icmp_ln828_5_reg_393 |    1   |
|  icmp_ln828_reg_341  |    1   |
|  icmp_ln832_reg_353  |    1   |
|  icmp_ln836_reg_397  |    1   |
| icmp_ln844_1_reg_362 |    1   |
|  icmp_ln844_reg_345  |    1   |
|   p_Repl2_s_reg_321  |    8   |
|  p_Result_23_reg_326 |   31   |
|  p_Result_s_reg_316  |    1   |
|        reg_154       |   32   |
|   resultf_2_reg_441  |   32   |
|   resultf_3_reg_72   |   32   |
|    resultf_reg_406   |   32   |
|  select_ln67_reg_446 |   32   |
|     sub_i_reg_416    |   64   |
|     tmp_s_reg_358    |    1   |
|      x_1_reg_382     |   32   |
|      x_2_reg_387     |   32   |
|       x_reg_377      |   32   |
|      xd_reg_401      |   64   |
|   xor_ln95_reg_431   |   32   |
+----------------------+--------+
|         Total        |   752  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------|------|------|------|--------||---------||---------|
|     Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------|------|------|------|--------||---------||---------|
| expx_reg_58 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_100 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_105 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_128 |  p0  |   3  |  32  |   96   ||    15   |
|  grp_fu_136 |  p0  |   2  |  32  |   64   ||    9    |
|  grp_fu_139 |  p0  |   2  |  32  |   64   ||    9    |
|-------------|------|------|------|--------||---------||---------|
|    Total    |      |      |      |   416  || 3.63225 ||    60   |
|-------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   56   |    7   |  5283  |  4836  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   60   |
|  Register |    -   |    -   |   752  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   56   |   11   |  6035  |  4896  |
+-----------+--------+--------+--------+--------+
