INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dirkt/Documents/School/Project Lab 1/project-lab-1/test_project/test_project.srcs/sources_1/new/test_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dirkt/Documents/School/Project Lab 1/project-lab-1/test_project/test_project.srcs/sim_1/new/test_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dirkt/Documents/School/Project Lab 1/project-lab-1/test_project/test_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
