{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699515971020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699515971030 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 09 08:46:10 2023 " "Processing started: Thu Nov 09 08:46:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699515971030 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515971030 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fct_compas -c fct_compas " "Command: quartus_map --read_settings_files=on --write_settings_files=off fct_compas -c fct_compas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515971030 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1699515971620 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699515971650 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699515971650 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "avalon_cmpt.qsys " "Elaborating Platform Designer system entity \"avalon_cmpt.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699515980763 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:24 Progress: Loading avalon_pwm/avalon_cmpt.qsys " "2023.11.09.08:46:24 Progress: Loading avalon_pwm/avalon_cmpt.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515984840 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:25 Progress: Reading input file " "2023.11.09.08:46:25 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515985356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:25 Progress: Adding avalon_cmp_0 \[avalon_cmp 1.0\] " "2023.11.09.08:46:25 Progress: Adding avalon_cmp_0 \[avalon_cmp 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515985450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module avalon_cmp_0 " "2023.11.09.08:46:26 Progress: Parameterizing module avalon_cmp_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding boutons \[altera_avalon_pio 18.1\] " "2023.11.09.08:46:26 Progress: Adding boutons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module boutons " "2023.11.09.08:46:26 Progress: Parameterizing module boutons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding clk_0 \[clock_source 18.1\] " "2023.11.09.08:46:26 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module clk_0 " "2023.11.09.08:46:26 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2023.11.09.08:46:26 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986777 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module cpu " "2023.11.09.08:46:26 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2023.11.09.08:46:26 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module jtag_uart_0 " "2023.11.09.08:46:26 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding leds \[altera_avalon_pio 18.1\] " "2023.11.09.08:46:26 Progress: Adding leds \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module leds " "2023.11.09.08:46:26 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\] " "2023.11.09.08:46:26 Progress: Adding ram \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module ram " "2023.11.09.08:46:26 Progress: Parameterizing module ram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986965 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2023.11.09.08:46:26 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986981 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Parameterizing module sysid_qsys_0 " "2023.11.09.08:46:26 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:26 Progress: Building connections " "2023.11.09.08:46:26 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515986996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:27 Progress: Parameterizing connections " "2023.11.09.08:46:27 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515987027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:27 Progress: Validating " "2023.11.09.08:46:27 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515987027 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2023.11.09.08:46:27 Progress: Done reading input file " "2023.11.09.08:46:27 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515987746 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmpt.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Avalon_cmpt.boutons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515988699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmpt.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Avalon_cmpt.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515988699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmpt.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Avalon_cmpt.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515988699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmpt.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Avalon_cmpt.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515988699 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmpt: Generating avalon_cmpt \"avalon_cmpt\" for QUARTUS_SYNTH " "Avalon_cmpt: Generating avalon_cmpt \"avalon_cmpt\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515989277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmp_0: \"avalon_cmpt\" instantiated avalon_cmp \"avalon_cmp_0\" " "Avalon_cmp_0: \"avalon_cmpt\" instantiated avalon_cmp \"avalon_cmp_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515994203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Boutons: Starting RTL generation for module 'avalon_cmpt_boutons' " "Boutons: Starting RTL generation for module 'avalon_cmpt_boutons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515994203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Boutons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_cmpt_boutons --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0003_boutons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0003_boutons_gen//avalon_cmpt_boutons_component_configuration.pl  --do_build_sim=0  \] " "Boutons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_cmpt_boutons --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0003_boutons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0003_boutons_gen//avalon_cmpt_boutons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515994203 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Boutons: Done RTL generation for module 'avalon_cmpt_boutons' " "Boutons: Done RTL generation for module 'avalon_cmpt_boutons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515994446 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Boutons: \"avalon_cmpt\" instantiated altera_avalon_pio \"boutons\" " "Boutons: \"avalon_cmpt\" instantiated altera_avalon_pio \"boutons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515994462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"avalon_cmpt\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"avalon_cmpt\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995083 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'avalon_cmpt_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'avalon_cmpt_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=avalon_cmpt_jtag_uart_0 --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0004_jtag_uart_0_gen//avalon_cmpt_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=avalon_cmpt_jtag_uart_0 --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0004_jtag_uart_0_gen//avalon_cmpt_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995099 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'avalon_cmpt_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'avalon_cmpt_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995365 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"avalon_cmpt\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"avalon_cmpt\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'avalon_cmpt_leds' " "Leds: Starting RTL generation for module 'avalon_cmpt_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_cmpt_leds --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0005_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0005_leds_gen//avalon_cmpt_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=avalon_cmpt_leds --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0005_leds_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0005_leds_gen//avalon_cmpt_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'avalon_cmpt_leds' " "Leds: Done RTL generation for module 'avalon_cmpt_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"avalon_cmpt\" instantiated altera_avalon_pio \"leds\" " "Leds: \"avalon_cmpt\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995583 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Starting RTL generation for module 'avalon_cmpt_ram' " "Ram: Starting RTL generation for module 'avalon_cmpt_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_cmpt_ram --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0006_ram_gen//avalon_cmpt_ram_component_configuration.pl  --do_build_sim=0  \] " "Ram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=avalon_cmpt_ram --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0006_ram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0006_ram_gen//avalon_cmpt_ram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: Done RTL generation for module 'avalon_cmpt_ram' " "Ram: Done RTL generation for module 'avalon_cmpt_ram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995849 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ram: \"avalon_cmpt\" instantiated altera_avalon_onchip_memory2 \"ram\" " "Ram: \"avalon_cmpt\" instantiated altera_avalon_onchip_memory2 \"ram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995864 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"avalon_cmpt\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"avalon_cmpt\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515995896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699515999755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516000068 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516000396 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516000724 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516001052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516001380 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516001692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"avalon_cmpt\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"avalon_cmpt\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516004354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"avalon_cmpt\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"avalon_cmpt\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516004354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"avalon_cmpt\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"avalon_cmpt\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516004354 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'avalon_cmpt_cpu_cpu' " "Cpu: Starting RTL generation for module 'avalon_cmpt_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516004370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=avalon_cmpt_cpu_cpu --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0010_cpu_gen//avalon_cmpt_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=avalon_cmpt_cpu_cpu --dir=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/abdel/AppData/Local/Temp/alt9670_7791356749576484577.dir/0010_cpu_gen//avalon_cmpt_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516004370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:44 (*) Starting Nios II generation " "Cpu: # 2023.11.09 08:46:44 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:44 (*)   Checking for plaintext license. " "Cpu: # 2023.11.09 08:46:44 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2023.11.09 08:46:45 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2023.11.09 08:46:45 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2023.11.09 08:46:45 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   Plaintext license not found. " "Cpu: # 2023.11.09 08:46:45 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2023.11.09 08:46:45 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   Elaborating CPU configuration settings " "Cpu: # 2023.11.09 08:46:45 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:45 (*)   Creating all objects for CPU " "Cpu: # 2023.11.09 08:46:45 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:46 (*)   Generating RTL from CPU objects " "Cpu: # 2023.11.09 08:46:46 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:46 (*)   Creating plain-text RTL " "Cpu: # 2023.11.09 08:46:46 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2023.11.09 08:46:47 (*) Done Nios II generation " "Cpu: # 2023.11.09 08:46:47 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'avalon_cmpt_cpu_cpu' " "Cpu: Done RTL generation for module 'avalon_cmpt_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007088 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007104 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007135 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007166 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007770 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_cmpt: Done \"avalon_cmpt\" with 25 modules, 38 files " "Avalon_cmpt: Done \"avalon_cmpt\" with 25 modules, 38 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516007770 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "avalon_cmpt.qsys " "Finished elaborating Platform Designer system entity \"avalon_cmpt.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516008801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master2/be_vhdl_2023_g19/avalon_pwm/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /master2/be_vhdl_2023_g19/avalon_pwm/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-arch_pwm " "Found design unit 1: pwm-arch_pwm" {  } { { "../avalon_pwm/pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/pwm.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../avalon_pwm/pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/pwm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master2/be_vhdl_2023_g19/avalon_pwm/avalon_pwm_schema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /master2/be_vhdl_2023_g19/avalon_pwm/avalon_pwm_schema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_schema " "Found entity 1: avalon_pwm_schema" {  } { { "../avalon_pwm/avalon_pwm_schema.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm_schema.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/master2/be_vhdl_2023_g19/avalon_pwm/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /master2/be_vhdl_2023_g19/avalon_pwm/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "../avalon_pwm/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "../avalon_pwm/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/avalon_pwm/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_fre.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_fre.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_fre-Behavioral " "Found design unit 1: div_fre-Behavioral" {  } { { "div_fre.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/div_fre.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_fre " "Found entity 1: div_fre" {  } { { "div_fre.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/div_fre.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fct_compas.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fct_compas.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fct_compas " "Found entity 1: fct_compas" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det_front.vhd 2 1 " "Found 2 design units, including 1 entities, in source file det_front.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 det_front-detc " "Found design unit 1: det_front-detc" {  } { { "det_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/det_front.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""} { "Info" "ISGN_ENTITY_NAME" "1 det_front " "Found entity 1: det_front" {  } { { "det_front.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/det_front.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compas-behavior " "Found design unit 1: compas-behavior" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/compas.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""} { "Info" "ISGN_ENTITY_NAME" "1 compas " "Found entity 1: compas" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/compas.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compteur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compteur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compteur-arc " "Found design unit 1: compteur-arc" {  } { { "compteur.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/compteur.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009301 ""} { "Info" "ISGN_ENTITY_NAME" "1 compteur " "Found entity 1: compteur" {  } { { "compteur.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/compteur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/avalon_cmpt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/avalon_cmpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt " "Found entity 1: avalon_cmpt" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/avalon_cmpt/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009333 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_master_agent.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_master_translator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/avalon_cmpt/submodules/altera_reset_controller.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/avalon_cmpt/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_boutons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_boutons.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_boutons " "Found entity 1: avalon_cmpt_boutons" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_boutons.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_boutons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu " "Found entity 1: avalon_cmpt_cpu" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_register_bank_a_module " "Found entity 1: avalon_cmpt_cpu_cpu_register_bank_a_module" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_cpu_cpu_register_bank_b_module " "Found entity 2: avalon_cmpt_cpu_cpu_register_bank_b_module" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_cmpt_cpu_cpu_nios2_oci_debug " "Found entity 3: avalon_cmpt_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_cmpt_cpu_cpu_nios2_oci_break " "Found entity 4: avalon_cmpt_cpu_cpu_nios2_oci_break" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_cmpt_cpu_cpu_nios2_oci_xbrk " "Found entity 5: avalon_cmpt_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "6 avalon_cmpt_cpu_cpu_nios2_oci_dbrk " "Found entity 6: avalon_cmpt_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "7 avalon_cmpt_cpu_cpu_nios2_oci_itrace " "Found entity 7: avalon_cmpt_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "8 avalon_cmpt_cpu_cpu_nios2_oci_td_mode " "Found entity 8: avalon_cmpt_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "9 avalon_cmpt_cpu_cpu_nios2_oci_dtrace " "Found entity 9: avalon_cmpt_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "10 avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "11 avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "12 avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "13 avalon_cmpt_cpu_cpu_nios2_oci_fifo " "Found entity 13: avalon_cmpt_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "14 avalon_cmpt_cpu_cpu_nios2_oci_pib " "Found entity 14: avalon_cmpt_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "15 avalon_cmpt_cpu_cpu_nios2_oci_im " "Found entity 15: avalon_cmpt_cpu_cpu_nios2_oci_im" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "16 avalon_cmpt_cpu_cpu_nios2_performance_monitors " "Found entity 16: avalon_cmpt_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "17 avalon_cmpt_cpu_cpu_nios2_avalon_reg " "Found entity 17: avalon_cmpt_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "18 avalon_cmpt_cpu_cpu_ociram_sp_ram_module " "Found entity 18: avalon_cmpt_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "19 avalon_cmpt_cpu_cpu_nios2_ocimem " "Found entity 19: avalon_cmpt_cpu_cpu_nios2_ocimem" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "20 avalon_cmpt_cpu_cpu_nios2_oci " "Found entity 20: avalon_cmpt_cpu_cpu_nios2_oci" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""} { "Info" "ISGN_ENTITY_NAME" "21 avalon_cmpt_cpu_cpu " "Found entity 21: avalon_cmpt_cpu_cpu" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_sysclk " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_tck " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_tck" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_debug_slave_wrapper " "Found entity 1: avalon_cmpt_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_cpu_cpu_test_bench " "Found entity 1: avalon_cmpt_cpu_cpu_test_bench" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_test_bench.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_irq_mapper " "Found entity 1: avalon_cmpt_irq_mapper" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_irq_mapper.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_jtag_uart_0_sim_scfifo_w " "Found entity 1: avalon_cmpt_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009504 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_jtag_uart_0_scfifo_w " "Found entity 2: avalon_cmpt_jtag_uart_0_scfifo_w" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009504 ""} { "Info" "ISGN_ENTITY_NAME" "3 avalon_cmpt_jtag_uart_0_sim_scfifo_r " "Found entity 3: avalon_cmpt_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009504 ""} { "Info" "ISGN_ENTITY_NAME" "4 avalon_cmpt_jtag_uart_0_scfifo_r " "Found entity 4: avalon_cmpt_jtag_uart_0_scfifo_r" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009504 ""} { "Info" "ISGN_ENTITY_NAME" "5 avalon_cmpt_jtag_uart_0 " "Found entity 5: avalon_cmpt_jtag_uart_0" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_leds " "Found entity 1: avalon_cmpt_leds" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_leds.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0 " "Found entity 1: avalon_cmpt_mm_interconnect_0" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_avalon_st_adapter " "Found entity 1: avalon_cmpt_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_cmd_demux " "Found entity 1: avalon_cmpt_mm_interconnect_0_cmd_demux" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_cmd_mux " "Found entity 1: avalon_cmpt_mm_interconnect_0_cmd_mux" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_cmpt_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699516009551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_cmpt_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699516009551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_router_default_decode " "Found entity 1: avalon_cmpt_mm_interconnect_0_router_default_decode" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009567 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_mm_interconnect_0_router " "Found entity 2: avalon_cmpt_mm_interconnect_0_router" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel avalon_cmpt_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699516009567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel avalon_cmpt_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at avalon_cmpt_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1699516009567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_router_002_default_decode " "Found entity 1: avalon_cmpt_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009567 ""} { "Info" "ISGN_ENTITY_NAME" "2 avalon_cmpt_mm_interconnect_0_router_002 " "Found entity 2: avalon_cmpt_mm_interconnect_0_router_002" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_rsp_demux " "Found entity 1: avalon_cmpt_mm_interconnect_0_rsp_demux" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_mm_interconnect_0_rsp_mux " "Found entity 1: avalon_cmpt_mm_interconnect_0_rsp_mux" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_ram " "Found entity 1: avalon_cmpt_ram" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_cmpt_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_cmpt_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_cmpt_sysid_qsys_0 " "Found entity 1: avalon_cmpt_sysid_qsys_0" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_sysid_qsys_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/avalon_cmpt/submodules/avalon_pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 avalon_pwm-arch_avalon_pwm " "Found design unit 1: avalon_pwm-arch_avalon_pwm" {  } { { "db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009598 ""} { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516009598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516009598 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fct_compas " "Elaborating entity \"fct_compas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699516009676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compas compas:inst " "Elaborating entity \"compas\" for hierarchy \"compas:inst\"" {  } { { "fct_compas.bdf" "inst" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 144 432 656 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tmp compas.vhd(15) " "VHDL Signal Declaration warning at compas.vhd(15): used implicit default value for signal \"tmp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/compas.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699516009692 "|fct_compas|compas:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp1 compas.vhd(15) " "Verilog HDL or VHDL warning at compas.vhd(15): object \"tmp1\" assigned a value but never read" {  } { { "compas.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/compas.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1699516009692 "|fct_compas|compas:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_fre div_fre:inst1 " "Elaborating entity \"div_fre\" for hierarchy \"div_fre:inst1\"" {  } { { "fct_compas.bdf" "inst1" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 88 120 264 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compteur compteur:inst2 " "Elaborating entity \"compteur\" for hierarchy \"compteur:inst2\"" {  } { { "fct_compas.bdf" "inst2" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 256 120 304 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt avalon_cmpt:inst3 " "Elaborating entity \"avalon_cmpt\" for hierarchy \"avalon_cmpt:inst3\"" {  } { { "fct_compas.bdf" "inst3" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 360 40 504 584 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_pwm avalon_cmpt:inst3\|avalon_pwm:avalon_cmp_0 " "Elaborating entity \"avalon_pwm\" for hierarchy \"avalon_cmpt:inst3\|avalon_pwm:avalon_cmp_0\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "avalon_cmp_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(25) " "VHDL Process Statement warning at avalon_pwm.vhd(25): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699516009723 "|fct_compas|avalon_cmpt:inst3|avalon_pwm:avalon_cmp_0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "control avalon_pwm.vhd(40) " "VHDL Process Statement warning at avalon_pwm.vhd(40): signal \"control\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1699516009723 "|fct_compas|avalon_cmpt:inst3|avalon_pwm:avalon_cmp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_boutons avalon_cmpt:inst3\|avalon_cmpt_boutons:boutons " "Elaborating entity \"avalon_cmpt_boutons\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_boutons:boutons\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "boutons" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu " "Elaborating entity \"avalon_cmpt_cpu\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "cpu" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu " "Elaborating entity \"avalon_cmpt_cpu_cpu\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu.v" "cpu" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_test_bench avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_test_bench:the_avalon_cmpt_cpu_cpu_test_bench " "Elaborating entity \"avalon_cmpt_cpu_cpu_test_bench\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_test_bench:the_avalon_cmpt_cpu_cpu_test_bench\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_test_bench" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_register_bank_a_module avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a " "Elaborating entity \"avalon_cmpt_cpu_cpu_register_bank_a_module\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_register_bank_a" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009957 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516009973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516009973 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516009973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516010020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516010020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_a_module:avalon_cmpt_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_register_bank_b_module avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_b_module:avalon_cmpt_cpu_cpu_register_bank_b " "Elaborating entity \"avalon_cmpt_cpu_cpu_register_bank_b_module\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_register_bank_b_module:avalon_cmpt_cpu_cpu_register_bank_b\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_register_bank_b" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_debug avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_debug\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_debug" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_altera_std_synchronizer" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010129 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_debug:the_avalon_cmpt_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010129 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516010129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_break avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_break:the_avalon_cmpt_cpu_cpu_nios2_oci_break " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_break\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_break:the_avalon_cmpt_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_break" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_xbrk avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_xbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_xbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_xbrk" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_dbrk avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dbrk:the_avalon_cmpt_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_dbrk" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_itrace avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_itrace:the_avalon_cmpt_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_itrace\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_itrace:the_avalon_cmpt_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_itrace" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_dtrace avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_td_mode avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace\|avalon_cmpt_cpu_cpu_nios2_oci_td_mode:avalon_cmpt_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_dtrace:the_avalon_cmpt_cpu_cpu_nios2_oci_dtrace\|avalon_cmpt_cpu_cpu_nios2_oci_td_mode:avalon_cmpt_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_fifo avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_fifo\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_fifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_fifo:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo\|avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc:the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_pib avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_pib:the_avalon_cmpt_cpu_cpu_nios2_oci_pib " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_pib\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_pib:the_avalon_cmpt_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_pib" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_oci_im avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_im:the_avalon_cmpt_cpu_cpu_nios2_oci_im " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_oci_im\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_oci_im:the_avalon_cmpt_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_oci_im" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_avalon_reg avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_avalon_reg:the_avalon_cmpt_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_avalon_reg\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_avalon_reg:the_avalon_cmpt_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_avalon_reg" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_nios2_ocimem avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem " "Elaborating entity \"avalon_cmpt_cpu_cpu_nios2_ocimem\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_nios2_ocimem" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_ociram_sp_ram_module avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram " "Elaborating entity \"avalon_cmpt_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "avalon_cmpt_cpu_cpu_ociram_sp_ram" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010379 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516010379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516010426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516010426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_nios2_ocimem:the_avalon_cmpt_cpu_cpu_nios2_ocimem\|avalon_cmpt_cpu_cpu_ociram_sp_ram_module:avalon_cmpt_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_debug_slave_wrapper avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"avalon_cmpt_cpu_cpu_debug_slave_wrapper\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "the_avalon_cmpt_cpu_cpu_debug_slave_wrapper" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_debug_slave_tck avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_tck:the_avalon_cmpt_cpu_cpu_debug_slave_tck " "Elaborating entity \"avalon_cmpt_cpu_cpu_debug_slave_tck\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_tck:the_avalon_cmpt_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "the_avalon_cmpt_cpu_cpu_debug_slave_tck" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_cpu_cpu_debug_slave_sysclk avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_sysclk:the_avalon_cmpt_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"avalon_cmpt_cpu_cpu_debug_slave_sysclk\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|avalon_cmpt_cpu_cpu_debug_slave_sysclk:the_avalon_cmpt_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "the_avalon_cmpt_cpu_cpu_debug_slave_sysclk" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "avalon_cmpt_cpu_cpu_debug_slave_phy" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516010567 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516010567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010582 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_cpu:cpu\|avalon_cmpt_cpu_cpu:cpu\|avalon_cmpt_cpu_cpu_nios2_oci:the_avalon_cmpt_cpu_cpu_nios2_oci\|avalon_cmpt_cpu_cpu_debug_slave_wrapper:the_avalon_cmpt_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:avalon_cmpt_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_jtag_uart_0 avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"avalon_cmpt_jtag_uart_0\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "jtag_uart_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_jtag_uart_0_scfifo_w avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w " "Elaborating entity \"avalon_cmpt_jtag_uart_0_scfifo_w\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "the_avalon_cmpt_jtag_uart_0_scfifo_w" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516010879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "wfifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011082 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011082 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516011082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_w:the_avalon_cmpt_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_jtag_uart_0_scfifo_r avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_r:the_avalon_cmpt_jtag_uart_0_scfifo_r " "Elaborating entity \"avalon_cmpt_jtag_uart_0_scfifo_r\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|avalon_cmpt_jtag_uart_0_scfifo_r:the_avalon_cmpt_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "the_avalon_cmpt_jtag_uart_0_scfifo_r" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "avalon_cmpt_jtag_uart_0_alt_jtag_atlantic" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011660 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011660 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516011660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:avalon_cmpt_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_leds avalon_cmpt:inst3\|avalon_cmpt_leds:leds " "Elaborating entity \"avalon_cmpt_leds\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_leds:leds\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "leds" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_ram avalon_cmpt:inst3\|avalon_cmpt_ram:ram " "Elaborating entity \"avalon_cmpt_ram\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_ram:ram\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "ram" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" "the_altsyncram" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011738 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file avalon_cmpt_ram.hex " "Parameter \"init_file\" = \"avalon_cmpt_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5120 " "Parameter \"maximum_depth\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5120 " "Parameter \"numwords_a\" = \"5120\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699516011738 ""}  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699516011738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ag1 " "Found entity 1: altsyncram_5ag1" {  } { { "db/altsyncram_5ag1.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/altsyncram_5ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516011801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516011801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ag1 avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5ag1:auto_generated " "Elaborating entity \"altsyncram_5ag1\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_ram:ram\|altsyncram:the_altsyncram\|altsyncram_5ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516011816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_sysid_qsys_0 avalon_cmpt:inst3\|avalon_cmpt_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"avalon_cmpt_sysid_qsys_0\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_sysid_qsys_0:sysid_qsys_0\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "sysid_qsys_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0 avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"avalon_cmpt_mm_interconnect_0\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "mm_interconnect_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_data_master_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cmp_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalon_cmp_0_avalon_slave_0_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "avalon_cmp_0_avalon_slave_0_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 848 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "ram_s1_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 1040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "leds_s1_translator" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_data_master_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 1249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 1330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 1414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 1455 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "router" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router_default_decode avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router\|avalon_cmpt_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router_default_decode\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router:router\|avalon_cmpt_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router_002 avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router_002\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "router_002" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_router_002_default_decode avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002\|avalon_cmpt_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_router_002_default_decode\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_router_002:router_002\|avalon_cmpt_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_cmd_demux avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_cmd_demux\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cmd_demux" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_cmd_mux avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_cmd_mux\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "cmd_mux" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_rsp_demux avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_rsp_demux\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "rsp_demux" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_rsp_mux avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_rsp_mux\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "rsp_mux" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_avalon_st_adapter avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0 avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_mm_interconnect_0:mm_interconnect_0\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|avalon_cmpt_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_cmpt_irq_mapper avalon_cmpt:inst3\|avalon_cmpt_irq_mapper:irq_mapper " "Elaborating entity \"avalon_cmpt_irq_mapper\" for hierarchy \"avalon_cmpt:inst3\|avalon_cmpt_irq_mapper:irq_mapper\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "irq_mapper" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller avalon_cmpt:inst3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"avalon_cmpt:inst3\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/avalon_cmpt/avalon_cmpt.v" "rst_controller" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/avalon_cmpt.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_cmpt:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_cmpt:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/avalon_cmpt/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer avalon_cmpt:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"avalon_cmpt:inst3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/avalon_cmpt/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516012660 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1699516013410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sa24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sa24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sa24 " "Found entity 1: altsyncram_sa24" {  } { { "db/altsyncram_sa24.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/altsyncram_sa24.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516014853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516014853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/mux_rsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cntr_dgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cntr_g9j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cntr_fgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516015837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516015837 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516016150 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699516016321 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.11.09.08:46:59 Progress: Loading sld61ec7b99/alt_sld_fab_wrapper_hw.tcl " "2023.11.09.08:46:59 Progress: Loading sld61ec7b99/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516019756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516022254 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516022426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516025068 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516025209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516025334 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516025443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516025443 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516025443 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1699516026146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61ec7b99/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61ec7b99/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld61ec7b99/alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516026365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516026459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516026474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516026537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516026631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/sld61ec7b99/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699516026709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516026709 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1699516030411 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_pwm.vhd" 21 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2878 -1 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 3878 -1 0 } } { "db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 3500 -1 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/avalon_cmpt_cpu_cpu.v" 2099 -1 0 } } { "db/ip/avalon_cmpt/submodules/altera_reset_synchronizer.v" "" { Text "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/db/ip/avalon_cmpt/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699516030520 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699516030520 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[8\] GND " "Pin \"data_compas\[8\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[7\] GND " "Pin \"data_compas\[7\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[6\] GND " "Pin \"data_compas\[6\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[5\] GND " "Pin \"data_compas\[5\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[4\] GND " "Pin \"data_compas\[4\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[3\] GND " "Pin \"data_compas\[3\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[2\] GND " "Pin \"data_compas\[2\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[1\] GND " "Pin \"data_compas\[1\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_compas\[0\] GND " "Pin \"data_compas\[0\]\" is stuck at GND" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 240 768 951 256 "data_compas\[8..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1699516031442 "|fct_compas|data_compas[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1699516031442 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516031671 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1699516032983 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699516033077 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699516033077 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516033296 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1699516033811 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1699516033811 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516034014 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/output_files/fct_compas.map.smsg " "Generated suppressed messages file D:/MASTER2/BE_VHDL_2023_G19/fct_compas/output_files/fct_compas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516034841 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 61 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 61 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1699516036226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699516036273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699516036273 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "in_pwm " "No output dependent on input pin \"in_pwm\"" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 280 -128 40 296 "in_pwm" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699516036648 "|fct_compas|in_pwm"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAZ_n " "No output dependent on input pin \"RAZ_n\"" {  } { { "fct_compas.bdf" "" { Schematic "D:/MASTER2/BE_VHDL_2023_G19/fct_compas/fct_compas.bdf" { { 304 -104 64 320 "RAZ_n" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1699516036648 "|fct_compas|RAZ_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1699516036648 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3235 " "Implemented 3235 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699516036648 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699516036648 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3046 " "Implemented 3046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699516036648 ""} { "Info" "ICUT_CUT_TM_RAMS" "158 " "Implemented 158 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1699516036648 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699516036648 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699516036711 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 09 08:47:16 2023 " "Processing ended: Thu Nov 09 08:47:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699516036711 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699516036711 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699516036711 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699516036711 ""}
