Warning (10268): Verilog HDL information at render_engine.sv(618): always construct contains both blocking and non-blocking assignments File: C:/Users/Steven/Desktop/FinalProject/Lab8/render_engine.sv Line: 618
Warning (10268): Verilog HDL information at render_engine.sv(1029): always construct contains both blocking and non-blocking assignments File: C:/Users/Steven/Desktop/FinalProject/Lab8/render_engine.sv Line: 1029
Warning (10268): Verilog HDL information at Texture_Mapping.sv(19): always construct contains both blocking and non-blocking assignments File: C:/Users/Steven/Desktop/FinalProject/Lab8/Texture_Mapping.sv Line: 19
Warning (10268): Verilog HDL information at Projection_Transformation.sv(20): always construct contains both blocking and non-blocking assignments File: C:/Users/Steven/Desktop/FinalProject/Lab8/Projection_Transformation.sv Line: 20
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/Steven/Desktop/FinalProject/Lab8/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(45): extended using "x" or "z" File: C:/Users/Steven/Desktop/FinalProject/Lab8/hpi_io_intf.sv Line: 45
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/Steven/Desktop/FinalProject/Lab8/HexDriver.sv Line: 23
