

Implementation tool: Xilinx Vivado v.2023.2
Project:             rendering
Solution:            solution1
Device target:       xc7z020-clg400-1
Report date:         Fri Aug 02 01:57:48 -03 2024

#=== Post-Implementation Resource usage ===
SLICE:         5307
LUT:           7482
FF:           15109
DSP:             12
BRAM:            35
URAM:             0
LATCH:            0
SRL:             53
CLB:              0

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      7.577
CP achieved post-implementation: 6.406
Timing not met
