
../repos/prog2/MT1E1-2.2:     file format elf32-littlearm


Disassembly of section .init:

000107c8 <.init>:
   107c8:	push	{r3, lr}
   107cc:	bl	108cc <_start@@Base+0x3c>
   107d0:	pop	{r3, pc}

Disassembly of section .plt:

000107d4 <strcmp@plt-0x14>:
   107d4:	push	{lr}		; (str lr, [sp, #-4]!)
   107d8:	ldr	lr, [pc, #4]	; 107e4 <strcmp@plt-0x4>
   107dc:	add	lr, pc, lr
   107e0:	ldr	pc, [lr, #8]!
   107e4:	andeq	r0, r1, ip, lsl r8

000107e8 <strcmp@plt>:
   107e8:	add	ip, pc, #0, 12
   107ec:	add	ip, ip, #16, 20	; 0x10000
   107f0:	ldr	pc, [ip, #2076]!	; 0x81c

000107f4 <__isoc99_fscanf@plt>:
   107f4:	add	ip, pc, #0, 12
   107f8:	add	ip, ip, #16, 20	; 0x10000
   107fc:	ldr	pc, [ip, #2068]!	; 0x814

00010800 <fopen@plt>:
   10800:	add	ip, pc, #0, 12
   10804:	add	ip, ip, #16, 20	; 0x10000
   10808:	ldr	pc, [ip, #2060]!	; 0x80c

0001080c <free@plt>:
   1080c:	add	ip, pc, #0, 12
   10810:	add	ip, ip, #16, 20	; 0x10000
   10814:	ldr	pc, [ip, #2052]!	; 0x804

00010818 <memcpy@plt>:
   10818:	add	ip, pc, #0, 12
   1081c:	add	ip, ip, #16, 20	; 0x10000
   10820:	ldr	pc, [ip, #2044]!	; 0x7fc

00010824 <realloc@plt>:
   10824:	add	ip, pc, #0, 12
   10828:	add	ip, ip, #16, 20	; 0x10000
   1082c:	ldr	pc, [ip, #2036]!	; 0x7f4

00010830 <strcpy@plt>:
   10830:	add	ip, pc, #0, 12
   10834:	add	ip, ip, #16, 20	; 0x10000
   10838:	ldr	pc, [ip, #2028]!	; 0x7ec

0001083c <malloc@plt>:
   1083c:	add	ip, pc, #0, 12
   10840:	add	ip, ip, #16, 20	; 0x10000
   10844:	ldr	pc, [ip, #2020]!	; 0x7e4

00010848 <__libc_start_main@plt>:
   10848:	add	ip, pc, #0, 12
   1084c:	add	ip, ip, #16, 20	; 0x10000
   10850:	ldr	pc, [ip, #2012]!	; 0x7dc

00010854 <__gmon_start__@plt>:
   10854:	add	ip, pc, #0, 12
   10858:	add	ip, ip, #16, 20	; 0x10000
   1085c:	ldr	pc, [ip, #2004]!	; 0x7d4

00010860 <strlen@plt>:
   10860:	add	ip, pc, #0, 12
   10864:	add	ip, ip, #16, 20	; 0x10000
   10868:	ldr	pc, [ip, #1996]!	; 0x7cc

0001086c <fprintf@plt>:
   1086c:	add	ip, pc, #0, 12
   10870:	add	ip, ip, #16, 20	; 0x10000
   10874:	ldr	pc, [ip, #1988]!	; 0x7c4

00010878 <fclose@plt>:
   10878:	add	ip, pc, #0, 12
   1087c:	add	ip, ip, #16, 20	; 0x10000
   10880:	ldr	pc, [ip, #1980]!	; 0x7bc

00010884 <abort@plt>:
   10884:	add	ip, pc, #0, 12
   10888:	add	ip, ip, #16, 20	; 0x10000
   1088c:	ldr	pc, [ip, #1972]!	; 0x7b4

Disassembly of section .text:

00010890 <_start@@Base>:
   10890:	mov	fp, #0
   10894:	mov	lr, #0
   10898:	pop	{r1}		; (ldr r1, [sp], #4)
   1089c:	mov	r2, sp
   108a0:	push	{r2}		; (str r2, [sp, #-4]!)
   108a4:	push	{r0}		; (str r0, [sp, #-4]!)
   108a8:	ldr	ip, [pc, #16]	; 108c0 <_start@@Base+0x30>
   108ac:	push	{ip}		; (str ip, [sp, #-4]!)
   108b0:	ldr	r0, [pc, #12]	; 108c4 <_start@@Base+0x34>
   108b4:	ldr	r3, [pc, #12]	; 108c8 <_start@@Base+0x38>
   108b8:	bl	10848 <__libc_start_main@plt>
   108bc:	bl	10884 <abort@plt>
   108c0:			; <UNDEFINED> instruction: 0x00010db0
   108c4:	andeq	r0, r1, ip, lsr ip
   108c8:	andeq	r0, r1, r0, asr sp
   108cc:	ldr	r3, [pc, #20]	; 108e8 <_start@@Base+0x58>
   108d0:	ldr	r2, [pc, #20]	; 108ec <_start@@Base+0x5c>
   108d4:	add	r3, pc, r3
   108d8:	ldr	r2, [r3, r2]
   108dc:	cmp	r2, #0
   108e0:	bxeq	lr
   108e4:	b	10854 <__gmon_start__@plt>
   108e8:	andeq	r0, r1, r4, lsr #14
   108ec:	andeq	r0, r0, r8, asr #32
   108f0:	ldr	r0, [pc, #24]	; 10910 <_start@@Base+0x80>
   108f4:	ldr	r3, [pc, #24]	; 10914 <_start@@Base+0x84>
   108f8:	cmp	r3, r0
   108fc:	bxeq	lr
   10900:	ldr	r3, [pc, #16]	; 10918 <_start@@Base+0x88>
   10904:	cmp	r3, #0
   10908:	bxeq	lr
   1090c:	bx	r3
   10910:	andeq	r1, r2, r4, asr r0
   10914:	andeq	r1, r2, r4, asr r0
   10918:	andeq	r0, r0, r0
   1091c:	ldr	r0, [pc, #36]	; 10948 <_start@@Base+0xb8>
   10920:	ldr	r1, [pc, #36]	; 1094c <_start@@Base+0xbc>
   10924:	sub	r1, r1, r0
   10928:	asr	r1, r1, #2
   1092c:	add	r1, r1, r1, lsr #31
   10930:	asrs	r1, r1, #1
   10934:	bxeq	lr
   10938:	ldr	r3, [pc, #16]	; 10950 <_start@@Base+0xc0>
   1093c:	cmp	r3, #0
   10940:	bxeq	lr
   10944:	bx	r3
   10948:	andeq	r1, r2, r4, asr r0
   1094c:	andeq	r1, r2, r4, asr r0
   10950:	andeq	r0, r0, r0
   10954:	push	{r4, lr}
   10958:	ldr	r4, [pc, #24]	; 10978 <_start@@Base+0xe8>
   1095c:	ldrb	r3, [r4]
   10960:	cmp	r3, #0
   10964:	popne	{r4, pc}
   10968:	bl	108f0 <_start@@Base+0x60>
   1096c:	mov	r3, #1
   10970:	strb	r3, [r4]
   10974:	pop	{r4, pc}
   10978:	andeq	r1, r2, r4, asr r0
   1097c:	b	1091c <_start@@Base+0x8c>

00010980 <conta_vitorias@@Base>:
   10980:	push	{fp, lr}
   10984:	mov	fp, sp
   10988:	sub	sp, sp, #80	; 0x50
   1098c:	str	r0, [fp, #-8]
   10990:	str	r1, [fp, #-12]
   10994:	movw	r0, #20
   10998:	bl	1083c <malloc@plt>
   1099c:	str	r0, [fp, #-16]
   109a0:	ldr	r0, [fp, #-16]
   109a4:	movw	r1, #0
   109a8:	cmp	r0, r1
   109ac:	bne	109bc <conta_vitorias@@Base+0x3c>
   109b0:	movw	r0, #0
   109b4:	str	r0, [fp, #-4]
   109b8:	b	10c2c <conta_vitorias@@Base+0x2ac>
   109bc:	ldr	r0, [fp, #-12]
   109c0:	movw	r1, #0
   109c4:	str	r1, [r0]
   109c8:	ldr	r0, [pc, #616]	; 10c38 <conta_vitorias@@Base+0x2b8>
   109cc:	add	r1, pc, r0
   109d0:	sub	r2, fp, #31
   109d4:	ldr	r0, [fp, #-8]
   109d8:	bl	107f4 <__isoc99_fscanf@plt>
   109dc:	cmp	r0, #1
   109e0:	bne	10b1c <conta_vitorias@@Base+0x19c>
   109e4:	sub	r0, fp, #31
   109e8:	str	r0, [sp, #12]
   109ec:	bl	10860 <strlen@plt>
   109f0:	ldr	r1, [sp, #12]
   109f4:	add	r0, r1, r0
   109f8:	movw	r2, #0
   109fc:	strb	r2, [r0]
   10a00:	movw	r0, #0
   10a04:	str	r0, [sp, #16]
   10a08:	str	r0, [fp, #-36]	; 0xffffffdc
   10a0c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10a10:	ldr	r1, [fp, #-12]
   10a14:	ldr	r1, [r1]
   10a18:	cmp	r0, r1
   10a1c:	bge	10a84 <conta_vitorias@@Base+0x104>
   10a20:	sub	r0, fp, #31
   10a24:	ldr	r1, [fp, #-16]
   10a28:	ldr	r2, [fp, #-36]	; 0xffffffdc
   10a2c:	movw	r3, #20
   10a30:	mul	r2, r2, r3
   10a34:	add	r1, r1, r2
   10a38:	bl	107e8 <strcmp@plt>
   10a3c:	cmp	r0, #0
   10a40:	bne	10a70 <conta_vitorias@@Base+0xf0>
   10a44:	ldr	r0, [fp, #-16]
   10a48:	ldr	r1, [fp, #-36]	; 0xffffffdc
   10a4c:	movw	r2, #20
   10a50:	mul	r1, r1, r2
   10a54:	add	r0, r0, r1
   10a58:	ldr	r1, [r0, #16]
   10a5c:	add	r1, r1, #1
   10a60:	str	r1, [r0, #16]
   10a64:	movw	r0, #1
   10a68:	str	r0, [sp, #16]
   10a6c:	b	10a84 <conta_vitorias@@Base+0x104>
   10a70:	b	10a74 <conta_vitorias@@Base+0xf4>
   10a74:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10a78:	add	r0, r0, #1
   10a7c:	str	r0, [fp, #-36]	; 0xffffffdc
   10a80:	b	10a0c <conta_vitorias@@Base+0x8c>
   10a84:	ldr	r0, [sp, #16]
   10a88:	cmp	r0, #0
   10a8c:	bne	10b18 <conta_vitorias@@Base+0x198>
   10a90:	ldr	r0, [fp, #-16]
   10a94:	ldr	r1, [fp, #-12]
   10a98:	ldr	r1, [r1]
   10a9c:	add	r1, r1, #1
   10aa0:	movw	r2, #20
   10aa4:	mul	r1, r1, r2
   10aa8:	bl	10824 <realloc@plt>
   10aac:	str	r0, [fp, #-16]
   10ab0:	ldr	r0, [fp, #-16]
   10ab4:	movw	r1, #0
   10ab8:	cmp	r0, r1
   10abc:	bne	10acc <conta_vitorias@@Base+0x14c>
   10ac0:	movw	r0, #0
   10ac4:	str	r0, [fp, #-4]
   10ac8:	b	10c2c <conta_vitorias@@Base+0x2ac>
   10acc:	sub	r1, fp, #31
   10ad0:	ldr	r0, [fp, #-16]
   10ad4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   10ad8:	movw	r3, #20
   10adc:	mul	r2, r2, r3
   10ae0:	add	r0, r0, r2
   10ae4:	str	r3, [sp, #8]
   10ae8:	bl	10830 <strcpy@plt>
   10aec:	ldr	r1, [fp, #-16]
   10af0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   10af4:	ldr	r3, [sp, #8]
   10af8:	mul	r2, r2, r3
   10afc:	add	r1, r1, r2
   10b00:	movw	r2, #1
   10b04:	str	r2, [r1, #16]
   10b08:	ldr	r1, [fp, #-12]
   10b0c:	ldr	r2, [r1]
   10b10:	add	r2, r2, #1
   10b14:	str	r2, [r1]
   10b18:	b	109c8 <conta_vitorias@@Base+0x48>
   10b1c:	movw	r0, #1
   10b20:	str	r0, [fp, #-36]	; 0xffffffdc
   10b24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10b28:	ldr	r1, [fp, #-12]
   10b2c:	ldr	r1, [r1]
   10b30:	cmp	r0, r1
   10b34:	bge	10c24 <conta_vitorias@@Base+0x2a4>
   10b38:	ldr	r0, [fp, #-16]
   10b3c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   10b40:	movw	r2, #20
   10b44:	mul	r1, r1, r2
   10b48:	add	r0, r0, r1
   10b4c:	add	r1, sp, #20
   10b50:	str	r0, [sp, #4]
   10b54:	mov	r0, r1
   10b58:	ldr	r1, [sp, #4]
   10b5c:	bl	10818 <memcpy@plt>
   10b60:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10b64:	str	r0, [sp, #40]	; 0x28
   10b68:	ldr	r0, [sp, #40]	; 0x28
   10b6c:	cmp	r0, #0
   10b70:	movw	r0, #0
   10b74:	str	r0, [sp]
   10b78:	ble	10bac <conta_vitorias@@Base+0x22c>
   10b7c:	ldr	r0, [sp, #36]	; 0x24
   10b80:	ldr	r1, [fp, #-16]
   10b84:	ldr	r2, [sp, #40]	; 0x28
   10b88:	sub	r2, r2, #1
   10b8c:	movw	r3, #20
   10b90:	mul	r2, r2, r3
   10b94:	add	r1, r1, r2
   10b98:	ldr	r1, [r1, #16]
   10b9c:	cmp	r0, r1
   10ba0:	movw	r0, #0
   10ba4:	movgt	r0, #1
   10ba8:	str	r0, [sp]
   10bac:	ldr	r0, [sp]
   10bb0:	tst	r0, #1
   10bb4:	beq	10bf8 <conta_vitorias@@Base+0x278>
   10bb8:	ldr	r0, [fp, #-16]
   10bbc:	ldr	r1, [sp, #40]	; 0x28
   10bc0:	movw	r2, #20
   10bc4:	mul	r1, r1, r2
   10bc8:	add	r0, r0, r1
   10bcc:	ldr	r1, [fp, #-16]
   10bd0:	ldr	r3, [sp, #40]	; 0x28
   10bd4:	sub	r3, r3, #1
   10bd8:	mul	r3, r3, r2
   10bdc:	add	r1, r1, r3
   10be0:	bl	10818 <memcpy@plt>
   10be4:	ldr	r0, [sp, #40]	; 0x28
   10be8:	mvn	r1, #0
   10bec:	add	r0, r0, r1
   10bf0:	str	r0, [sp, #40]	; 0x28
   10bf4:	b	10b68 <conta_vitorias@@Base+0x1e8>
   10bf8:	ldr	r0, [fp, #-16]
   10bfc:	ldr	r1, [sp, #40]	; 0x28
   10c00:	movw	r2, #20
   10c04:	mul	r1, r1, r2
   10c08:	add	r0, r0, r1
   10c0c:	add	r1, sp, #20
   10c10:	bl	10818 <memcpy@plt>
   10c14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10c18:	add	r0, r0, #1
   10c1c:	str	r0, [fp, #-36]	; 0xffffffdc
   10c20:	b	10b24 <conta_vitorias@@Base+0x1a4>
   10c24:	ldr	r0, [fp, #-16]
   10c28:	str	r0, [fp, #-4]
   10c2c:	ldr	r0, [fp, #-4]
   10c30:	mov	sp, fp
   10c34:	pop	{fp, pc}
   10c38:	andeq	r0, r0, ip, ror #7

00010c3c <main@@Base>:
   10c3c:	push	{fp, lr}
   10c40:	mov	fp, sp
   10c44:	sub	sp, sp, #24
   10c48:	ldr	r0, [pc, #240]	; 10d40 <main@@Base+0x104>
   10c4c:	add	r0, pc, r0
   10c50:	ldr	r1, [pc, #236]	; 10d44 <main@@Base+0x108>
   10c54:	add	r1, pc, r1
   10c58:	movw	r2, #0
   10c5c:	str	r2, [fp, #-4]
   10c60:	bl	10800 <fopen@plt>
   10c64:	str	r0, [fp, #-8]
   10c68:	movw	r0, #0
   10c6c:	str	r0, [sp, #4]
   10c70:	ldr	r0, [fp, #-8]
   10c74:	add	r1, sp, #4
   10c78:	bl	10980 <conta_vitorias@@Base>
   10c7c:	ldr	r1, [pc, #180]	; 10d38 <main@@Base+0xfc>
   10c80:	add	r1, pc, r1
   10c84:	ldr	r2, [pc, #176]	; 10d3c <main@@Base+0x100>
   10c88:	ldr	r2, [pc, r2]
   10c8c:	str	r0, [sp, #12]
   10c90:	ldr	r0, [r2]
   10c94:	bl	1086c <fprintf@plt>
   10c98:	ldr	r1, [sp, #12]
   10c9c:	movw	r2, #0
   10ca0:	cmp	r1, r2
   10ca4:	beq	10d14 <main@@Base+0xd8>
   10ca8:	movw	r0, #0
   10cac:	str	r0, [sp, #8]
   10cb0:	ldr	r0, [sp, #8]
   10cb4:	ldr	r1, [sp, #4]
   10cb8:	cmp	r0, r1
   10cbc:	bge	10d10 <main@@Base+0xd4>
   10cc0:	ldr	r0, [pc, #128]	; 10d48 <main@@Base+0x10c>
   10cc4:	add	r1, pc, r0
   10cc8:	ldr	r0, [pc, #124]	; 10d4c <main@@Base+0x110>
   10ccc:	ldr	r0, [pc, r0]
   10cd0:	ldr	r0, [r0]
   10cd4:	ldr	r2, [sp, #12]
   10cd8:	ldr	r3, [sp, #8]
   10cdc:	movw	ip, #20
   10ce0:	mul	r3, r3, ip
   10ce4:	add	r2, r2, r3
   10ce8:	ldr	r3, [sp, #12]
   10cec:	ldr	lr, [sp, #8]
   10cf0:	mul	ip, lr, ip
   10cf4:	add	r3, r3, ip
   10cf8:	ldr	r3, [r3, #16]
   10cfc:	bl	1086c <fprintf@plt>
   10d00:	ldr	r0, [sp, #8]
   10d04:	add	r0, r0, #1
   10d08:	str	r0, [sp, #8]
   10d0c:	b	10cb0 <main@@Base+0x74>
   10d10:	b	10d14 <main@@Base+0xd8>
   10d14:	ldr	r0, [sp, #12]
   10d18:	bl	1080c <free@plt>
   10d1c:	ldr	r0, [fp, #-8]
   10d20:	bl	10878 <fclose@plt>
   10d24:	movw	r1, #0
   10d28:	str	r0, [sp]
   10d2c:	mov	r0, r1
   10d30:	mov	sp, fp
   10d34:	pop	{fp, pc}
   10d38:	andeq	r0, r0, r5, asr #2
   10d3c:			; <UNDEFINED> instruction: 0x000103b4
   10d40:	andeq	r0, r0, pc, ror #2
   10d44:	andeq	r0, r0, pc, ror #2
   10d48:	andeq	r0, r0, lr, lsl #2
   10d4c:	andeq	r0, r1, r0, ror r3

00010d50 <__libc_csu_init@@Base>:
   10d50:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10d54:	mov	r7, r0
   10d58:	ldr	r6, [pc, #72]	; 10da8 <__libc_csu_init@@Base+0x58>
   10d5c:	ldr	r5, [pc, #72]	; 10dac <__libc_csu_init@@Base+0x5c>
   10d60:	add	r6, pc, r6
   10d64:	add	r5, pc, r5
   10d68:	sub	r6, r6, r5
   10d6c:	mov	r8, r1
   10d70:	mov	r9, r2
   10d74:	bl	107c8 <strcmp@plt-0x20>
   10d78:	asrs	r6, r6, #2
   10d7c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10d80:	mov	r4, #0
   10d84:	add	r4, r4, #1
   10d88:	ldr	r3, [r5], #4
   10d8c:	mov	r2, r9
   10d90:	mov	r1, r8
   10d94:	mov	r0, r7
   10d98:	blx	r3
   10d9c:	cmp	r6, r4
   10da0:	bne	10d84 <__libc_csu_init@@Base+0x34>
   10da4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10da8:	andeq	r0, r1, r4, lsr #3
   10dac:	muleq	r1, ip, r1

00010db0 <__libc_csu_fini@@Base>:
   10db0:	bx	lr

Disassembly of section .fini:

00010db4 <.fini>:
   10db4:	push	{r3, lr}
   10db8:	pop	{r3, pc}
