/*
 * init.c
 *
 *  Created on: 7 mar 2015
 *      Author: Kuba
 */

#include <avr/io.h>
#include "io.h"
#include "main.h"
#include "RFM69registers.h"
#include "RFM69.h"

void init_SPI_master(){
	DDR_SPI |= (1 << SCK)|(1 << SS)|(1 << MOSI); // wyjcie na tych pinach
	SPCR = ( 1 << SPE ) | ( 1 << MSTR ) | ( 1 << SPR0 ); //spi enable, atmega = master, Prescaler 16
	//SPCR |= (1 << SPIE); //spi interrupt enable
}

void init_IO() {
	DDR_LED |= (1 << LED1);
	DDR_LED |= (1 << LED2);
	DDR_LED |= (1 << LED3);
	DDR_LED |= (1 << LED4);
	DDR_LED |= (1 << LED5);

	DDR_LED_BATT |= (1 << LED_BATT_GR);
	DDR_LED_BATT |= (1 << LED_BATT_RED);

	DDR_STRIPE |= (1 << LED_STRIPE);
	DDR_TSAL |= (1 <<  TSAL_ENABLE);

	DDR_SWITCH &= ~(1 << SWITCH_DOWN);
	DDR_SWITCH &= ~(1 << SWITCH_OK);
	DDR_SWITCH &= ~(1 << SWITCH_UP);

	DDR_TSOP &= ~(_BV(TSOP));

	DDR_DIO &= ~(1<<DIO0);

	SensorID=0;
	RaceStart=0;

	TsalCounter=0;
	TsalGapCounter=0;

	ovf=0;
	ADC_level=0;
}

void init_TSAL(){
	TCCR1B |= (1<<WGM12)|(1<<CS10); //CTC max OCR1A, prescaler1
	TCCR1A |= (1<<COM1A0); //toggle PB1 on compare match
	OCR1A = 104; //to get f~37khz 12
	TCNT1 = 0;
}

void TSAL_OnOff(uint8_t OnOff){
	if(OnOff){
		TCCR1A |= (1<<COM1A0);
		TSAL_ON;
	    TIMSK |= (1<<OCIE1A); //Interrupt enable on comapre match
	    RaceStart=true;
	}
	else{
		TCCR1A &= ~(1<<COM1A0);
		TSAL_OFF;
		TIMSK &= ~(1<<OCIE1A);
		RaceStart=false;
	}
}

void init_batteries() {
	ADMUX |= (1<<MUX2)|(1<<MUX1); //ADC6
	ADCSRA |= (1<<ADPS1) | (1<<ADPS2); //prescaler 64  800000/64=125khz adc
	ADMUX |= (1<<ADLAR); //left adjutment
	ADMUX |= (1<<REFS0); //avcc with external capacitor at AREF pin

	//init_batt timer
    TCCR2 |= (1<<CS22)|(1<<CS21)|(1<<CS20); //prescaler 1024 - 1kHz, 1 OVF=0,25s
    TCNT2 = 0;
    TIMSK |= (1<<TOIE2); //overflow
}

uint8_t check_ADC(){
	ADCSRA |= (1<<ADEN); //ADEN: ADC Enable (uruchomienie przetwornika)
	ADCSRA |= (1<<ADSC);

	while(ADCSRA & (1<<ADSC));

	ADCSRA &= ~(1<<ADEN); //ADEN: ADC Enable (uruchomienie przetwornika)
	return ADCH;
}
void init_TSOP(){
	DDRD &= ~(1<<PD2);
	PORTD |= (1<<PD2);
	MCUCR |= (1<<ISC01)|(1<<ISC00); //rising change generates interrupt request
	GICR |= (1<<INT0);
}
