#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Fri Nov 22 15:05:54 2019
# Process ID: 21878
# Current directory: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr
# Command line: vivado
# Log file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/vivado.log
# Journal file: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/var/local/xilinx-local/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/local/xilinx-local/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'image_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'image_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_image.coe] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_image.coe
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_color_map.coe] -no_script -reset -force -quiet
remove_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/Downloads/ds_color_map.coe
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom'...
ERROR: [Ipptcl 7-519] NULL COE Data pointer: Unable to open the file 
ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.
CRITICAL WARNING: [IP_Flow 19-1747] Failed to deliver file '/var/local/xilinx-local/Vivado/2019.1/data/ip/xilinx/blk_mem_gen_v8_4/hdl/mem_init_file.xit': ERROR: [Common 17-39] 'ipgui::get_coe_val' failed due to earlier errors.

ERROR: [IP_Flow 19-167] Failed to deliver one or more file(s).
ERROR: [IP_Flow 19-3505] IP Generation error: Failed to generate IP 'image_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
ERROR: [IP_Flow 19-98] Generation of the IP CORE failed.
Failed to generate IP 'image_rom'. Failed to generate 'Vivado VHDL Synthesis' outputs: 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 22 15:33:20 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/runme.log
[Fri Nov 22 15:33:20 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1.2
  **** Build date : Aug  9 2019 at 18:23:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292645515A
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci] -no_script -reset -force -quiet
remove_files  -fileset image_rom /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci
INFO: [Project 1-386] Moving file '/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom/image_rom.xci' from fileset 'image_rom' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map/image_rom_map.xci] -no_script -reset -force -quiet
remove_files  -fileset image_rom_map /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map/image_rom_map.xci
INFO: [Project 1-386] Moving file '/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map/image_rom_map.xci' from fileset 'image_rom_map' to fileset 'sources_1'.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 22 16:08:02 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/runme.log
[Fri Nov 22 16:08:02 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name image_rom
set_property -dict [list CONFIG.Component_Name {image_rom} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Port_A_Write_Rate {0}] [get_ips image_rom]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'image_rom' to 'image_rom' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'image_rom'...
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'image_rom'...
catch { config_ip_cache -export [get_ips -all image_rom] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
launch_runs -jobs 4 image_rom_synth_1
[Fri Nov 22 16:24:34 2019] Launched image_rom_synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/image_rom_synth_1/runme.log
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/image.coe' provided. It will be converted relative to IP Instance files '../../../../../Downloads/image.coe'
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {55748} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/image.coe}] [get_ips image_rom]
INFO: [IP_Flow 19-3484] Absolute path of file '/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/image.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/image.coe'
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'image_rom'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'image_rom'...
catch { config_ip_cache -export [get_ips -all image_rom] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -no_script -sync -force -quiet
reset_run image_rom_synth_1
launch_runs -jobs 4 image_rom_synth_1
[Fri Nov 22 16:29:31 2019] Launched image_rom_synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/image_rom_synth_1/runme.log
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_1/image_rom.xci] -directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3484] Absolute path of file '/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/color_red.coe' provided. It will be converted relative to IP Instance files '../../../../../Downloads/color_red.coe'
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name image_rom_map
set_property -dict [list CONFIG.Component_Name {image_rom_map} CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {55748} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/color_red.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips image_rom_map]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'image_rom_map' to 'image_rom_map' is not allowed and is ignored.
INFO: [IP_Flow 19-3484] Absolute path of file '/afs/athena.mit.edu/user/a/d/addiaz15/Downloads/color_red.coe' provided. It will be converted relative to IP Instance files '../../../../../../Downloads/color_red.coe'
generate_target {instantiation_template} [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'image_rom_map'...
generate_target all [get_files  /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'image_rom_map'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'image_rom_map'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'image_rom_map'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'image_rom_map'...
catch { config_ip_cache -export [get_ips -all image_rom_map] }
export_ip_user_files -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci]
launch_runs -jobs 4 image_rom_map_synth_1
[Fri Nov 22 16:31:00 2019] Launched image_rom_map_synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/image_rom_map_synth_1/runme.log
export_simulation -of_objects [get_files /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.srcs/sources_1/ip/image_rom_map_1/image_rom_map.xci] -directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/sim_scripts -ip_user_files_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files -ipstatic_source_dir /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/modelsim} {questa=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/questa} {ies=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/ies} {xcelium=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/xcelium} {vcs=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/vcs} {riviera=/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 22 16:31:33 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/runme.log
[Fri Nov 22 16:31:33 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 22 16:34:17 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/runme.log
[Fri Nov 22 16:34:17 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 22 16:39:08 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/runme.log
[Fri Nov 22 16:39:08 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Nov 22 16:49:32 2019] Launched synth_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/synth_1/runme.log
[Fri Nov 22 16:49:32 2019] Launched impl_1...
Run output will be captured here: /afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/afs/athena.mit.edu/user/a/d/addiaz15/FPGuitAr/project_2/project_2.runs/impl_1/labkit.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
