// Seed: 3114599002
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output tri id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = id_7 | 1'h0;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_21 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    _id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  output wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  output wire id_34;
  input wire id_33;
  inout wire id_32;
  input wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  inout logic [7:0] id_27;
  inout wire id_26;
  inout logic [7:0] id_25;
  inout logic [7:0] id_24;
  inout wire id_23;
  output wire id_22;
  input wire _id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output tri id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  assign id_27[id_21] = id_24[id_21];
  assign id_22 = id_3;
  wire id_40;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_37,
      id_23,
      id_34,
      id_13,
      id_11
  );
  assign id_25[1] = -1;
  wire id_41;
endmodule
