WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1276078 cumulative IPC: 3.918 (Simulation time: 00 hr 00 min 16 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1276078 cumulative IPC: 3.918 (Simulation time: 00 hr 00 min 16 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 83125732 heartbeat IPC: 0.1203 cumulative IPC: 0.06109 (Simulation time: 00 hr 04 min 50 sec)
Simulation finished CPU 0 instructions: 5000000 cycles: 81849656 cumulative IPC: 0.06109 (Simulation time: 00 hr 04 min 50 sec)
Simulation complete CPU 0 instructions: 5000000 cycles: 81849656 cumulative IPC: 0.06109 (Simulation time: 00 hr 04 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/mcf_250B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.06109 instructions: 5000000 cycles: 81849656
CPU 0 Branch Prediction Accuracy: 91.24% MPKI: 26.69 Average ROB Occupancy at Mispredict: 19.24
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.268
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 26.4
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:     752184 HIT:     305362 MISS:     446822
LLC LOAD         ACCESS:     706808 HIT:     268605 MISS:     438203
LLC RFO          ACCESS:        475 HIT:        268 MISS:        207
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      27944 HIT:      27943 MISS:          1
LLC TRANSLATION  ACCESS:      16957 HIT:       8546 MISS:       8411
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 666.2 cycles
cpu0_DTLB TOTAL        ACCESS:    1366543 HIT:     157381 MISS:    1209162
cpu0_DTLB LOAD         ACCESS:    1366543 HIT:     157381 MISS:    1209162
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.68 cycles
cpu0_ITLB TOTAL        ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB LOAD         ACCESS:          6 HIT:          6 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1497791 HIT:     138947 MISS:    1358844
cpu0_L1D LOAD         ACCESS:    1422302 HIT:      83563 MISS:    1338739
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:      56334 HIT:      55058 MISS:       1276
cpu0_L1D TRANSLATION  ACCESS:      19155 HIT:        326 MISS:      18829
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 237.3 cycles
cpu0_L1I TOTAL        ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I LOAD         ACCESS:          7 HIT:          4 MISS:          3
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 239.3 cycles
cpu0_L2C TOTAL        ACCESS:     970408 HIT:     246169 MISS:     724239
cpu0_L2C LOAD         ACCESS:     920126 HIT:     213319 MISS:     706807
cpu0_L2C RFO          ACCESS:        782 HIT:        307 MISS:        475
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      30692 HIT:      30692 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      18808 HIT:       1851 MISS:      16957
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 431.6 cycles
cpu0_STLB TOTAL        ACCESS:     869128 HIT:     855080 MISS:      14048
cpu0_STLB LOAD         ACCESS:     869128 HIT:     855080 MISS:      14048
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 641.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3608
  ROW_BUFFER_MISS:     443022
 AVG DBUS CONGESTED CYCLE: 3.987
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1321
  FULL:      23736
