
Final_Code_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000683c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002b8  080069cc  080069cc  000169cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006c84  08006c84  00016c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006c8c  08006c8c  00016c8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08006c90  08006c90  00016c90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000224  20000000  08006c94  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004560  20000228  08006eb8  00020228  2**3
                  ALLOC
  8 ._user_heap_stack 00006000  20004788  08006eb8  00024788  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020224  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002815f  00000000  00000000  00020254  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000557d  00000000  00000000  000483b3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00010865  00000000  00000000  0004d930  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001570  00000000  00000000  0005e198  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001d28  00000000  00000000  0005f708  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000ce93  00000000  00000000  00061430  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    0000810f  00000000  00000000  0006e2c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000763d2  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004330  00000000  00000000  00076450  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000228 	.word	0x20000228
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080069b4 	.word	0x080069b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000022c 	.word	0x2000022c
 80001cc:	080069b4 	.word	0x080069b4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000592:	4b0a      	ldr	r3, [pc, #40]	; (80005bc <HAL_InitTick+0x2c>)
{
 8000594:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 8000596:	6818      	ldr	r0, [r3, #0]
 8000598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059c:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a0:	f000 fc98 	bl	8000ed4 <HAL_SYSTICK_Config>
 80005a4:	4604      	mov	r4, r0
 80005a6:	b938      	cbnz	r0, 80005b8 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 80005a8:	4602      	mov	r2, r0
 80005aa:	4629      	mov	r1, r5
 80005ac:	f04f 30ff 	mov.w	r0, #4294967295
 80005b0:	f000 fc50 	bl	8000e54 <HAL_NVIC_SetPriority>
 80005b4:	4620      	mov	r0, r4
 80005b6:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 80005b8:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80005ba:	bd38      	pop	{r3, r4, r5, pc}
 80005bc:	20000050 	.word	0x20000050

080005c0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005c0:	4a09      	ldr	r2, [pc, #36]	; (80005e8 <HAL_Init+0x28>)
 80005c2:	6813      	ldr	r3, [r2, #0]
 80005c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80005c8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ca:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005cc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ce:	f000 fc2f 	bl	8000e30 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005d2:	2000      	movs	r0, #0
 80005d4:	f7ff ffdc 	bl	8000590 <HAL_InitTick>
 80005d8:	4604      	mov	r4, r0
 80005da:	b918      	cbnz	r0, 80005e4 <HAL_Init+0x24>
    HAL_MspInit();
 80005dc:	f005 fabe 	bl	8005b5c <HAL_MspInit>
}
 80005e0:	4620      	mov	r0, r4
 80005e2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80005e4:	2401      	movs	r4, #1
 80005e6:	e7fb      	b.n	80005e0 <HAL_Init+0x20>
 80005e8:	40022000 	.word	0x40022000

080005ec <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 80005ec:	4a02      	ldr	r2, [pc, #8]	; (80005f8 <HAL_IncTick+0xc>)
 80005ee:	6813      	ldr	r3, [r2, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	6013      	str	r3, [r2, #0]
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	200002c4 	.word	0x200002c4

080005fc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80005fc:	4b01      	ldr	r3, [pc, #4]	; (8000604 <HAL_GetTick+0x8>)
 80005fe:	6818      	ldr	r0, [r3, #0]
}
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	200002c4 	.word	0x200002c4

08000608 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000608:	b538      	push	{r3, r4, r5, lr}
 800060a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800060c:	f7ff fff6 	bl	80005fc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000610:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000612:	4605      	mov	r5, r0
  {
    wait++;
 8000614:	bf18      	it	ne
 8000616:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000618:	f7ff fff0 	bl	80005fc <HAL_GetTick>
 800061c:	1b40      	subs	r0, r0, r5
 800061e:	4284      	cmp	r4, r0
 8000620:	d8fa      	bhi.n	8000618 <HAL_Delay+0x10>
  {
  }
}
 8000622:	bd38      	pop	{r3, r4, r5, pc}

08000624 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000624:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000626:	0dcc      	lsrs	r4, r1, #23
 8000628:	f004 0404 	and.w	r4, r4, #4
 800062c:	3014      	adds	r0, #20
  
  MODIFY_REG(*preg,
 800062e:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8000632:	2307      	movs	r3, #7
 8000634:	fa03 f501 	lsl.w	r5, r3, r1
 8000638:	5823      	ldr	r3, [r4, r0]
 800063a:	fa02 f101 	lsl.w	r1, r2, r1
 800063e:	ea23 0305 	bic.w	r3, r3, r5
 8000642:	4319      	orrs	r1, r3
 8000644:	5021      	str	r1, [r4, r0]
 8000646:	bd30      	pop	{r4, r5, pc}

08000648 <LL_ADC_IsEnabled>:
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000648:	6880      	ldr	r0, [r0, #8]
}
 800064a:	f000 0001 	and.w	r0, r0, #1
 800064e:	4770      	bx	lr

08000650 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000650:	6880      	ldr	r0, [r0, #8]
}
 8000652:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000656:	4770      	bx	lr

08000658 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000658:	b537      	push	{r0, r1, r2, r4, r5, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0;
 800065a:	2300      	movs	r3, #0
 800065c:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800065e:	4604      	mov	r4, r0
 8000660:	2800      	cmp	r0, #0
 8000662:	f000 8085 	beq.w	8000770 <HAL_ADC_Init+0x118>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8000666:	6d45      	ldr	r5, [r0, #84]	; 0x54
 8000668:	b925      	cbnz	r5, 8000674 <HAL_ADC_Init+0x1c>
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800066a:	f003 ff89 	bl	8004580 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800066e:	65a5      	str	r5, [r4, #88]	; 0x58
    
    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8000670:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
  }
  
  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if(LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8000674:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000676:	6883      	ldr	r3, [r0, #8]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	d47b      	bmi.n	8000774 <HAL_ADC_Init+0x11c>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800067c:	6883      	ldr	r3, [r0, #8]
 800067e:	00dd      	lsls	r5, r3, #3
 8000680:	d57f      	bpl.n	8000782 <HAL_ADC_Init+0x12a>
 8000682:	6883      	ldr	r3, [r0, #8]
 8000684:	00d9      	lsls	r1, r3, #3
 8000686:	f140 808a 	bpl.w	800079e <HAL_ADC_Init+0x146>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800068a:	2100      	movs	r1, #0
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800068c:	f7ff ffe0 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
  
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000690:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000692:	f013 0f10 	tst.w	r3, #16
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
    )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000696:	6d63      	ldr	r3, [r4, #84]	; 0x54
  if(   ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8000698:	d167      	bne.n	800076a <HAL_ADC_Init+0x112>
     && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800069a:	2800      	cmp	r0, #0
 800069c:	d165      	bne.n	800076a <HAL_ADC_Init+0x112>
    ADC_STATE_CLR_SET(hadc->State,
 800069e:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80006a2:	f043 0302 	orr.w	r3, r3, #2
 80006a6:	6563      	str	r3, [r4, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80006a8:	6820      	ldr	r0, [r4, #0]
 80006aa:	f7ff ffcd 	bl	8000648 <LL_ADC_IsEnabled>
 80006ae:	b998      	cbnz	r0, 80006d8 <HAL_ADC_Init+0x80>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80006b0:	4852      	ldr	r0, [pc, #328]	; (80007fc <HAL_ADC_Init+0x1a4>)
 80006b2:	f7ff ffc9 	bl	8000648 <LL_ADC_IsEnabled>
 80006b6:	4603      	mov	r3, r0
 80006b8:	4851      	ldr	r0, [pc, #324]	; (8000800 <HAL_ADC_Init+0x1a8>)
 80006ba:	f7ff ffc5 	bl	8000648 <LL_ADC_IsEnabled>
 80006be:	4303      	orrs	r3, r0
 80006c0:	4850      	ldr	r0, [pc, #320]	; (8000804 <HAL_ADC_Init+0x1ac>)
 80006c2:	f7ff ffc1 	bl	8000648 <LL_ADC_IsEnabled>
 80006c6:	4303      	orrs	r3, r0
 80006c8:	d106      	bne.n	80006d8 <HAL_ADC_Init+0x80>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80006ca:	4a4f      	ldr	r2, [pc, #316]	; (8000808 <HAL_ADC_Init+0x1b0>)
 80006cc:	6860      	ldr	r0, [r4, #4]
 80006ce:	6893      	ldr	r3, [r2, #8]
 80006d0:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80006d4:	4303      	orrs	r3, r0
 80006d6:	6093      	str	r3, [r2, #8]
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 80006d8:	68e0      	ldr	r0, [r4, #12]
 80006da:	6b63      	ldr	r3, [r4, #52]	; 0x34
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode)  );
 80006dc:	f894 2020 	ldrb.w	r2, [r4, #32]
                hadc->Init.DataAlign                                                   |
 80006e0:	4303      	orrs	r3, r0
 80006e2:	68a0      	ldr	r0, [r4, #8]
 80006e4:	4303      	orrs	r3, r0
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006e6:	7e60      	ldrb	r0, [r4, #25]
    
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80006e8:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 80006ea:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80006f2:	bf02      	ittt	eq
 80006f4:	6a62      	ldreq	r2, [r4, #36]	; 0x24
 80006f6:	f102 32ff 	addeq.w	r2, r2, #4294967295
 80006fa:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80006fe:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000700:	b122      	cbz	r2, 800070c <HAL_ADC_Init+0xb4>
    {
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8000702:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8000704:	f402 7270 	and.w	r2, r2, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8000708:	4302      	orrs	r2, r0
      tmpCFGR |= (  (hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800070a:	4313      	orrs	r3, r2
                 );
    }
    
    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR); 
 800070c:	6820      	ldr	r0, [r4, #0]
 800070e:	4a3f      	ldr	r2, [pc, #252]	; (800080c <HAL_ADC_Init+0x1b4>)
 8000710:	68c5      	ldr	r5, [r0, #12]
 8000712:	402a      	ands	r2, r5
 8000714:	4313      	orrs	r3, r2
 8000716:	60c3      	str	r3, [r0, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000718:	f7ff ff9a 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800071c:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800071e:	689a      	ldr	r2, [r3, #8]
 8000720:	0712      	lsls	r2, r2, #28
 8000722:	d546      	bpl.n	80007b2 <HAL_ADC_Init+0x15a>
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000724:	6922      	ldr	r2, [r4, #16]
 8000726:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000728:	bf05      	ittet	eq
 800072a:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 800072c:	69e2      	ldreq	r2, [r4, #28]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800072e:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8000730:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8000734:	bf06      	itte	eq
 8000736:	f020 000f 	biceq.w	r0, r0, #15
 800073a:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800073c:	f022 020f 	bicne.w	r2, r2, #15
 8000740:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8000742:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000744:	f023 0303 	bic.w	r3, r3, #3
 8000748:	f043 0301 	orr.w	r3, r3, #1
 800074c:	6563      	str	r3, [r4, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 800074e:	4608      	mov	r0, r1
 8000750:	b003      	add	sp, #12
 8000752:	bd30      	pop	{r4, r5, pc}
      wait_loop_index--;
 8000754:	9b01      	ldr	r3, [sp, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0UL)
 800075a:	9b01      	ldr	r3, [sp, #4]
 800075c:	2b00      	cmp	r3, #0
 800075e:	d1f9      	bne.n	8000754 <HAL_ADC_Init+0xfc>
 8000760:	e78f      	b.n	8000682 <HAL_ADC_Init+0x2a>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8000762:	691a      	ldr	r2, [r3, #16]
 8000764:	f022 0201 	bic.w	r2, r2, #1
 8000768:	e045      	b.n	80007f6 <HAL_ADC_Init+0x19e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800076a:	f043 0310 	orr.w	r3, r3, #16
 800076e:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_ERROR;
 8000770:	2101      	movs	r1, #1
 8000772:	e7ec      	b.n	800074e <HAL_ADC_Init+0xf6>
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000774:	6883      	ldr	r3, [r0, #8]
 8000776:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800077a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800077e:	6083      	str	r3, [r0, #8]
 8000780:	e77c      	b.n	800067c <HAL_ADC_Init+0x24>
  MODIFY_REG(ADCx->CR,
 8000782:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000784:	4a22      	ldr	r2, [pc, #136]	; (8000810 <HAL_ADC_Init+0x1b8>)
 8000786:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800078a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800078e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000792:	6083      	str	r3, [r0, #8]
 8000794:	4b1f      	ldr	r3, [pc, #124]	; (8000814 <HAL_ADC_Init+0x1bc>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	fbb3 f3f2 	udiv	r3, r3, r2
 800079c:	e7dc      	b.n	8000758 <HAL_ADC_Init+0x100>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800079e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 80007a0:	f043 0310 	orr.w	r3, r3, #16
 80007a4:	6563      	str	r3, [r4, #84]	; 0x54
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80007a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80007a8:	f043 0301 	orr.w	r3, r3, #1
 80007ac:	65a3      	str	r3, [r4, #88]	; 0x58
    tmp_hal_status = HAL_ERROR;
 80007ae:	2101      	movs	r1, #1
 80007b0:	e76c      	b.n	800068c <HAL_ADC_Init+0x34>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 80007b2:	2800      	cmp	r0, #0
 80007b4:	d1b6      	bne.n	8000724 <HAL_ADC_Init+0xcc>
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007b6:	68d8      	ldr	r0, [r3, #12]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007b8:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
                  ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80007bc:	7e25      	ldrb	r5, [r4, #24]
                  ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80007be:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = ( ADC_CFGR_DFSDM(hadc)                                            |
 80007c4:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80007c8:	f020 0002 	bic.w	r0, r0, #2
 80007cc:	4302      	orrs	r2, r0
 80007ce:	60da      	str	r2, [r3, #12]
      if (hadc->Init.OversamplingMode == ENABLE)
 80007d0:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
 80007d4:	2a01      	cmp	r2, #1
 80007d6:	d1c4      	bne.n	8000762 <HAL_ADC_Init+0x10a>
        MODIFY_REG(hadc->Instance->CFGR2,
 80007d8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80007da:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80007dc:	6918      	ldr	r0, [r3, #16]
 80007de:	432a      	orrs	r2, r5
 80007e0:	6c65      	ldr	r5, [r4, #68]	; 0x44
 80007e2:	f042 0201 	orr.w	r2, r2, #1
 80007e6:	432a      	orrs	r2, r5
 80007e8:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 80007ea:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80007ee:	432a      	orrs	r2, r5
 80007f0:	f020 0004 	bic.w	r0, r0, #4
 80007f4:	4302      	orrs	r2, r0
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80007f6:	611a      	str	r2, [r3, #16]
 80007f8:	e794      	b.n	8000724 <HAL_ADC_Init+0xcc>
 80007fa:	bf00      	nop
 80007fc:	50040000 	.word	0x50040000
 8000800:	50040100 	.word	0x50040100
 8000804:	50040200 	.word	0x50040200
 8000808:	50040300 	.word	0x50040300
 800080c:	fff0c007 	.word	0xfff0c007
 8000810:	00030d40 	.word	0x00030d40
 8000814:	20000050 	.word	0x20000050

08000818 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000818:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 800081a:	2300      	movs	r3, #0
 800081c:	9301      	str	r3, [sp, #4]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800081e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000822:	2b01      	cmp	r3, #1
{
 8000824:	4605      	mov	r5, r0
 8000826:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8000828:	f000 8187 	beq.w	8000b3a <HAL_ADC_ConfigChannel+0x322>
 800082c:	2301      	movs	r3, #1
 800082e:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000832:	6800      	ldr	r0, [r0, #0]
 8000834:	f7ff ff0c 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000838:	2800      	cmp	r0, #0
 800083a:	f040 8178 	bne.w	8000b2e <HAL_ADC_ConfigChannel+0x316>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800083e:	684b      	ldr	r3, [r1, #4]
 8000840:	2b05      	cmp	r3, #5
 8000842:	d808      	bhi.n	8000856 <HAL_ADC_ConfigChannel+0x3e>
    {
      switch (sConfig->Rank)
 8000844:	3b02      	subs	r3, #2
 8000846:	2b03      	cmp	r3, #3
 8000848:	d865      	bhi.n	8000916 <HAL_ADC_ConfigChannel+0xfe>
 800084a:	e8df f003 	tbb	[pc, r3]
 800084e:	5d02      	.short	0x5d02
 8000850:	615f      	.short	0x615f
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8000852:	230c      	movs	r3, #12
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000854:	6063      	str	r3, [r4, #4]
      }
    }
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8000856:	6861      	ldr	r1, [r4, #4]
 8000858:	6828      	ldr	r0, [r5, #0]
  register uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800085a:	098e      	lsrs	r6, r1, #6
 800085c:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8000860:	f006 060c 	and.w	r6, r6, #12
  MODIFY_REG(*preg,
 8000864:	f001 011f 	and.w	r1, r1, #31
 8000868:	231f      	movs	r3, #31
 800086a:	fa03 f201 	lsl.w	r2, r3, r1
 800086e:	59f3      	ldr	r3, [r6, r7]
 8000870:	ea23 0302 	bic.w	r3, r3, r2
 8000874:	6822      	ldr	r2, [r4, #0]
 8000876:	f3c2 6284 	ubfx	r2, r2, #26, #5
 800087a:	408a      	lsls	r2, r1
 800087c:	4313      	orrs	r3, r2
 800087e:	51f3      	str	r3, [r6, r7]
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8000880:	f7ff fee6 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8000884:	682b      	ldr	r3, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8000886:	689a      	ldr	r2, [r3, #8]
 8000888:	0711      	lsls	r1, r2, #28
 800088a:	f140 8158 	bpl.w	8000b3e <HAL_ADC_ConfigChannel+0x326>
    }
    
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800088e:	6828      	ldr	r0, [r5, #0]
 8000890:	f7ff feda 	bl	8000648 <LL_ADC_IsEnabled>
 8000894:	2800      	cmp	r0, #0
 8000896:	f040 80d7 	bne.w	8000a48 <HAL_ADC_ConfigChannel+0x230>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800089a:	68e6      	ldr	r6, [r4, #12]
 800089c:	6828      	ldr	r0, [r5, #0]
 800089e:	6823      	ldr	r3, [r4, #0]
  MODIFY_REG(ADCx->DIFSEL,
 80008a0:	4ac3      	ldr	r2, [pc, #780]	; (8000bb0 <HAL_ADC_ConfigChannel+0x398>)
 80008a2:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 80008a6:	f006 0e18 	and.w	lr, r6, #24
 80008aa:	f3c3 0712 	ubfx	r7, r3, #0, #19
 80008ae:	fa22 f20e 	lsr.w	r2, r2, lr
 80008b2:	401a      	ands	r2, r3
 80008b4:	ea21 0107 	bic.w	r1, r1, r7
 80008b8:	430a      	orrs	r2, r1
 80008ba:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
      
      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80008be:	4abd      	ldr	r2, [pc, #756]	; (8000bb4 <HAL_ADC_ConfigChannel+0x39c>)
 80008c0:	4296      	cmp	r6, r2
 80008c2:	f040 80c1 	bne.w	8000a48 <HAL_ADC_ConfigChannel+0x230>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80008c6:	2f00      	cmp	r7, #0
 80008c8:	f040 8093 	bne.w	80009f2 <HAL_ADC_ConfigChannel+0x1da>
 80008cc:	0e9e      	lsrs	r6, r3, #26
 80008ce:	3601      	adds	r6, #1
 80008d0:	f006 021f 	and.w	r2, r6, #31
 80008d4:	2a09      	cmp	r2, #9
 80008d6:	f04f 0101 	mov.w	r1, #1
 80008da:	ea4f 6686 	mov.w	r6, r6, lsl #26
 80008de:	f240 80a2 	bls.w	8000a26 <HAL_ADC_ConfigChannel+0x20e>
 80008e2:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80008e6:	4091      	lsls	r1, r2
 80008e8:	ea41 0206 	orr.w	r2, r1, r6
 80008ec:	2f00      	cmp	r7, #0
 80008ee:	f040 80cb 	bne.w	8000a88 <HAL_ADC_ConfigChannel+0x270>
 80008f2:	0e9b      	lsrs	r3, r3, #26
 80008f4:	3301      	adds	r3, #1
 80008f6:	f003 031f 	and.w	r3, r3, #31
 80008fa:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80008fe:	391e      	subs	r1, #30
 8000900:	0509      	lsls	r1, r1, #20
 8000902:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8000906:	e09b      	b.n	8000a40 <HAL_ADC_ConfigChannel+0x228>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 8000908:	2312      	movs	r3, #18
 800090a:	e7a3      	b.n	8000854 <HAL_ADC_ConfigChannel+0x3c>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 800090c:	2318      	movs	r3, #24
 800090e:	e7a1      	b.n	8000854 <HAL_ADC_ConfigChannel+0x3c>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 8000910:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000914:	e79e      	b.n	8000854 <HAL_ADC_ConfigChannel+0x3c>
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8000916:	2306      	movs	r3, #6
 8000918:	e79c      	b.n	8000854 <HAL_ADC_ConfigChannel+0x3c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800091a:	f8de 1060 	ldr.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800091e:	f3c3 0012 	ubfx	r0, r3, #0, #19
 8000922:	f3c1 6784 	ubfx	r7, r1, #26, #5
 8000926:	f10e 0664 	add.w	r6, lr, #100	; 0x64
 800092a:	2800      	cmp	r0, #0
 800092c:	d13a      	bne.n	80009a4 <HAL_ADC_ConfigChannel+0x18c>
 800092e:	f3c3 6084 	ubfx	r0, r3, #26, #5
 8000932:	4287      	cmp	r7, r0
 8000934:	f040 8128 	bne.w	8000b88 <HAL_ADC_ConfigChannel+0x370>
  MODIFY_REG(*preg,
 8000938:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800093c:	f8ce 1060 	str.w	r1, [lr, #96]	; 0x60
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000940:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000942:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
 8000946:	f3c3 0712 	ubfx	r7, r3, #0, #19
 800094a:	f3c1 6084 	ubfx	r0, r1, #26, #5
 800094e:	bb9f      	cbnz	r7, 80009b8 <HAL_ADC_ConfigChannel+0x1a0>
 8000950:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000954:	4283      	cmp	r3, r0
 8000956:	f040 811c 	bne.w	8000b92 <HAL_ADC_ConfigChannel+0x37a>
  MODIFY_REG(*preg,
 800095a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800095e:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000960:	6823      	ldr	r3, [r4, #0]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000962:	6891      	ldr	r1, [r2, #8]
 8000964:	f3c3 0712 	ubfx	r7, r3, #0, #19
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000968:	f102 0608 	add.w	r6, r2, #8
 800096c:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000970:	bb77      	cbnz	r7, 80009d0 <HAL_ADC_ConfigChannel+0x1b8>
 8000972:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000976:	4283      	cmp	r3, r0
 8000978:	f040 8112 	bne.w	8000ba0 <HAL_ADC_ConfigChannel+0x388>
  MODIFY_REG(*preg,
 800097c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000980:	6031      	str	r1, [r6, #0]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000982:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000984:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000988:	68d2      	ldr	r2, [r2, #12]
 800098a:	f3c3 0612 	ubfx	r6, r3, #0, #19
 800098e:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000992:	bb4e      	cbnz	r6, 80009e8 <HAL_ADC_ConfigChannel+0x1d0>
 8000994:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8000998:	428b      	cmp	r3, r1
  MODIFY_REG(*preg,
 800099a:	bf04      	itt	eq
 800099c:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 80009a0:	6002      	streq	r2, [r0, #0]
 80009a2:	e774      	b.n	800088e <HAL_ADC_ConfigChannel+0x76>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009a4:	fa93 f0a3 	rbit	r0, r3
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009a8:	fab0 f080 	clz	r0, r0
 80009ac:	4287      	cmp	r7, r0
 80009ae:	d0c3      	beq.n	8000938 <HAL_ADC_ConfigChannel+0x120>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009b0:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009b4:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009b8:	fa93 f3a3 	rbit	r3, r3
 80009bc:	fab3 f383 	clz	r3, r3
 80009c0:	4283      	cmp	r3, r0
 80009c2:	d0ca      	beq.n	800095a <HAL_ADC_ConfigChannel+0x142>
 80009c4:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009c6:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80009c8:	f102 0608 	add.w	r6, r2, #8
 80009cc:	f3c1 6084 	ubfx	r0, r1, #26, #5
 80009d0:	fa93 f3a3 	rbit	r3, r3
 80009d4:	fab3 f383 	clz	r3, r3
 80009d8:	4283      	cmp	r3, r0
 80009da:	d0cf      	beq.n	800097c <HAL_ADC_ConfigChannel+0x164>
 80009dc:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80009e0:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80009e2:	6823      	ldr	r3, [r4, #0]
 80009e4:	f3c2 6184 	ubfx	r1, r2, #26, #5
 80009e8:	fa93 f3a3 	rbit	r3, r3
 80009ec:	fab3 f383 	clz	r3, r3
 80009f0:	e7d2      	b.n	8000998 <HAL_ADC_ConfigChannel+0x180>
 80009f2:	fa93 f2a3 	rbit	r2, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 80009f6:	fab2 f282 	clz	r2, r2
 80009fa:	3201      	adds	r2, #1
 80009fc:	f002 021f 	and.w	r2, r2, #31
 8000a00:	2a09      	cmp	r2, #9
 8000a02:	d830      	bhi.n	8000a66 <HAL_ADC_ConfigChannel+0x24e>
 8000a04:	fa93 f6a3 	rbit	r6, r3
 8000a08:	fab6 f686 	clz	r6, r6
 8000a0c:	3601      	adds	r6, #1
 8000a0e:	06b6      	lsls	r6, r6, #26
 8000a10:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000a14:	fa93 f1a3 	rbit	r1, r3
 8000a18:	fab1 f181 	clz	r1, r1
 8000a1c:	3101      	adds	r1, #1
 8000a1e:	f001 021f 	and.w	r2, r1, #31
 8000a22:	2101      	movs	r1, #1
 8000a24:	e001      	b.n	8000a2a <HAL_ADC_ConfigChannel+0x212>
 8000a26:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 8000a2a:	4091      	lsls	r1, r2
 8000a2c:	ea41 0206 	orr.w	r2, r1, r6
 8000a30:	b9a7      	cbnz	r7, 8000a5c <HAL_ADC_ConfigChannel+0x244>
 8000a32:	0e99      	lsrs	r1, r3, #26
 8000a34:	3101      	adds	r1, #1
 8000a36:	f001 011f 	and.w	r1, r1, #31
 8000a3a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
 8000a3e:	0509      	lsls	r1, r1, #20
 8000a40:	4311      	orrs	r1, r2
 8000a42:	68a2      	ldr	r2, [r4, #8]
 8000a44:	f7ff fdee 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */
    
    if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000a48:	6822      	ldr	r2, [r4, #0]
 8000a4a:	4b5b      	ldr	r3, [pc, #364]	; (8000bb8 <HAL_ADC_ConfigChannel+0x3a0>)
 8000a4c:	421a      	tst	r2, r3
 8000a4e:	d120      	bne.n	8000a92 <HAL_ADC_ConfigChannel+0x27a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a50:	2000      	movs	r0, #0
    
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000a52:	2300      	movs	r3, #0
 8000a54:	f885 3050 	strb.w	r3, [r5, #80]	; 0x50
  
  /* Return function status */
  return tmp_hal_status;
}
 8000a58:	b003      	add	sp, #12
 8000a5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a5c:	fa93 f1a3 	rbit	r1, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance, __LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel) + 1UL) & 0x1FUL), sConfig->SamplingTime);
 8000a60:	fab1 f181 	clz	r1, r1
 8000a64:	e7e6      	b.n	8000a34 <HAL_ADC_ConfigChannel+0x21c>
 8000a66:	fa93 f2a3 	rbit	r2, r3
 8000a6a:	fab2 f282 	clz	r2, r2
 8000a6e:	3201      	adds	r2, #1
 8000a70:	0692      	lsls	r2, r2, #26
 8000a72:	f002 46f8 	and.w	r6, r2, #2080374784	; 0x7c000000
 8000a76:	fa93 f1a3 	rbit	r1, r3
 8000a7a:	fab1 f181 	clz	r1, r1
 8000a7e:	3101      	adds	r1, #1
 8000a80:	f001 021f 	and.w	r2, r1, #31
 8000a84:	2101      	movs	r1, #1
 8000a86:	e72e      	b.n	80008e6 <HAL_ADC_ConfigChannel+0xce>
 8000a88:	fa93 f3a3 	rbit	r3, r3
 8000a8c:	fab3 f383 	clz	r3, r3
 8000a90:	e730      	b.n	80008f4 <HAL_ADC_ConfigChannel+0xdc>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000a92:	494a      	ldr	r1, [pc, #296]	; (8000bbc <HAL_ADC_ConfigChannel+0x3a4>)
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8000a94:	4b4a      	ldr	r3, [pc, #296]	; (8000bc0 <HAL_ADC_ConfigChannel+0x3a8>)
 8000a96:	6888      	ldr	r0, [r1, #8]
 8000a98:	429a      	cmp	r2, r3
 8000a9a:	f000 76e0 	and.w	r6, r0, #29360128	; 0x1c00000
 8000a9e:	460c      	mov	r4, r1
 8000aa0:	d11e      	bne.n	8000ae0 <HAL_ADC_ConfigChannel+0x2c8>
 8000aa2:	0202      	lsls	r2, r0, #8
 8000aa4:	d4d4      	bmi.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc)) 
 8000aa6:	682b      	ldr	r3, [r5, #0]
 8000aa8:	4a46      	ldr	r2, [pc, #280]	; (8000bc4 <HAL_ADC_ConfigChannel+0x3ac>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d003      	beq.n	8000ab6 <HAL_ADC_ConfigChannel+0x29e>
 8000aae:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000ab2:	4293      	cmp	r3, r2
 8000ab4:	d1cc      	bne.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000ab6:	68a3      	ldr	r3, [r4, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8000ab8:	4a43      	ldr	r2, [pc, #268]	; (8000bc8 <HAL_ADC_ConfigChannel+0x3b0>)
 8000aba:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000abe:	4333      	orrs	r3, r6
 8000ac0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000ac4:	60a3      	str	r3, [r4, #8]
 8000ac6:	4b41      	ldr	r3, [pc, #260]	; (8000bcc <HAL_ADC_ConfigChannel+0x3b4>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	fbb3 f2f2 	udiv	r2, r3, r2
 8000ace:	230c      	movs	r3, #12
 8000ad0:	4353      	muls	r3, r2
            wait_loop_index--;
 8000ad2:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0UL)
 8000ad4:	9b01      	ldr	r3, [sp, #4]
 8000ad6:	2b00      	cmp	r3, #0
 8000ad8:	d0ba      	beq.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
            wait_loop_index--;
 8000ada:	9b01      	ldr	r3, [sp, #4]
 8000adc:	3b01      	subs	r3, #1
 8000ade:	e7f8      	b.n	8000ad2 <HAL_ADC_ConfigChannel+0x2ba>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8000ae0:	4b3b      	ldr	r3, [pc, #236]	; (8000bd0 <HAL_ADC_ConfigChannel+0x3b8>)
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d111      	bne.n	8000b0a <HAL_ADC_ConfigChannel+0x2f2>
 8000ae6:	01c3      	lsls	r3, r0, #7
 8000ae8:	d4b2      	bmi.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8000aea:	682b      	ldr	r3, [r5, #0]
 8000aec:	4a35      	ldr	r2, [pc, #212]	; (8000bc4 <HAL_ADC_ConfigChannel+0x3ac>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d003      	beq.n	8000afa <HAL_ADC_ConfigChannel+0x2e2>
 8000af2:	f502 7200 	add.w	r2, r2, #512	; 0x200
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d1aa      	bne.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
 8000afa:	68a3      	ldr	r3, [r4, #8]
 8000afc:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b00:	4333      	orrs	r3, r6
 8000b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b06:	60a3      	str	r3, [r4, #8]
 8000b08:	e7a2      	b.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8000b0a:	4b32      	ldr	r3, [pc, #200]	; (8000bd4 <HAL_ADC_ConfigChannel+0x3bc>)
 8000b0c:	429a      	cmp	r2, r3
 8000b0e:	d19f      	bne.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
 8000b10:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 8000b14:	d19c      	bne.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
        if (ADC_VREFINT_INSTANCE(hadc))
 8000b16:	682a      	ldr	r2, [r5, #0]
 8000b18:	4b2a      	ldr	r3, [pc, #168]	; (8000bc4 <HAL_ADC_ConfigChannel+0x3ac>)
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d198      	bne.n	8000a50 <HAL_ADC_ConfigChannel+0x238>
 8000b1e:	688b      	ldr	r3, [r1, #8]
 8000b20:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8000b24:	4333      	orrs	r3, r6
 8000b26:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000b2a:	608b      	str	r3, [r1, #8]
 8000b2c:	e791      	b.n	8000a52 <HAL_ADC_ConfigChannel+0x23a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000b2e:	6d6a      	ldr	r2, [r5, #84]	; 0x54
 8000b30:	f042 0220 	orr.w	r2, r2, #32
 8000b34:	656a      	str	r2, [r5, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000b36:	4618      	mov	r0, r3
 8000b38:	e78b      	b.n	8000a52 <HAL_ADC_ConfigChannel+0x23a>
  __HAL_LOCK(hadc);
 8000b3a:	2002      	movs	r0, #2
 8000b3c:	e78c      	b.n	8000a58 <HAL_ADC_ConfigChannel+0x240>
    if (   (tmp_adc_is_conversion_on_going_regular == 0UL)
 8000b3e:	2800      	cmp	r0, #0
 8000b40:	f47f aea5 	bne.w	800088e <HAL_ADC_ConfigChannel+0x76>
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8000b44:	68a2      	ldr	r2, [r4, #8]
 8000b46:	6821      	ldr	r1, [r4, #0]
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f7ff fd6b 	bl	8000624 <LL_ADC_SetChannelSamplingTime>
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000b4e:	6926      	ldr	r6, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000b50:	f8d5 e000 	ldr.w	lr, [r5]
 8000b54:	6823      	ldr	r3, [r4, #0]
 8000b56:	f8de 100c 	ldr.w	r1, [lr, #12]
      if(sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8000b5a:	2e04      	cmp	r6, #4
 8000b5c:	f10e 0260 	add.w	r2, lr, #96	; 0x60
 8000b60:	f43f aedb 	beq.w	800091a <HAL_ADC_ConfigChannel+0x102>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8000b64:	f3c1 01c1 	ubfx	r1, r1, #3, #2
 8000b68:	0048      	lsls	r0, r1, #1
 8000b6a:	6961      	ldr	r1, [r4, #20]
  MODIFY_REG(*preg,
 8000b6c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
 8000b70:	4081      	lsls	r1, r0
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	4319      	orrs	r1, r3
 8000b78:	f852 0026 	ldr.w	r0, [r2, r6, lsl #2]
 8000b7c:	4b16      	ldr	r3, [pc, #88]	; (8000bd8 <HAL_ADC_ConfigChannel+0x3c0>)
 8000b7e:	4003      	ands	r3, r0
 8000b80:	4319      	orrs	r1, r3
 8000b82:	f842 1026 	str.w	r1, [r2, r6, lsl #2]
 8000b86:	e682      	b.n	800088e <HAL_ADC_ConfigChannel+0x76>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000b88:	f8de 1064 	ldr.w	r1, [lr, #100]	; 0x64
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b8c:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000b90:	e6de      	b.n	8000950 <HAL_ADC_ConfigChannel+0x138>
 8000b92:	6891      	ldr	r1, [r2, #8]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000b94:	6823      	ldr	r3, [r4, #0]
  register const uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8000b96:	f102 0608 	add.w	r6, r2, #8
 8000b9a:	f3c1 6084 	ubfx	r0, r1, #26, #5
 8000b9e:	e6e8      	b.n	8000972 <HAL_ADC_ConfigChannel+0x15a>
 8000ba0:	f102 000c 	add.w	r0, r2, #12
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8000ba4:	68d2      	ldr	r2, [r2, #12]
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8000ba6:	6823      	ldr	r3, [r4, #0]
 8000ba8:	f3c2 6184 	ubfx	r1, r2, #26, #5
 8000bac:	e6f2      	b.n	8000994 <HAL_ADC_ConfigChannel+0x17c>
 8000bae:	bf00      	nop
 8000bb0:	0007ffff 	.word	0x0007ffff
 8000bb4:	407f0000 	.word	0x407f0000
 8000bb8:	80080000 	.word	0x80080000
 8000bbc:	50040300 	.word	0x50040300
 8000bc0:	c7520000 	.word	0xc7520000
 8000bc4:	50040000 	.word	0x50040000
 8000bc8:	00030d40 	.word	0x00030d40
 8000bcc:	20000050 	.word	0x20000050
 8000bd0:	cb840000 	.word	0xcb840000
 8000bd4:	80000001 	.word	0x80000001
 8000bd8:	03fff000 	.word	0x03fff000

08000bdc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8000bdc:	b570      	push	{r4, r5, r6, lr}
 8000bde:	4604      	mov	r4, r0
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000be0:	6800      	ldr	r0, [r0, #0]
 8000be2:	f7ff fd31 	bl	8000648 <LL_ADC_IsEnabled>
 8000be6:	b108      	cbz	r0, 8000bec <ADC_Enable+0x10>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000be8:	2000      	movs	r0, #0
 8000bea:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8000bec:	6822      	ldr	r2, [r4, #0]
 8000bee:	4b15      	ldr	r3, [pc, #84]	; (8000c44 <ADC_Enable+0x68>)
 8000bf0:	6891      	ldr	r1, [r2, #8]
 8000bf2:	4219      	tst	r1, r3
 8000bf4:	d009      	beq.n	8000c0a <ADC_Enable+0x2e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000bf6:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000bf8:	f043 0310 	orr.w	r3, r3, #16
 8000bfc:	6563      	str	r3, [r4, #84]	; 0x54
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000bfe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8000c00:	f043 0301 	orr.w	r3, r3, #1
 8000c04:	65a3      	str	r3, [r4, #88]	; 0x58
        return HAL_ERROR;
 8000c06:	2001      	movs	r0, #1
 8000c08:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8000c0a:	6893      	ldr	r3, [r2, #8]
 8000c0c:	4d0e      	ldr	r5, [pc, #56]	; (8000c48 <ADC_Enable+0x6c>)
 8000c0e:	402b      	ands	r3, r5
 8000c10:	f043 0301 	orr.w	r3, r3, #1
 8000c14:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 8000c16:	f7ff fcf1 	bl	80005fc <HAL_GetTick>
 8000c1a:	4606      	mov	r6, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8000c1c:	6820      	ldr	r0, [r4, #0]
 8000c1e:	6803      	ldr	r3, [r0, #0]
 8000c20:	07db      	lsls	r3, r3, #31
 8000c22:	d4e1      	bmi.n	8000be8 <ADC_Enable+0xc>
      if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8000c24:	f7ff fd10 	bl	8000648 <LL_ADC_IsEnabled>
 8000c28:	b928      	cbnz	r0, 8000c36 <ADC_Enable+0x5a>
        LL_ADC_Enable(hadc->Instance);
 8000c2a:	6822      	ldr	r2, [r4, #0]
 8000c2c:	6893      	ldr	r3, [r2, #8]
 8000c2e:	402b      	ands	r3, r5
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6093      	str	r3, [r2, #8]
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000c36:	f7ff fce1 	bl	80005fc <HAL_GetTick>
 8000c3a:	1b80      	subs	r0, r0, r6
 8000c3c:	2802      	cmp	r0, #2
 8000c3e:	d9ed      	bls.n	8000c1c <ADC_Enable+0x40>
 8000c40:	e7d9      	b.n	8000bf6 <ADC_Enable+0x1a>
 8000c42:	bf00      	nop
 8000c44:	8000003f 	.word	0x8000003f
 8000c48:	7fffffc0 	.word	0x7fffffc0

08000c4c <HAL_ADC_Start>:
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8000c4c:	4b35      	ldr	r3, [pc, #212]	; (8000d24 <HAL_ADC_Start+0xd8>)
{
 8000c4e:	b570      	push	{r4, r5, r6, lr}
 8000c50:	4604      	mov	r4, r0
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8000c52:	6800      	ldr	r0, [r0, #0]
 8000c54:	689e      	ldr	r6, [r3, #8]
 8000c56:	f7ff fcfb 	bl	8000650 <LL_ADC_REG_IsConversionOngoing>
 8000c5a:	4605      	mov	r5, r0
 8000c5c:	2800      	cmp	r0, #0
 8000c5e:	d15a      	bne.n	8000d16 <HAL_ADC_Start+0xca>
    __HAL_LOCK(hadc);
 8000c60:	f894 3050 	ldrb.w	r3, [r4, #80]	; 0x50
 8000c64:	2b01      	cmp	r3, #1
 8000c66:	d056      	beq.n	8000d16 <HAL_ADC_Start+0xca>
 8000c68:	2301      	movs	r3, #1
 8000c6a:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
    tmp_hal_status = ADC_Enable(hadc);
 8000c6e:	4620      	mov	r0, r4
 8000c70:	f7ff ffb4 	bl	8000bdc <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 8000c74:	2800      	cmp	r0, #0
 8000c76:	d14b      	bne.n	8000d10 <HAL_ADC_Start+0xc4>
      ADC_STATE_CLR_SET(hadc->State,
 8000c78:	6d63      	ldr	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000c7a:	4a2b      	ldr	r2, [pc, #172]	; (8000d28 <HAL_ADC_Start+0xdc>)
      ADC_STATE_CLR_SET(hadc->State,
 8000c7c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c80:	f023 0301 	bic.w	r3, r3, #1
 8000c84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c88:	6563      	str	r3, [r4, #84]	; 0x54
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000c8a:	6823      	ldr	r3, [r4, #0]
 8000c8c:	4293      	cmp	r3, r2
 8000c8e:	f006 061f 	and.w	r6, r6, #31
 8000c92:	d042      	beq.n	8000d1a <HAL_ADC_Start+0xce>
 8000c94:	461d      	mov	r5, r3
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000c96:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000c98:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8000c9c:	6562      	str	r2, [r4, #84]	; 0x54
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000c9e:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8000ca0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ca4:	bf1c      	itt	ne
 8000ca6:	6da2      	ldrne	r2, [r4, #88]	; 0x58
 8000ca8:	f022 0206 	bicne.w	r2, r2, #6
        ADC_CLEAR_ERRORCODE(hadc); 
 8000cac:	65a2      	str	r2, [r4, #88]	; 0x58
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000cae:	221c      	movs	r2, #28
 8000cb0:	601a      	str	r2, [r3, #0]
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000cb2:	42ab      	cmp	r3, r5
      __HAL_UNLOCK(hadc);
 8000cb4:	f04f 0200 	mov.w	r2, #0
 8000cb8:	f884 2050 	strb.w	r2, [r4, #80]	; 0x50
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000cbc:	d008      	beq.n	8000cd0 <HAL_ADC_Start+0x84>
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000cbe:	2e09      	cmp	r6, #9
 8000cc0:	bf9d      	ittte	ls
 8000cc2:	f240 2221 	movwls	r2, #545	; 0x221
 8000cc6:	40f2      	lsrls	r2, r6
 8000cc8:	43d2      	mvnls	r2, r2
 8000cca:	2201      	movhi	r2, #1
 8000ccc:	07d1      	lsls	r1, r2, #31
 8000cce:	d411      	bmi.n	8000cf4 <HAL_ADC_Start+0xa8>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000cd0:	68da      	ldr	r2, [r3, #12]
 8000cd2:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000cd4:	bf41      	itttt	mi
 8000cd6:	6d62      	ldrmi	r2, [r4, #84]	; 0x54
 8000cd8:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8000cdc:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8000ce0:	6562      	strmi	r2, [r4, #84]	; 0x54
  MODIFY_REG(ADCx->CR,
 8000ce2:	689a      	ldr	r2, [r3, #8]
 8000ce4:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8000ce8:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8000cec:	f042 0204 	orr.w	r2, r2, #4
 8000cf0:	609a      	str	r2, [r3, #8]
 8000cf2:	bd70      	pop	{r4, r5, r6, pc}
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000cf4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000cf6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000cfa:	6563      	str	r3, [r4, #84]	; 0x54
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8000cfc:	68eb      	ldr	r3, [r5, #12]
 8000cfe:	019b      	lsls	r3, r3, #6
 8000d00:	d50f      	bpl.n	8000d22 <HAL_ADC_Start+0xd6>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000d02:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000d04:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d08:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000d0c:	6563      	str	r3, [r4, #84]	; 0x54
 8000d0e:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_UNLOCK(hadc);
 8000d10:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8000d14:	bd70      	pop	{r4, r5, r6, pc}
    tmp_hal_status = HAL_BUSY;
 8000d16:	2002      	movs	r0, #2
 8000d18:	bd70      	pop	{r4, r5, r6, pc}
      if (    (__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8000d1a:	4d04      	ldr	r5, [pc, #16]	; (8000d2c <HAL_ADC_Start+0xe0>)
           || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8000d1c:	2e00      	cmp	r6, #0
 8000d1e:	d0ba      	beq.n	8000c96 <HAL_ADC_Start+0x4a>
 8000d20:	e7bd      	b.n	8000c9e <HAL_ADC_Start+0x52>
}
 8000d22:	bd70      	pop	{r4, r5, r6, pc}
 8000d24:	50040300 	.word	0x50040300
 8000d28:	50040100 	.word	0x50040100
 8000d2c:	50040000 	.word	0x50040000

08000d30 <LL_ADC_IsEnabled>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000d30:	6880      	ldr	r0, [r0, #8]
}
 8000d32:	f000 0001 	and.w	r0, r0, #1
 8000d36:	4770      	bx	lr

08000d38 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8000d38:	6880      	ldr	r0, [r0, #8]
}
 8000d3a:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000d3e:	4770      	bx	lr

08000d40 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8000d40:	b530      	push	{r4, r5, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d42:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000d46:	2b01      	cmp	r3, #1
{
 8000d48:	b09b      	sub	sp, #108	; 0x6c
 8000d4a:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 8000d4c:	d066      	beq.n	8000e1c <HAL_ADCEx_MultiModeConfigChannel+0xdc>
 8000d4e:	2301      	movs	r3, #1
 8000d50:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8000d54:	4b32      	ldr	r3, [pc, #200]	; (8000e20 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000d56:	6800      	ldr	r0, [r0, #0]
 8000d58:	4298      	cmp	r0, r3
 8000d5a:	bf0c      	ite	eq
 8000d5c:	f503 7380 	addeq.w	r3, r3, #256	; 0x100
 8000d60:	2300      	movne	r3, #0
 8000d62:	9301      	str	r3, [sp, #4]
  
  if (tmphadcSlave.Instance == NULL)
 8000d64:	9801      	ldr	r0, [sp, #4]
 8000d66:	b940      	cbnz	r0, 8000d7a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d68:	6d53      	ldr	r3, [r2, #84]	; 0x54
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000d6a:	f882 0050 	strb.w	r0, [r2, #80]	; 0x50
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000d6e:	f043 0320 	orr.w	r3, r3, #32
 8000d72:	6553      	str	r3, [r2, #84]	; 0x54
    
    return HAL_ERROR;
 8000d74:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
} 
 8000d76:	b01b      	add	sp, #108	; 0x6c
 8000d78:	bd30      	pop	{r4, r5, pc}
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8000d7a:	f7ff ffdd 	bl	8000d38 <LL_ADC_REG_IsConversionOngoing>
 8000d7e:	4603      	mov	r3, r0
  if ( (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL) 
 8000d80:	6810      	ldr	r0, [r2, #0]
 8000d82:	f7ff ffd9 	bl	8000d38 <LL_ADC_REG_IsConversionOngoing>
 8000d86:	2800      	cmp	r0, #0
 8000d88:	d142      	bne.n	8000e10 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    && (tmphadcSlave_conversion_on_going == 0UL) )
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d140      	bne.n	8000e10 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8000d8e:	680b      	ldr	r3, [r1, #0]
 8000d90:	4c24      	ldr	r4, [pc, #144]	; (8000e24 <HAL_ADCEx_MultiModeConfigChannel+0xe4>)
 8000d92:	b333      	cbz	r3, 8000de2 <HAL_ADCEx_MultiModeConfigChannel+0xa2>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG, 
 8000d94:	68a3      	ldr	r3, [r4, #8]
 8000d96:	6848      	ldr	r0, [r1, #4]
 8000d98:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000d9c:	4303      	orrs	r3, r0
 8000d9e:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8000da2:	ea43 3340 	orr.w	r3, r3, r0, lsl #13
 8000da6:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000da8:	481d      	ldr	r0, [pc, #116]	; (8000e20 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
 8000daa:	f7ff ffc1 	bl	8000d30 <LL_ADC_IsEnabled>
 8000dae:	4603      	mov	r3, r0
 8000db0:	481d      	ldr	r0, [pc, #116]	; (8000e28 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000db2:	f7ff ffbd 	bl	8000d30 <LL_ADC_IsEnabled>
 8000db6:	4303      	orrs	r3, r0
 8000db8:	481c      	ldr	r0, [pc, #112]	; (8000e2c <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000dba:	f7ff ffb9 	bl	8000d30 <LL_ADC_IsEnabled>
 8000dbe:	4318      	orrs	r0, r3
 8000dc0:	d004      	beq.n	8000dcc <HAL_ADCEx_MultiModeConfigChannel+0x8c>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dc2:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
  return tmp_hal_status;
 8000dca:	e7d4      	b.n	8000d76 <HAL_ADCEx_MultiModeConfigChannel+0x36>
          MODIFY_REG(tmpADC_Common->CCR,
 8000dcc:	680b      	ldr	r3, [r1, #0]
 8000dce:	68a5      	ldr	r5, [r4, #8]
 8000dd0:	6889      	ldr	r1, [r1, #8]
 8000dd2:	430b      	orrs	r3, r1
 8000dd4:	f425 6171 	bic.w	r1, r5, #3856	; 0xf10
 8000dd8:	f021 010f 	bic.w	r1, r1, #15
 8000ddc:	430b      	orrs	r3, r1
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000dde:	60a3      	str	r3, [r4, #8]
 8000de0:	e7f0      	b.n	8000dc4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000de2:	68a3      	ldr	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000de4:	480e      	ldr	r0, [pc, #56]	; (8000e20 <HAL_ADCEx_MultiModeConfigChannel+0xe0>)
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8000de6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000dea:	60a3      	str	r3, [r4, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8000dec:	f7ff ffa0 	bl	8000d30 <LL_ADC_IsEnabled>
 8000df0:	4603      	mov	r3, r0
 8000df2:	480d      	ldr	r0, [pc, #52]	; (8000e28 <HAL_ADCEx_MultiModeConfigChannel+0xe8>)
 8000df4:	f7ff ff9c 	bl	8000d30 <LL_ADC_IsEnabled>
 8000df8:	4303      	orrs	r3, r0
 8000dfa:	480c      	ldr	r0, [pc, #48]	; (8000e2c <HAL_ADCEx_MultiModeConfigChannel+0xec>)
 8000dfc:	f7ff ff98 	bl	8000d30 <LL_ADC_IsEnabled>
 8000e00:	4318      	orrs	r0, r3
 8000e02:	d1de      	bne.n	8000dc2 <HAL_ADCEx_MultiModeConfigChannel+0x82>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8000e04:	68a3      	ldr	r3, [r4, #8]
 8000e06:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8000e0a:	f023 030f 	bic.w	r3, r3, #15
 8000e0e:	e7e6      	b.n	8000dde <HAL_ADCEx_MultiModeConfigChannel+0x9e>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000e10:	6d53      	ldr	r3, [r2, #84]	; 0x54
 8000e12:	f043 0320 	orr.w	r3, r3, #32
 8000e16:	6553      	str	r3, [r2, #84]	; 0x54
    tmp_hal_status = HAL_ERROR;
 8000e18:	2001      	movs	r0, #1
 8000e1a:	e7d3      	b.n	8000dc4 <HAL_ADCEx_MultiModeConfigChannel+0x84>
  __HAL_LOCK(hadc);
 8000e1c:	2002      	movs	r0, #2
 8000e1e:	e7aa      	b.n	8000d76 <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8000e20:	50040000 	.word	0x50040000
 8000e24:	50040300 	.word	0x50040300
 8000e28:	50040100 	.word	0x50040100
 8000e2c:	50040200 	.word	0x50040200

08000e30 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000e30:	4a07      	ldr	r2, [pc, #28]	; (8000e50 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8000e32:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000e34:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000e38:	041b      	lsls	r3, r3, #16
 8000e3a:	0c1b      	lsrs	r3, r3, #16
 8000e3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000e40:	0200      	lsls	r0, r0, #8
 8000e42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e46:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000e4a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000e4c:	60d3      	str	r3, [r2, #12]
 8000e4e:	4770      	bx	lr
 8000e50:	e000ed00 	.word	0xe000ed00

08000e54 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e54:	4b17      	ldr	r3, [pc, #92]	; (8000eb4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e56:	b530      	push	{r4, r5, lr}
 8000e58:	68dc      	ldr	r4, [r3, #12]
 8000e5a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e5e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e62:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e64:	2b04      	cmp	r3, #4
 8000e66:	bf28      	it	cs
 8000e68:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e6a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 0501 	mov.w	r5, #1
 8000e70:	fa05 f303 	lsl.w	r3, r5, r3
 8000e74:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e78:	bf8c      	ite	hi
 8000e7a:	3c03      	subhi	r4, #3
 8000e7c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e7e:	4019      	ands	r1, r3
 8000e80:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e82:	fa05 f404 	lsl.w	r4, r5, r4
 8000e86:	3c01      	subs	r4, #1
 8000e88:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000e8a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e8c:	ea42 0201 	orr.w	r2, r2, r1
 8000e90:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e94:	bfaf      	iteee	ge
 8000e96:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9a:	f000 000f 	andlt.w	r0, r0, #15
 8000e9e:	4b06      	ldrlt	r3, [pc, #24]	; (8000eb8 <HAL_NVIC_SetPriority+0x64>)
 8000ea0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ea2:	bfa5      	ittet	ge
 8000ea4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 8000ea8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eaa:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eac:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000eb0:	bd30      	pop	{r4, r5, pc}
 8000eb2:	bf00      	nop
 8000eb4:	e000ed00 	.word	0xe000ed00
 8000eb8:	e000ed14 	.word	0xe000ed14

08000ebc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000ebc:	0942      	lsrs	r2, r0, #5
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	f000 001f 	and.w	r0, r0, #31
 8000ec4:	fa03 f000 	lsl.w	r0, r3, r0
 8000ec8:	4b01      	ldr	r3, [pc, #4]	; (8000ed0 <HAL_NVIC_EnableIRQ+0x14>)
 8000eca:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000ece:	4770      	bx	lr
 8000ed0:	e000e100 	.word	0xe000e100

08000ed4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000eda:	d20a      	bcs.n	8000ef2 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ede:	4a07      	ldr	r2, [pc, #28]	; (8000efc <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ee0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ee2:	21f0      	movs	r1, #240	; 0xf0
 8000ee4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ee8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eea:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eec:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eee:	601a      	str	r2, [r3, #0]
 8000ef0:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000ef2:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	e000e010 	.word	0xe000e010
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000f00:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f02:	2800      	cmp	r0, #0
 8000f04:	d04e      	beq.n	8000fa4 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8000f06:	6801      	ldr	r1, [r0, #0]
 8000f08:	4b27      	ldr	r3, [pc, #156]	; (8000fa8 <HAL_DMA_Init+0xa8>)
 8000f0a:	4299      	cmp	r1, r3
 8000f0c:	f04f 0414 	mov.w	r4, #20
 8000f10:	d840      	bhi.n	8000f94 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000f12:	4a26      	ldr	r2, [pc, #152]	; (8000fac <HAL_DMA_Init+0xac>)
 8000f14:	440a      	add	r2, r1
 8000f16:	fbb2 f2f4 	udiv	r2, r2, r4
 8000f1a:	0092      	lsls	r2, r2, #2
 8000f1c:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8000f1e:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
 8000f22:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f24:	2302      	movs	r3, #2
 8000f26:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000f2a:	6884      	ldr	r4, [r0, #8]
 8000f2c:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f2e:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8000f30:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8000f32:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000f34:	432b      	orrs	r3, r5
 8000f36:	6945      	ldr	r5, [r0, #20]
 8000f38:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000f3a:	6985      	ldr	r5, [r0, #24]
 8000f3c:	432b      	orrs	r3, r5
 8000f3e:	69c5      	ldr	r5, [r0, #28]
 8000f40:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f42:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000f44:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8000f48:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8000f4c:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 8000f4e:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000f50:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8000f54:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000f56:	d014      	beq.n	8000f82 <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8000f58:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8000f5a:	4b15      	ldr	r3, [pc, #84]	; (8000fb0 <HAL_DMA_Init+0xb0>)
 8000f5c:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f5e:	bf0c      	ite	eq
 8000f60:	4914      	ldreq	r1, [pc, #80]	; (8000fb4 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000f62:	4915      	ldrne	r1, [pc, #84]	; (8000fb8 <HAL_DMA_Init+0xb8>)
 8000f64:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000f66:	680a      	ldr	r2, [r1, #0]
 8000f68:	f003 031c 	and.w	r3, r3, #28
 8000f6c:	240f      	movs	r4, #15
 8000f6e:	409c      	lsls	r4, r3
 8000f70:	ea22 0204 	bic.w	r2, r2, r4
 8000f74:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000f76:	6842      	ldr	r2, [r0, #4]
 8000f78:	680c      	ldr	r4, [r1, #0]
 8000f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f7e:	4323      	orrs	r3, r4
 8000f80:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f82:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000f84:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000f86:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000f88:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8000f8c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8000f90:	4618      	mov	r0, r3
 8000f92:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8000f94:	4b09      	ldr	r3, [pc, #36]	; (8000fbc <HAL_DMA_Init+0xbc>)
 8000f96:	440b      	add	r3, r1
 8000f98:	fbb3 f3f4 	udiv	r3, r3, r4
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8000fa0:	4b07      	ldr	r3, [pc, #28]	; (8000fc0 <HAL_DMA_Init+0xc0>)
 8000fa2:	e7be      	b.n	8000f22 <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 8000fa4:	2001      	movs	r0, #1
}
 8000fa6:	bd30      	pop	{r4, r5, pc}
 8000fa8:	40020407 	.word	0x40020407
 8000fac:	bffdfff8 	.word	0xbffdfff8
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	400200a8 	.word	0x400200a8
 8000fb8:	400204a8 	.word	0x400204a8
 8000fbc:	bffdfbf8 	.word	0xbffdfbf8
 8000fc0:	40020400 	.word	0x40020400

08000fc4 <HAL_DMA_IRQHandler>:
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000fc4:	6c01      	ldr	r1, [r0, #64]	; 0x40
  uint32_t source_it = hdma->Instance->CCR;

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000fc6:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 8000fc8:	6803      	ldr	r3, [r0, #0]
{
 8000fca:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000fcc:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000fd0:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8000fd2:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000fd4:	2404      	movs	r4, #4
 8000fd6:	4094      	lsls	r4, r2
 8000fd8:	4226      	tst	r6, r4
 8000fda:	d00e      	beq.n	8000ffa <HAL_DMA_IRQHandler+0x36>
 8000fdc:	f015 0f04 	tst.w	r5, #4
 8000fe0:	d00b      	beq.n	8000ffa <HAL_DMA_IRQHandler+0x36>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000fe2:	681a      	ldr	r2, [r3, #0]
 8000fe4:	0692      	lsls	r2, r2, #26
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fe6:	bf5e      	ittt	pl
 8000fe8:	681a      	ldrpl	r2, [r3, #0]
 8000fea:	f022 0204 	bicpl.w	r2, r2, #4
 8000fee:	601a      	strpl	r2, [r3, #0]
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8000ff0:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000ff2:	604c      	str	r4, [r1, #4]
    hdma->State = HAL_DMA_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);

    if (hdma->XferErrorCallback != NULL)
 8000ff4:	b373      	cbz	r3, 8001054 <HAL_DMA_IRQHandler+0x90>
  else
  {
    /* Nothing To Do */
  }
  return;
}
 8000ff6:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8000ff8:	4718      	bx	r3
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000ffa:	2402      	movs	r4, #2
 8000ffc:	4094      	lsls	r4, r2
 8000ffe:	4226      	tst	r6, r4
 8001000:	d012      	beq.n	8001028 <HAL_DMA_IRQHandler+0x64>
 8001002:	f015 0f02 	tst.w	r5, #2
 8001006:	d00f      	beq.n	8001028 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	0695      	lsls	r5, r2, #26
 800100c:	d406      	bmi.n	800101c <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800100e:	681a      	ldr	r2, [r3, #0]
 8001010:	f022 020a 	bic.w	r2, r2, #10
 8001014:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001016:	2301      	movs	r3, #1
 8001018:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800101c:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800101e:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001020:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001024:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001026:	e7e5      	b.n	8000ff4 <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001028:	2408      	movs	r4, #8
 800102a:	4094      	lsls	r4, r2
 800102c:	4234      	tst	r4, r6
 800102e:	d011      	beq.n	8001054 <HAL_DMA_IRQHandler+0x90>
 8001030:	072c      	lsls	r4, r5, #28
 8001032:	d50f      	bpl.n	8001054 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001034:	681c      	ldr	r4, [r3, #0]
 8001036:	f024 040e 	bic.w	r4, r4, #14
 800103a:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800103c:	2301      	movs	r3, #1
 800103e:	fa03 f202 	lsl.w	r2, r3, r2
 8001042:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001044:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001046:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 800104a:	2300      	movs	r3, #0
 800104c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8001050:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001052:	e7cf      	b.n	8000ff4 <HAL_DMA_IRQHandler+0x30>
}
 8001054:	bc70      	pop	{r4, r5, r6}
 8001056:	4770      	bx	lr

08001058 <FLASH_Program_Fast>:

  /* Check the parameters */
  assert_param(IS_FLASH_MAIN_MEM_ADDRESS(Address));

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8001058:	4a07      	ldr	r2, [pc, #28]	; (8001078 <FLASH_Program_Fast+0x20>)
 800105a:	6953      	ldr	r3, [r2, #20]
 800105c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001060:	6153      	str	r3, [r2, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001062:	b672      	cpsid	i
 8001064:	f501 7380 	add.w	r3, r1, #256	; 0x100
 8001068:	1a40      	subs	r0, r0, r1
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 800106a:	680a      	ldr	r2, [r1, #0]
 800106c:	500a      	str	r2, [r1, r0]
    dest_addr++;
    src_addr++;
 800106e:	3104      	adds	r1, #4
    row_index--;
  } while (row_index != 0U);
 8001070:	4299      	cmp	r1, r3
 8001072:	d1fa      	bne.n	800106a <FLASH_Program_Fast+0x12>
  __ASM volatile ("cpsie i" : : : "memory");
 8001074:	b662      	cpsie	i
 8001076:	4770      	bx	lr
 8001078:	40022000 	.word	0x40022000

0800107c <HAL_FLASH_Unlock>:
  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800107c:	4b06      	ldr	r3, [pc, #24]	; (8001098 <HAL_FLASH_Unlock+0x1c>)
 800107e:	695a      	ldr	r2, [r3, #20]
 8001080:	2a00      	cmp	r2, #0
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001082:	bfbf      	itttt	lt
 8001084:	4a05      	ldrlt	r2, [pc, #20]	; (800109c <HAL_FLASH_Unlock+0x20>)
 8001086:	609a      	strlt	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001088:	f102 3288 	addlt.w	r2, r2, #2290649224	; 0x88888888
 800108c:	609a      	strlt	r2, [r3, #8]
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 800108e:	bfba      	itte	lt
 8001090:	6958      	ldrlt	r0, [r3, #20]
  HAL_StatusTypeDef status = HAL_OK;
 8001092:	0fc0      	lsrlt	r0, r0, #31
 8001094:	2000      	movge	r0, #0
}
 8001096:	4770      	bx	lr
 8001098:	40022000 	.word	0x40022000
 800109c:	45670123 	.word	0x45670123

080010a0 <HAL_FLASH_Lock>:
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80010a0:	4a03      	ldr	r2, [pc, #12]	; (80010b0 <HAL_FLASH_Lock+0x10>)
 80010a2:	6953      	ldr	r3, [r2, #20]
 80010a4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010a8:	6153      	str	r3, [r2, #20]
}
 80010aa:	2000      	movs	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop
 80010b0:	40022000 	.word	0x40022000

080010b4 <FLASH_WaitForLastOperation>:
{
 80010b4:	b570      	push	{r4, r5, r6, lr}
 80010b6:	4605      	mov	r5, r0
  uint32_t tickstart = HAL_GetTick();
 80010b8:	f7ff faa0 	bl	80005fc <HAL_GetTick>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80010bc:	4c19      	ldr	r4, [pc, #100]	; (8001124 <FLASH_WaitForLastOperation+0x70>)
  uint32_t tickstart = HAL_GetTick();
 80010be:	4606      	mov	r6, r0
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 80010c0:	6923      	ldr	r3, [r4, #16]
 80010c2:	03db      	lsls	r3, r3, #15
 80010c4:	d41c      	bmi.n	8001100 <FLASH_WaitForLastOperation+0x4c>
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80010c6:	6923      	ldr	r3, [r4, #16]
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 80010c8:	69a0      	ldr	r0, [r4, #24]
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80010ca:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 80010ce:	f023 0305 	bic.w	r3, r3, #5
 80010d2:	041b      	lsls	r3, r3, #16
 80010d4:	0c1b      	lsrs	r3, r3, #16
  error |= (FLASH->ECCR & FLASH_FLAG_ECCD);
 80010d6:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  if(error != 0u)
 80010da:	4318      	orrs	r0, r3
 80010dc:	d019      	beq.n	8001112 <FLASH_WaitForLastOperation+0x5e>
    pFlash.ErrorCode |= error;
 80010de:	4a12      	ldr	r2, [pc, #72]	; (8001128 <FLASH_WaitForLastOperation+0x74>)
 80010e0:	6853      	ldr	r3, [r2, #4]
 80010e2:	4303      	orrs	r3, r0
 80010e4:	6053      	str	r3, [r2, #4]
    __HAL_FLASH_CLEAR_FLAG(error);
 80010e6:	f010 4340 	ands.w	r3, r0, #3221225472	; 0xc0000000
 80010ea:	bf1e      	ittt	ne
 80010ec:	69a2      	ldrne	r2, [r4, #24]
 80010ee:	4313      	orrne	r3, r2
 80010f0:	61a3      	strne	r3, [r4, #24]
 80010f2:	f030 4040 	bics.w	r0, r0, #3221225472	; 0xc0000000
 80010f6:	d001      	beq.n	80010fc <FLASH_WaitForLastOperation+0x48>
 80010f8:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <FLASH_WaitForLastOperation+0x70>)
 80010fa:	6118      	str	r0, [r3, #16]
    return HAL_ERROR;
 80010fc:	2001      	movs	r0, #1
 80010fe:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 8001100:	1c6a      	adds	r2, r5, #1
 8001102:	d0dd      	beq.n	80010c0 <FLASH_WaitForLastOperation+0xc>
      if((HAL_GetTick() - tickstart) >= Timeout)
 8001104:	f7ff fa7a 	bl	80005fc <HAL_GetTick>
 8001108:	1b80      	subs	r0, r0, r6
 800110a:	4285      	cmp	r5, r0
 800110c:	d8d8      	bhi.n	80010c0 <FLASH_WaitForLastOperation+0xc>
        return HAL_TIMEOUT;
 800110e:	2003      	movs	r0, #3
 8001110:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001112:	6923      	ldr	r3, [r4, #16]
 8001114:	f013 0301 	ands.w	r3, r3, #1
 8001118:	d002      	beq.n	8001120 <FLASH_WaitForLastOperation+0x6c>
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800111a:	2301      	movs	r3, #1
 800111c:	6123      	str	r3, [r4, #16]
 800111e:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001120:	4618      	mov	r0, r3
}
 8001122:	bd70      	pop	{r4, r5, r6, pc}
 8001124:	40022000 	.word	0x40022000
 8001128:	20000000 	.word	0x20000000

0800112c <HAL_FLASH_Program>:
{
 800112c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 8001130:	4c24      	ldr	r4, [pc, #144]	; (80011c4 <HAL_FLASH_Program+0x98>)
{
 8001132:	469a      	mov	sl, r3
  __HAL_LOCK(&pFlash);
 8001134:	7823      	ldrb	r3, [r4, #0]
 8001136:	2b01      	cmp	r3, #1
{
 8001138:	4607      	mov	r7, r0
 800113a:	4688      	mov	r8, r1
 800113c:	4691      	mov	r9, r2
  __HAL_LOCK(&pFlash);
 800113e:	d03f      	beq.n	80011c0 <HAL_FLASH_Program+0x94>
 8001140:	2301      	movs	r3, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001142:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 8001146:	7023      	strb	r3, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001148:	f7ff ffb4 	bl	80010b4 <FLASH_WaitForLastOperation>
 800114c:	4606      	mov	r6, r0
  if(status == HAL_OK)
 800114e:	bb20      	cbnz	r0, 800119a <HAL_FLASH_Program+0x6e>
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001150:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001152:	481d      	ldr	r0, [pc, #116]	; (80011c8 <HAL_FLASH_Program+0x9c>)
 8001154:	6805      	ldr	r5, [r0, #0]
 8001156:	f415 6580 	ands.w	r5, r5, #1024	; 0x400
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800115a:	bf17      	itett	ne
 800115c:	6803      	ldrne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800115e:	7725      	strbeq	r5, [r4, #28]
      __HAL_FLASH_DATA_CACHE_DISABLE();
 8001160:	f423 6380 	bicne.w	r3, r3, #1024	; 0x400
 8001164:	6003      	strne	r3, [r0, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001166:	bf1c      	itt	ne
 8001168:	2302      	movne	r3, #2
 800116a:	7723      	strbne	r3, [r4, #28]
    if(TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 800116c:	b9d7      	cbnz	r7, 80011a4 <HAL_FLASH_Program+0x78>
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 800116e:	6945      	ldr	r5, [r0, #20]
 8001170:	f045 0501 	orr.w	r5, r5, #1
 8001174:	6145      	str	r5, [r0, #20]
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8001176:	f8c8 9000 	str.w	r9, [r8]
      prog_bit = FLASH_CR_PG;
 800117a:	2501      	movs	r5, #1
  *(__IO uint32_t*)(Address+4U) = (uint32_t)(Data >> 32);
 800117c:	f8c8 a004 	str.w	sl, [r8, #4]
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001180:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001184:	f7ff ff96 	bl	80010b4 <FLASH_WaitForLastOperation>
 8001188:	4606      	mov	r6, r0
    if (prog_bit != 0U)
 800118a:	b125      	cbz	r5, 8001196 <HAL_FLASH_Program+0x6a>
      CLEAR_BIT(FLASH->CR, prog_bit);
 800118c:	4a0e      	ldr	r2, [pc, #56]	; (80011c8 <HAL_FLASH_Program+0x9c>)
 800118e:	6953      	ldr	r3, [r2, #20]
 8001190:	ea23 0505 	bic.w	r5, r3, r5
 8001194:	6155      	str	r5, [r2, #20]
    FLASH_FlushCaches();
 8001196:	f000 f84d 	bl	8001234 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 800119a:	2300      	movs	r3, #0
 800119c:	7023      	strb	r3, [r4, #0]
}
 800119e:	4630      	mov	r0, r6
 80011a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if((TypeProgram == FLASH_TYPEPROGRAM_FAST) || (TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST))
 80011a4:	1e7b      	subs	r3, r7, #1
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d901      	bls.n	80011ae <HAL_FLASH_Program+0x82>
  uint32_t prog_bit = 0;
 80011aa:	2500      	movs	r5, #0
 80011ac:	e7e8      	b.n	8001180 <HAL_FLASH_Program+0x54>
      FLASH_Program_Fast(Address, (uint32_t)Data);
 80011ae:	4649      	mov	r1, r9
 80011b0:	4640      	mov	r0, r8
 80011b2:	f7ff ff51 	bl	8001058 <FLASH_Program_Fast>
      if(TypeProgram == FLASH_TYPEPROGRAM_FAST_AND_LAST)
 80011b6:	2f02      	cmp	r7, #2
 80011b8:	d1f7      	bne.n	80011aa <HAL_FLASH_Program+0x7e>
        prog_bit = FLASH_CR_FSTPG;
 80011ba:	f44f 2580 	mov.w	r5, #262144	; 0x40000
 80011be:	e7df      	b.n	8001180 <HAL_FLASH_Program+0x54>
  __HAL_LOCK(&pFlash);
 80011c0:	2602      	movs	r6, #2
 80011c2:	e7ec      	b.n	800119e <HAL_FLASH_Program+0x72>
 80011c4:	20000000 	.word	0x20000000
 80011c8:	40022000 	.word	0x40022000

080011cc <FLASH_MassErase>:
  *            @arg FLASH_BANK_2: Bank2 to be erased
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 80011cc:	4b09      	ldr	r3, [pc, #36]	; (80011f4 <FLASH_MassErase+0x28>)
  {
    /* Check the parameters */
    assert_param(IS_FLASH_BANK(Banks));

    /* Set the Mass Erase Bit for the bank 1 if requested */
    if((Banks & FLASH_BANK_1) != 0U)
 80011ce:	f010 0f01 	tst.w	r0, #1
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER1);
 80011d2:	bf1e      	ittt	ne
 80011d4:	695a      	ldrne	r2, [r3, #20]
 80011d6:	f042 0204 	orrne.w	r2, r2, #4
 80011da:	615a      	strne	r2, [r3, #20]
    
#if defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || \
    defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined (STM32L4S9xx)
    /* Set the Mass Erase Bit for the bank 2 if requested */
    if((Banks & FLASH_BANK_2) != 0U)
 80011dc:	0782      	lsls	r2, r0, #30
    {
      SET_BIT(FLASH->CR, FLASH_CR_MER2);
 80011de:	bf42      	ittt	mi
 80011e0:	695a      	ldrmi	r2, [r3, #20]
 80011e2:	f442 4200 	orrmi.w	r2, r2, #32768	; 0x8000
 80011e6:	615a      	strmi	r2, [r3, #20]
    SET_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
  }
#endif

  /* Proceed to erase all sectors */
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80011e8:	695a      	ldr	r2, [r3, #20]
 80011ea:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80011ee:	615a      	str	r2, [r3, #20]
 80011f0:	4770      	bx	lr
 80011f2:	bf00      	nop
 80011f4:	40022000 	.word	0x40022000

080011f8 <FLASH_PageErase>:
  *            @arg FLASH_BANK_1: Page in bank 1 to be erased
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 80011f8:	4b0d      	ldr	r3, [pc, #52]	; (8001230 <FLASH_PageErase+0x38>)
  {
    assert_param(IS_FLASH_BANK_EXCLUSIVE(Banks));

    if((Banks & FLASH_BANK_1) != 0U)
    {
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 80011fa:	695a      	ldr	r2, [r3, #20]
    if((Banks & FLASH_BANK_1) != 0U)
 80011fc:	f011 0f01 	tst.w	r1, #1
      CLEAR_BIT(FLASH->CR, FLASH_CR_BKER);
 8001200:	bf14      	ite	ne
 8001202:	f422 6200 	bicne.w	r2, r2, #2048	; 0x800
    }
    else
    {
      SET_BIT(FLASH->CR, FLASH_CR_BKER);
 8001206:	f442 6200 	orreq.w	r2, r2, #2048	; 0x800
 800120a:	615a      	str	r2, [r3, #20]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 800120c:	695a      	ldr	r2, [r3, #20]
 800120e:	00c0      	lsls	r0, r0, #3
 8001210:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
 8001214:	f400 60ff 	and.w	r0, r0, #2040	; 0x7f8
 8001218:	4310      	orrs	r0, r2
 800121a:	6158      	str	r0, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 800121c:	695a      	ldr	r2, [r3, #20]
 800121e:	f042 0202 	orr.w	r2, r2, #2
 8001222:	615a      	str	r2, [r3, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001224:	695a      	ldr	r2, [r3, #20]
 8001226:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800122a:	615a      	str	r2, [r3, #20]
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	40022000 	.word	0x40022000

08001234 <FLASH_FlushCaches>:
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8001234:	4913      	ldr	r1, [pc, #76]	; (8001284 <FLASH_FlushCaches+0x50>)
 8001236:	7f0b      	ldrb	r3, [r1, #28]
 8001238:	b2db      	uxtb	r3, r3

  /* Flush instruction cache  */
  if((cache == FLASH_CACHE_ICACHE_ENABLED) || 
 800123a:	f003 02fd 	and.w	r2, r3, #253	; 0xfd
 800123e:	2a01      	cmp	r2, #1
 8001240:	d10c      	bne.n	800125c <FLASH_FlushCaches+0x28>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8001242:	4a11      	ldr	r2, [pc, #68]	; (8001288 <FLASH_FlushCaches+0x54>)
 8001244:	6810      	ldr	r0, [r2, #0]
 8001246:	f440 6000 	orr.w	r0, r0, #2048	; 0x800
 800124a:	6010      	str	r0, [r2, #0]
 800124c:	6810      	ldr	r0, [r2, #0]
 800124e:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
 8001252:	6010      	str	r0, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001254:	6810      	ldr	r0, [r2, #0]
 8001256:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 800125a:	6010      	str	r0, [r2, #0]
  }
  
  /* Flush data cache */
  if((cache == FLASH_CACHE_DCACHE_ENABLED) || 
 800125c:	3b02      	subs	r3, #2
 800125e:	2b01      	cmp	r3, #1
 8001260:	d80c      	bhi.n	800127c <FLASH_FlushCaches+0x48>
     (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8001262:	4b09      	ldr	r3, [pc, #36]	; (8001288 <FLASH_FlushCaches+0x54>)
 8001264:	681a      	ldr	r2, [r3, #0]
 8001266:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800126a:	601a      	str	r2, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001272:	601a      	str	r2, [r3, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800127a:	601a      	str	r2, [r3, #0]
  }
  
  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 800127c:	2300      	movs	r3, #0
 800127e:	770b      	strb	r3, [r1, #28]
 8001280:	4770      	bx	lr
 8001282:	bf00      	nop
 8001284:	20000000 	.word	0x20000000
 8001288:	40022000 	.word	0x40022000

0800128c <HAL_FLASHEx_Erase>:
{
 800128c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  __HAL_LOCK(&pFlash);
 8001290:	4c35      	ldr	r4, [pc, #212]	; (8001368 <HAL_FLASHEx_Erase+0xdc>)
 8001292:	7823      	ldrb	r3, [r4, #0]
 8001294:	2b01      	cmp	r3, #1
{
 8001296:	4606      	mov	r6, r0
 8001298:	4688      	mov	r8, r1
  __HAL_LOCK(&pFlash);
 800129a:	d062      	beq.n	8001362 <HAL_FLASHEx_Erase+0xd6>
 800129c:	2701      	movs	r7, #1
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800129e:	f24c 3050 	movw	r0, #50000	; 0xc350
  __HAL_LOCK(&pFlash);
 80012a2:	7027      	strb	r7, [r4, #0]
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012a4:	f7ff ff06 	bl	80010b4 <FLASH_WaitForLastOperation>
  if (status == HAL_OK)
 80012a8:	4605      	mov	r5, r0
 80012aa:	bb40      	cbnz	r0, 80012fe <HAL_FLASHEx_Erase+0x72>
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80012ac:	4b2f      	ldr	r3, [pc, #188]	; (800136c <HAL_FLASHEx_Erase+0xe0>)
    pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80012ae:	6060      	str	r0, [r4, #4]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	f412 7f00 	tst.w	r2, #512	; 0x200
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80012b6:	681a      	ldr	r2, [r3, #0]
    if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != 0U)
 80012b8:	d026      	beq.n	8001308 <HAL_FLASHEx_Erase+0x7c>
      __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80012ba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80012be:	601a      	str	r2, [r3, #0]
      if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	0551      	lsls	r1, r2, #21
 80012c4:	d506      	bpl.n	80012d4 <HAL_FLASHEx_Erase+0x48>
        __HAL_FLASH_DATA_CACHE_DISABLE();
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80012cc:	601a      	str	r2, [r3, #0]
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_DCACHE_ENABLED;
 80012ce:	2303      	movs	r3, #3
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 80012d0:	7723      	strb	r3, [r4, #28]
 80012d2:	e000      	b.n	80012d6 <HAL_FLASHEx_Erase+0x4a>
        pFlash.CacheToReactivate = FLASH_CACHE_ICACHE_ENABLED;
 80012d4:	7727      	strb	r7, [r4, #28]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80012d6:	6833      	ldr	r3, [r6, #0]
 80012d8:	2b01      	cmp	r3, #1
 80012da:	d11f      	bne.n	800131c <HAL_FLASHEx_Erase+0x90>
      FLASH_MassErase(pEraseInit->Banks);
 80012dc:	6870      	ldr	r0, [r6, #4]
 80012de:	f7ff ff75 	bl	80011cc <FLASH_MassErase>
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012e2:	f24c 3050 	movw	r0, #50000	; 0xc350
 80012e6:	f7ff fee5 	bl	80010b4 <FLASH_WaitForLastOperation>
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80012ea:	4a20      	ldr	r2, [pc, #128]	; (800136c <HAL_FLASHEx_Erase+0xe0>)
 80012ec:	6953      	ldr	r3, [r2, #20]
 80012ee:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80012f2:	f023 0304 	bic.w	r3, r3, #4
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80012f6:	4605      	mov	r5, r0
      CLEAR_BIT(FLASH->CR, (FLASH_CR_MER1 | FLASH_CR_MER2));
 80012f8:	6153      	str	r3, [r2, #20]
    FLASH_FlushCaches();
 80012fa:	f7ff ff9b 	bl	8001234 <FLASH_FlushCaches>
  __HAL_UNLOCK(&pFlash);
 80012fe:	2300      	movs	r3, #0
 8001300:	7023      	strb	r3, [r4, #0]
}
 8001302:	4628      	mov	r0, r5
 8001304:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    else if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != 0U)
 8001308:	0552      	lsls	r2, r2, #21
 800130a:	d505      	bpl.n	8001318 <HAL_FLASHEx_Erase+0x8c>
      __HAL_FLASH_DATA_CACHE_DISABLE();
 800130c:	681a      	ldr	r2, [r3, #0]
 800130e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001312:	601a      	str	r2, [r3, #0]
      pFlash.CacheToReactivate = FLASH_CACHE_DCACHE_ENABLED;
 8001314:	2302      	movs	r3, #2
 8001316:	e7db      	b.n	80012d0 <HAL_FLASHEx_Erase+0x44>
      pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8001318:	7720      	strb	r0, [r4, #28]
 800131a:	e7dc      	b.n	80012d6 <HAL_FLASHEx_Erase+0x4a>
      *PageError = 0xFFFFFFFFU;
 800131c:	f04f 33ff 	mov.w	r3, #4294967295
 8001320:	f8c8 3000 	str.w	r3, [r8]
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 8001324:	68b7      	ldr	r7, [r6, #8]
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001326:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800136c <HAL_FLASHEx_Erase+0xe0>
 800132a:	f8df a044 	ldr.w	sl, [pc, #68]	; 8001370 <HAL_FLASHEx_Erase+0xe4>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800132e:	68b3      	ldr	r3, [r6, #8]
 8001330:	68f2      	ldr	r2, [r6, #12]
 8001332:	4413      	add	r3, r2
 8001334:	429f      	cmp	r7, r3
 8001336:	d2e0      	bcs.n	80012fa <HAL_FLASHEx_Erase+0x6e>
        FLASH_PageErase(page_index, pEraseInit->Banks);
 8001338:	6871      	ldr	r1, [r6, #4]
 800133a:	4638      	mov	r0, r7
 800133c:	f7ff ff5c 	bl	80011f8 <FLASH_PageErase>
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001340:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001344:	f7ff feb6 	bl	80010b4 <FLASH_WaitForLastOperation>
        CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8001348:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800134c:	ea03 030a 	and.w	r3, r3, sl
 8001350:	f8c9 3014 	str.w	r3, [r9, #20]
        if (status != HAL_OK)
 8001354:	b118      	cbz	r0, 800135e <HAL_FLASHEx_Erase+0xd2>
          *PageError = page_index;
 8001356:	f8c8 7000 	str.w	r7, [r8]
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800135a:	4605      	mov	r5, r0
          break;
 800135c:	e7cd      	b.n	80012fa <HAL_FLASHEx_Erase+0x6e>
      for(page_index = pEraseInit->Page; page_index < (pEraseInit->Page + pEraseInit->NbPages); page_index++)
 800135e:	3701      	adds	r7, #1
 8001360:	e7e5      	b.n	800132e <HAL_FLASHEx_Erase+0xa2>
  __HAL_LOCK(&pFlash);
 8001362:	2502      	movs	r5, #2
 8001364:	e7cd      	b.n	8001302 <HAL_FLASHEx_Erase+0x76>
 8001366:	bf00      	nop
 8001368:	20000000 	.word	0x20000000
 800136c:	40022000 	.word	0x40022000
 8001370:	fffff805 	.word	0xfffff805

08001374 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001374:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001378:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800137a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800137c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001528 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001380:	4c67      	ldr	r4, [pc, #412]	; (8001520 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001382:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001384:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001386:	9a01      	ldr	r2, [sp, #4]
 8001388:	40da      	lsrs	r2, r3
 800138a:	d102      	bne.n	8001392 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800138c:	b005      	add	sp, #20
 800138e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001392:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001394:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001396:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001398:	ea12 0e06 	ands.w	lr, r2, r6
 800139c:	f000 80b1 	beq.w	8001502 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80013a0:	684a      	ldr	r2, [r1, #4]
 80013a2:	f022 0710 	bic.w	r7, r2, #16
 80013a6:	2f02      	cmp	r7, #2
 80013a8:	d116      	bne.n	80013d8 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 80013aa:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 80013ae:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013b2:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 80013b6:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013ba:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 80013be:	f04f 0c0f 	mov.w	ip, #15
 80013c2:	fa0c fc0a 	lsl.w	ip, ip, sl
 80013c6:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013ca:	690d      	ldr	r5, [r1, #16]
 80013cc:	fa05 f50a 	lsl.w	r5, r5, sl
 80013d0:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 80013d4:	f8c9 5020 	str.w	r5, [r9, #32]
 80013d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013dc:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80013de:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013e2:	fa05 f50c 	lsl.w	r5, r5, ip
 80013e6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013e8:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80013ec:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013f0:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013f4:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80013f6:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80013fa:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80013fc:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001400:	d811      	bhi.n	8001426 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001402:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001404:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001408:	68cf      	ldr	r7, [r1, #12]
 800140a:	fa07 f70c 	lsl.w	r7, r7, ip
 800140e:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001412:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001414:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001416:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800141a:	f3c2 1700 	ubfx	r7, r2, #4, #1
 800141e:	409f      	lsls	r7, r3
 8001420:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001424:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001426:	f1ba 0f03 	cmp.w	sl, #3
 800142a:	d107      	bne.n	800143c <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 800142c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 800142e:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001432:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001436:	409f      	lsls	r7, r3
 8001438:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 800143a:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 800143c:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800143e:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001440:	688e      	ldr	r6, [r1, #8]
 8001442:	fa06 f60c 	lsl.w	r6, r6, ip
 8001446:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001448:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800144a:	00d5      	lsls	r5, r2, #3
 800144c:	d559      	bpl.n	8001502 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001452:	f045 0501 	orr.w	r5, r5, #1
 8001456:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800145a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800145e:	f023 0603 	bic.w	r6, r3, #3
 8001462:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001466:	f005 0501 	and.w	r5, r5, #1
 800146a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800146e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001470:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001474:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001476:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001478:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800147c:	270f      	movs	r7, #15
 800147e:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001482:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001486:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800148a:	d03c      	beq.n	8001506 <HAL_GPIO_Init+0x192>
 800148c:	4d25      	ldr	r5, [pc, #148]	; (8001524 <HAL_GPIO_Init+0x1b0>)
 800148e:	42a8      	cmp	r0, r5
 8001490:	d03b      	beq.n	800150a <HAL_GPIO_Init+0x196>
 8001492:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001496:	42a8      	cmp	r0, r5
 8001498:	d039      	beq.n	800150e <HAL_GPIO_Init+0x19a>
 800149a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800149e:	42a8      	cmp	r0, r5
 80014a0:	d037      	beq.n	8001512 <HAL_GPIO_Init+0x19e>
 80014a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014a6:	42a8      	cmp	r0, r5
 80014a8:	d035      	beq.n	8001516 <HAL_GPIO_Init+0x1a2>
 80014aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014ae:	42a8      	cmp	r0, r5
 80014b0:	d033      	beq.n	800151a <HAL_GPIO_Init+0x1a6>
 80014b2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80014b6:	42a8      	cmp	r0, r5
 80014b8:	bf14      	ite	ne
 80014ba:	2507      	movne	r5, #7
 80014bc:	2506      	moveq	r5, #6
 80014be:	fa05 f50c 	lsl.w	r5, r5, ip
 80014c2:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014c4:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 80014c6:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 80014c8:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014cc:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 80014ce:	bf54      	ite	pl
 80014d0:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80014d2:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 80014d6:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 80014d8:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80014da:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 80014dc:	bf54      	ite	pl
 80014de:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80014e0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80014e4:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80014e6:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80014e8:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80014ea:	bf54      	ite	pl
 80014ec:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80014ee:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80014f2:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80014f4:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80014f6:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80014f8:	bf54      	ite	pl
 80014fa:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80014fc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001500:	60e5      	str	r5, [r4, #12]
    position++;
 8001502:	3301      	adds	r3, #1
 8001504:	e73f      	b.n	8001386 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001506:	2500      	movs	r5, #0
 8001508:	e7d9      	b.n	80014be <HAL_GPIO_Init+0x14a>
 800150a:	2501      	movs	r5, #1
 800150c:	e7d7      	b.n	80014be <HAL_GPIO_Init+0x14a>
 800150e:	2502      	movs	r5, #2
 8001510:	e7d5      	b.n	80014be <HAL_GPIO_Init+0x14a>
 8001512:	2503      	movs	r5, #3
 8001514:	e7d3      	b.n	80014be <HAL_GPIO_Init+0x14a>
 8001516:	2504      	movs	r5, #4
 8001518:	e7d1      	b.n	80014be <HAL_GPIO_Init+0x14a>
 800151a:	2505      	movs	r5, #5
 800151c:	e7cf      	b.n	80014be <HAL_GPIO_Init+0x14a>
 800151e:	bf00      	nop
 8001520:	40010400 	.word	0x40010400
 8001524:	48000400 	.word	0x48000400
 8001528:	40021000 	.word	0x40021000

0800152c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800152c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;

        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8001530:	4c47      	ldr	r4, [pc, #284]	; (8001650 <HAL_GPIO_DeInit+0x124>)
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001532:	f8df a124 	ldr.w	sl, [pc, #292]	; 8001658 <HAL_GPIO_DeInit+0x12c>
 8001536:	f8df b124 	ldr.w	fp, [pc, #292]	; 800165c <HAL_GPIO_DeInit+0x130>
  uint32_t position = 0x00u;
 800153a:	2300      	movs	r3, #0
    iocurrent = (GPIO_Pin) & (1uL << position);
 800153c:	f04f 0801 	mov.w	r8, #1
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001540:	f04f 0903 	mov.w	r9, #3
  while ((GPIO_Pin >> position) != 0x00u)
 8001544:	fa31 f203 	lsrs.w	r2, r1, r3
 8001548:	d102      	bne.n	8001550 <HAL_GPIO_DeInit+0x24>
      }
    }

    position++;
  }
}
 800154a:	b003      	add	sp, #12
 800154c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Pin) & (1uL << position);
 8001550:	fa08 f603 	lsl.w	r6, r8, r3
    if (iocurrent != 0x00u)
 8001554:	ea11 0206 	ands.w	r2, r1, r6
 8001558:	9201      	str	r2, [sp, #4]
 800155a:	d06a      	beq.n	8001632 <HAL_GPIO_DeInit+0x106>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800155c:	6807      	ldr	r7, [r0, #0]
 800155e:	005a      	lsls	r2, r3, #1
 8001560:	fa09 f202 	lsl.w	r2, r9, r2
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001564:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8001568:	4317      	orrs	r7, r2
 800156a:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
 800156e:	6007      	str	r7, [r0, #0]
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8001570:	f8dc 7020 	ldr.w	r7, [ip, #32]
 8001574:	f003 0e07 	and.w	lr, r3, #7
 8001578:	463d      	mov	r5, r7
 800157a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 800157e:	270f      	movs	r7, #15
 8001580:	fa07 fe0e 	lsl.w	lr, r7, lr
 8001584:	ea25 0e0e 	bic.w	lr, r5, lr
 8001588:	f8cc e020 	str.w	lr, [ip, #32]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800158c:	f8d0 e008 	ldr.w	lr, [r0, #8]
 8001590:	43d2      	mvns	r2, r2
 8001592:	ea0e 0e02 	and.w	lr, lr, r2
 8001596:	f8c0 e008 	str.w	lr, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 800159a:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800159e:	43f6      	mvns	r6, r6
 80015a0:	ea0e 0e06 	and.w	lr, lr, r6
 80015a4:	f8c0 e004 	str.w	lr, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80015a8:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 80015ac:	ea02 020e 	and.w	r2, r2, lr
 80015b0:	60c2      	str	r2, [r0, #12]
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 80015b2:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 80015b4:	4016      	ands	r6, r2
 80015b6:	62c6      	str	r6, [r0, #44]	; 0x2c
 80015b8:	f023 0603 	bic.w	r6, r3, #3
 80015bc:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 80015c0:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80015c4:	f003 0e03 	and.w	lr, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2u];
 80015c8:	68b2      	ldr	r2, [r6, #8]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80015ca:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 80015ce:	fa07 f70e 	lsl.w	r7, r7, lr
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80015d2:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80015d6:	ea02 0c07 	and.w	ip, r2, r7
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80015da:	d02c      	beq.n	8001636 <HAL_GPIO_DeInit+0x10a>
 80015dc:	4a1d      	ldr	r2, [pc, #116]	; (8001654 <HAL_GPIO_DeInit+0x128>)
 80015de:	4290      	cmp	r0, r2
 80015e0:	d02b      	beq.n	800163a <HAL_GPIO_DeInit+0x10e>
 80015e2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015e6:	4290      	cmp	r0, r2
 80015e8:	d029      	beq.n	800163e <HAL_GPIO_DeInit+0x112>
 80015ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015ee:	4290      	cmp	r0, r2
 80015f0:	d027      	beq.n	8001642 <HAL_GPIO_DeInit+0x116>
 80015f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80015f6:	4290      	cmp	r0, r2
 80015f8:	d025      	beq.n	8001646 <HAL_GPIO_DeInit+0x11a>
 80015fa:	4550      	cmp	r0, sl
 80015fc:	d025      	beq.n	800164a <HAL_GPIO_DeInit+0x11e>
 80015fe:	4558      	cmp	r0, fp
 8001600:	bf0c      	ite	eq
 8001602:	2206      	moveq	r2, #6
 8001604:	2207      	movne	r2, #7
 8001606:	fa02 f20e 	lsl.w	r2, r2, lr
 800160a:	4594      	cmp	ip, r2
 800160c:	d111      	bne.n	8001632 <HAL_GPIO_DeInit+0x106>
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 800160e:	68b2      	ldr	r2, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001610:	9d01      	ldr	r5, [sp, #4]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8001612:	ea22 0707 	bic.w	r7, r2, r7
 8001616:	60b7      	str	r7, [r6, #8]
        EXTI->IMR1 &= ~(iocurrent);
 8001618:	6822      	ldr	r2, [r4, #0]
 800161a:	43ed      	mvns	r5, r5
 800161c:	402a      	ands	r2, r5
 800161e:	6022      	str	r2, [r4, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8001620:	6862      	ldr	r2, [r4, #4]
 8001622:	402a      	ands	r2, r5
 8001624:	6062      	str	r2, [r4, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 8001626:	68a2      	ldr	r2, [r4, #8]
 8001628:	402a      	ands	r2, r5
 800162a:	60a2      	str	r2, [r4, #8]
        EXTI->FTSR1 &= ~(iocurrent);
 800162c:	68e2      	ldr	r2, [r4, #12]
 800162e:	4015      	ands	r5, r2
 8001630:	60e5      	str	r5, [r4, #12]
    position++;
 8001632:	3301      	adds	r3, #1
 8001634:	e786      	b.n	8001544 <HAL_GPIO_DeInit+0x18>
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8001636:	2200      	movs	r2, #0
 8001638:	e7e5      	b.n	8001606 <HAL_GPIO_DeInit+0xda>
 800163a:	2201      	movs	r2, #1
 800163c:	e7e3      	b.n	8001606 <HAL_GPIO_DeInit+0xda>
 800163e:	2202      	movs	r2, #2
 8001640:	e7e1      	b.n	8001606 <HAL_GPIO_DeInit+0xda>
 8001642:	2203      	movs	r2, #3
 8001644:	e7df      	b.n	8001606 <HAL_GPIO_DeInit+0xda>
 8001646:	2204      	movs	r2, #4
 8001648:	e7dd      	b.n	8001606 <HAL_GPIO_DeInit+0xda>
 800164a:	2205      	movs	r2, #5
 800164c:	e7db      	b.n	8001606 <HAL_GPIO_DeInit+0xda>
 800164e:	bf00      	nop
 8001650:	40010400 	.word	0x40010400
 8001654:	48000400 	.word	0x48000400
 8001658:	48001400 	.word	0x48001400
 800165c:	48001800 	.word	0x48001800

08001660 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001660:	b10a      	cbz	r2, 8001666 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001662:	6181      	str	r1, [r0, #24]
 8001664:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001666:	6281      	str	r1, [r0, #40]	; 0x28
 8001668:	4770      	bx	lr

0800166a <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800166a:	6803      	ldr	r3, [r0, #0]
 800166c:	699a      	ldr	r2, [r3, #24]
 800166e:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8001670:	bf44      	itt	mi
 8001672:	2200      	movmi	r2, #0
 8001674:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001676:	699a      	ldr	r2, [r3, #24]
 8001678:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800167a:	bf5e      	ittt	pl
 800167c:	699a      	ldrpl	r2, [r3, #24]
 800167e:	f042 0201 	orrpl.w	r2, r2, #1
 8001682:	619a      	strpl	r2, [r3, #24]
 8001684:	4770      	bx	lr

08001686 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8001686:	b530      	push	{r4, r5, lr}
 8001688:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800168a:	6805      	ldr	r5, [r0, #0]
 800168c:	4323      	orrs	r3, r4
 800168e:	0d64      	lsrs	r4, r4, #21
 8001690:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8001694:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 8001698:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 800169c:	6868      	ldr	r0, [r5, #4]
 800169e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 80016a2:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 80016a6:	4319      	orrs	r1, r3
 80016a8:	f044 0403 	orr.w	r4, r4, #3
 80016ac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80016b0:	ea20 0404 	bic.w	r4, r0, r4
 80016b4:	4321      	orrs	r1, r4
 80016b6:	6069      	str	r1, [r5, #4]
 80016b8:	bd30      	pop	{r4, r5, pc}

080016ba <I2C_WaitOnFlagUntilTimeout>:
{
 80016ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016be:	9f06      	ldr	r7, [sp, #24]
 80016c0:	4604      	mov	r4, r0
 80016c2:	4688      	mov	r8, r1
 80016c4:	4616      	mov	r6, r2
 80016c6:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80016c8:	6822      	ldr	r2, [r4, #0]
 80016ca:	6993      	ldr	r3, [r2, #24]
 80016cc:	ea38 0303 	bics.w	r3, r8, r3
 80016d0:	bf0c      	ite	eq
 80016d2:	2301      	moveq	r3, #1
 80016d4:	2300      	movne	r3, #0
 80016d6:	42b3      	cmp	r3, r6
 80016d8:	d002      	beq.n	80016e0 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80016da:	2000      	movs	r0, #0
}
 80016dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 80016e0:	1c6b      	adds	r3, r5, #1
 80016e2:	d0f2      	beq.n	80016ca <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80016e4:	f7fe ff8a 	bl	80005fc <HAL_GetTick>
 80016e8:	1bc0      	subs	r0, r0, r7
 80016ea:	4285      	cmp	r5, r0
 80016ec:	d301      	bcc.n	80016f2 <I2C_WaitOnFlagUntilTimeout+0x38>
 80016ee:	2d00      	cmp	r5, #0
 80016f0:	d1ea      	bne.n	80016c8 <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80016f2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80016f4:	f043 0320 	orr.w	r3, r3, #32
 80016f8:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80016fa:	2320      	movs	r3, #32
 80016fc:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001700:	2300      	movs	r3, #0
 8001702:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8001706:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800170a:	2001      	movs	r0, #1
 800170c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001710 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001710:	6803      	ldr	r3, [r0, #0]
{
 8001712:	b570      	push	{r4, r5, r6, lr}
 8001714:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001716:	6998      	ldr	r0, [r3, #24]
 8001718:	f010 0010 	ands.w	r0, r0, #16
{
 800171c:	460d      	mov	r5, r1
 800171e:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001720:	d116      	bne.n	8001750 <I2C_IsAcknowledgeFailed+0x40>
 8001722:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 8001724:	1c69      	adds	r1, r5, #1
 8001726:	d014      	beq.n	8001752 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001728:	f7fe ff68 	bl	80005fc <HAL_GetTick>
 800172c:	1b80      	subs	r0, r0, r6
 800172e:	4285      	cmp	r5, r0
 8001730:	d300      	bcc.n	8001734 <I2C_IsAcknowledgeFailed+0x24>
 8001732:	b96d      	cbnz	r5, 8001750 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001734:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001736:	f043 0320 	orr.w	r3, r3, #32
 800173a:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800173c:	2320      	movs	r3, #32
 800173e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001742:	2300      	movs	r3, #0
 8001744:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 8001748:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 800174c:	2001      	movs	r0, #1
}
 800174e:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	6999      	ldr	r1, [r3, #24]
 8001754:	068a      	lsls	r2, r1, #26
 8001756:	d5e5      	bpl.n	8001724 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001758:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800175a:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800175c:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 800175e:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001760:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 8001762:	f7ff ff82 	bl	800166a <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001766:	6822      	ldr	r2, [r4, #0]
 8001768:	6853      	ldr	r3, [r2, #4]
 800176a:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 800176e:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8001772:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8001776:	f023 0301 	bic.w	r3, r3, #1
 800177a:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800177c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800177e:	f043 0304 	orr.w	r3, r3, #4
 8001782:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001784:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 8001788:	e7db      	b.n	8001742 <I2C_IsAcknowledgeFailed+0x32>

0800178a <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800178a:	b570      	push	{r4, r5, r6, lr}
 800178c:	4604      	mov	r4, r0
 800178e:	460d      	mov	r5, r1
 8001790:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001792:	6823      	ldr	r3, [r4, #0]
 8001794:	699b      	ldr	r3, [r3, #24]
 8001796:	079b      	lsls	r3, r3, #30
 8001798:	d501      	bpl.n	800179e <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 800179a:	2000      	movs	r0, #0
 800179c:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800179e:	4632      	mov	r2, r6
 80017a0:	4629      	mov	r1, r5
 80017a2:	4620      	mov	r0, r4
 80017a4:	f7ff ffb4 	bl	8001710 <I2C_IsAcknowledgeFailed>
 80017a8:	b9a0      	cbnz	r0, 80017d4 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 80017aa:	1c6a      	adds	r2, r5, #1
 80017ac:	d0f1      	beq.n	8001792 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80017ae:	f7fe ff25 	bl	80005fc <HAL_GetTick>
 80017b2:	1b80      	subs	r0, r0, r6
 80017b4:	4285      	cmp	r5, r0
 80017b6:	d301      	bcc.n	80017bc <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 80017b8:	2d00      	cmp	r5, #0
 80017ba:	d1ea      	bne.n	8001792 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80017bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80017be:	f043 0320 	orr.w	r3, r3, #32
 80017c2:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80017c4:	2320      	movs	r3, #32
 80017c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80017ca:	2300      	movs	r3, #0
 80017cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80017d0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80017d4:	2001      	movs	r0, #1
}
 80017d6:	bd70      	pop	{r4, r5, r6, pc}

080017d8 <I2C_RequestMemoryWrite>:
{
 80017d8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80017da:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80017dc:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80017de:	4b16      	ldr	r3, [pc, #88]	; (8001838 <I2C_RequestMemoryWrite+0x60>)
 80017e0:	9300      	str	r3, [sp, #0]
{
 80017e2:	4605      	mov	r5, r0
 80017e4:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80017e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80017ea:	b2fa      	uxtb	r2, r7
 80017ec:	f7ff ff4b 	bl	8001686 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80017f0:	4632      	mov	r2, r6
 80017f2:	9908      	ldr	r1, [sp, #32]
 80017f4:	4628      	mov	r0, r5
 80017f6:	f7ff ffc8 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 80017fa:	b110      	cbz	r0, 8001802 <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 80017fc:	2001      	movs	r0, #1
}
 80017fe:	b003      	add	sp, #12
 8001800:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001802:	2f01      	cmp	r7, #1
 8001804:	682b      	ldr	r3, [r5, #0]
 8001806:	d10c      	bne.n	8001822 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001808:	b2e4      	uxtb	r4, r4
 800180a:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800180c:	9b08      	ldr	r3, [sp, #32]
 800180e:	9600      	str	r6, [sp, #0]
 8001810:	2200      	movs	r2, #0
 8001812:	2180      	movs	r1, #128	; 0x80
 8001814:	4628      	mov	r0, r5
 8001816:	f7ff ff50 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 800181a:	3000      	adds	r0, #0
 800181c:	bf18      	it	ne
 800181e:	2001      	movne	r0, #1
 8001820:	e7ed      	b.n	80017fe <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001822:	0a22      	lsrs	r2, r4, #8
 8001824:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001826:	9908      	ldr	r1, [sp, #32]
 8001828:	4632      	mov	r2, r6
 800182a:	4628      	mov	r0, r5
 800182c:	f7ff ffad 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 8001830:	2800      	cmp	r0, #0
 8001832:	d1e3      	bne.n	80017fc <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001834:	682b      	ldr	r3, [r5, #0]
 8001836:	e7e7      	b.n	8001808 <I2C_RequestMemoryWrite+0x30>
 8001838:	80002000 	.word	0x80002000

0800183c <I2C_RequestMemoryRead>:
{
 800183c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800183e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001840:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8001842:	4b16      	ldr	r3, [pc, #88]	; (800189c <I2C_RequestMemoryRead+0x60>)
 8001844:	9300      	str	r3, [sp, #0]
{
 8001846:	4605      	mov	r5, r0
 8001848:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800184a:	2300      	movs	r3, #0
 800184c:	b2fa      	uxtb	r2, r7
 800184e:	f7ff ff1a 	bl	8001686 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001852:	4632      	mov	r2, r6
 8001854:	9908      	ldr	r1, [sp, #32]
 8001856:	4628      	mov	r0, r5
 8001858:	f7ff ff97 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 800185c:	b110      	cbz	r0, 8001864 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 800185e:	2001      	movs	r0, #1
}
 8001860:	b003      	add	sp, #12
 8001862:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001864:	2f01      	cmp	r7, #1
 8001866:	682b      	ldr	r3, [r5, #0]
 8001868:	d10c      	bne.n	8001884 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800186a:	b2e4      	uxtb	r4, r4
 800186c:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800186e:	9b08      	ldr	r3, [sp, #32]
 8001870:	9600      	str	r6, [sp, #0]
 8001872:	2200      	movs	r2, #0
 8001874:	2140      	movs	r1, #64	; 0x40
 8001876:	4628      	mov	r0, r5
 8001878:	f7ff ff1f 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 800187c:	3000      	adds	r0, #0
 800187e:	bf18      	it	ne
 8001880:	2001      	movne	r0, #1
 8001882:	e7ed      	b.n	8001860 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001884:	0a22      	lsrs	r2, r4, #8
 8001886:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001888:	9908      	ldr	r1, [sp, #32]
 800188a:	4632      	mov	r2, r6
 800188c:	4628      	mov	r0, r5
 800188e:	f7ff ff7c 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 8001892:	2800      	cmp	r0, #0
 8001894:	d1e3      	bne.n	800185e <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001896:	682b      	ldr	r3, [r5, #0]
 8001898:	e7e7      	b.n	800186a <I2C_RequestMemoryRead+0x2e>
 800189a:	bf00      	nop
 800189c:	80002000 	.word	0x80002000

080018a0 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 80018a0:	b570      	push	{r4, r5, r6, lr}
 80018a2:	4604      	mov	r4, r0
 80018a4:	460d      	mov	r5, r1
 80018a6:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80018a8:	6823      	ldr	r3, [r4, #0]
 80018aa:	699b      	ldr	r3, [r3, #24]
 80018ac:	069b      	lsls	r3, r3, #26
 80018ae:	d501      	bpl.n	80018b4 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 80018b0:	2000      	movs	r0, #0
 80018b2:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80018b4:	4632      	mov	r2, r6
 80018b6:	4629      	mov	r1, r5
 80018b8:	4620      	mov	r0, r4
 80018ba:	f7ff ff29 	bl	8001710 <I2C_IsAcknowledgeFailed>
 80018be:	b990      	cbnz	r0, 80018e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80018c0:	f7fe fe9c 	bl	80005fc <HAL_GetTick>
 80018c4:	1b80      	subs	r0, r0, r6
 80018c6:	4285      	cmp	r5, r0
 80018c8:	d301      	bcc.n	80018ce <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 80018ca:	2d00      	cmp	r5, #0
 80018cc:	d1ec      	bne.n	80018a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018ce:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80018d0:	f043 0320 	orr.w	r3, r3, #32
 80018d4:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80018d6:	2320      	movs	r3, #32
 80018d8:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80018dc:	2300      	movs	r3, #0
 80018de:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80018e2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80018e6:	2001      	movs	r0, #1
}
 80018e8:	bd70      	pop	{r4, r5, r6, pc}

080018ea <HAL_I2C_Init>:
{
 80018ea:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 80018ec:	4604      	mov	r4, r0
 80018ee:	2800      	cmp	r0, #0
 80018f0:	d04a      	beq.n	8001988 <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018f2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80018f6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80018fa:	b91b      	cbnz	r3, 8001904 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80018fc:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001900:	f003 f818 	bl	8004934 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001904:	2324      	movs	r3, #36	; 0x24
 8001906:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 800190a:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800190c:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	f022 0201 	bic.w	r2, r2, #1
 8001914:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001916:	6862      	ldr	r2, [r4, #4]
 8001918:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800191c:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800191e:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001920:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001922:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001926:	609a      	str	r2, [r3, #8]
 8001928:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800192a:	d124      	bne.n	8001976 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800192c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001930:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001932:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001934:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001936:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 800193a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800193e:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001940:	68da      	ldr	r2, [r3, #12]
 8001942:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001946:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001948:	6922      	ldr	r2, [r4, #16]
 800194a:	430a      	orrs	r2, r1
 800194c:	69a1      	ldr	r1, [r4, #24]
 800194e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001952:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001954:	6a21      	ldr	r1, [r4, #32]
 8001956:	69e2      	ldr	r2, [r4, #28]
 8001958:	430a      	orrs	r2, r1
 800195a:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	f042 0201 	orr.w	r2, r2, #1
 8001962:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001964:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001966:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001968:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800196a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800196e:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001970:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8001974:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001976:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800197a:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800197c:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800197e:	bf04      	itt	eq
 8001980:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001984:	605a      	streq	r2, [r3, #4]
 8001986:	e7d4      	b.n	8001932 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001988:	2001      	movs	r0, #1
}
 800198a:	bd10      	pop	{r4, pc}

0800198c <HAL_I2C_Mem_Write>:
{
 800198c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001990:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001992:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001996:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001998:	2b20      	cmp	r3, #32
{
 800199a:	4604      	mov	r4, r0
 800199c:	460f      	mov	r7, r1
 800199e:	9203      	str	r2, [sp, #12]
 80019a0:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 80019a4:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 80019a8:	f040 80a5 	bne.w	8001af6 <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 80019ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80019ae:	b113      	cbz	r3, 80019b6 <HAL_I2C_Mem_Write+0x2a>
 80019b0:	f1ba 0f00 	cmp.w	sl, #0
 80019b4:	d106      	bne.n	80019c4 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80019b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019ba:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 80019bc:	2001      	movs	r0, #1
}
 80019be:	b005      	add	sp, #20
 80019c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 80019c4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80019c8:	2b01      	cmp	r3, #1
 80019ca:	f000 8094 	beq.w	8001af6 <HAL_I2C_Mem_Write+0x16a>
 80019ce:	2501      	movs	r5, #1
 80019d0:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 80019d4:	f7fe fe12 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019d8:	2319      	movs	r3, #25
 80019da:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 80019dc:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80019de:	462a      	mov	r2, r5
 80019e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019e4:	4620      	mov	r0, r4
 80019e6:	f7ff fe68 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
 80019ea:	4681      	mov	r9, r0
 80019ec:	2800      	cmp	r0, #0
 80019ee:	d1e5      	bne.n	80019bc <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80019f0:	2321      	movs	r3, #33	; 0x21
 80019f2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80019f6:	2340      	movs	r3, #64	; 0x40
 80019f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 80019fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80019fe:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001a00:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001a02:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001a04:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001a08:	9601      	str	r6, [sp, #4]
 8001a0a:	f8cd 8000 	str.w	r8, [sp]
 8001a0e:	465b      	mov	r3, fp
 8001a10:	9a03      	ldr	r2, [sp, #12]
 8001a12:	4639      	mov	r1, r7
 8001a14:	4620      	mov	r0, r4
 8001a16:	f7ff fedf 	bl	80017d8 <I2C_RequestMemoryWrite>
 8001a1a:	b110      	cbz	r0, 8001a22 <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8001a1c:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001a20:	e7cc      	b.n	80019bc <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a22:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	2bff      	cmp	r3, #255	; 0xff
 8001a28:	d955      	bls.n	8001ad6 <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a2a:	22ff      	movs	r2, #255	; 0xff
 8001a2c:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a2e:	9000      	str	r0, [sp, #0]
 8001a30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a34:	4639      	mov	r1, r7
 8001a36:	4620      	mov	r0, r4
 8001a38:	f7ff fe25 	bl	8001686 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001a3c:	4632      	mov	r2, r6
 8001a3e:	4641      	mov	r1, r8
 8001a40:	4620      	mov	r0, r4
 8001a42:	f7ff fea2 	bl	800178a <I2C_WaitOnTXISFlagUntilTimeout>
 8001a46:	2800      	cmp	r0, #0
 8001a48:	d1b8      	bne.n	80019bc <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001a4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a4c:	6822      	ldr	r2, [r4, #0]
 8001a4e:	f813 1b01 	ldrb.w	r1, [r3], #1
 8001a52:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001a54:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001a56:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001a58:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001a5a:	3b01      	subs	r3, #1
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a60:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001a62:	3a01      	subs	r2, #1
 8001a64:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a66:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001a68:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001a6a:	b1ab      	cbz	r3, 8001a98 <HAL_I2C_Mem_Write+0x10c>
 8001a6c:	b9a2      	cbnz	r2, 8001a98 <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001a6e:	9600      	str	r6, [sp, #0]
 8001a70:	4643      	mov	r3, r8
 8001a72:	2180      	movs	r1, #128	; 0x80
 8001a74:	4620      	mov	r0, r4
 8001a76:	f7ff fe20 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
 8001a7a:	2800      	cmp	r0, #0
 8001a7c:	d19e      	bne.n	80019bc <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001a7e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	2bff      	cmp	r3, #255	; 0xff
 8001a84:	d92f      	bls.n	8001ae6 <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001a86:	22ff      	movs	r2, #255	; 0xff
 8001a88:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001a8a:	9000      	str	r0, [sp, #0]
 8001a8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001a90:	4639      	mov	r1, r7
 8001a92:	4620      	mov	r0, r4
 8001a94:	f7ff fdf7 	bl	8001686 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001a98:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001a9a:	b29b      	uxth	r3, r3
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d1cd      	bne.n	8001a3c <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001aa0:	4632      	mov	r2, r6
 8001aa2:	4641      	mov	r1, r8
 8001aa4:	4620      	mov	r0, r4
 8001aa6:	f7ff fefb 	bl	80018a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001aaa:	2800      	cmp	r0, #0
 8001aac:	d186      	bne.n	80019bc <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001aae:	6823      	ldr	r3, [r4, #0]
 8001ab0:	2120      	movs	r1, #32
 8001ab2:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001ab4:	685a      	ldr	r2, [r3, #4]
 8001ab6:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001aba:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001abe:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001ac2:	f022 0201 	bic.w	r2, r2, #1
 8001ac6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ac8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001acc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ad0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001ad4:	e773      	b.n	80019be <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001ad6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ad8:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001ada:	b292      	uxth	r2, r2
 8001adc:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ade:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001ae2:	b2d2      	uxtb	r2, r2
 8001ae4:	e7a6      	b.n	8001a34 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8001ae6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ae8:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001aea:	b292      	uxth	r2, r2
 8001aec:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001af2:	b2d2      	uxtb	r2, r2
 8001af4:	e7cc      	b.n	8001a90 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8001af6:	2002      	movs	r0, #2
 8001af8:	e761      	b.n	80019be <HAL_I2C_Mem_Write+0x32>
	...

08001afc <HAL_I2C_Mem_Read>:
{
 8001afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b00:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b02:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8001b06:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b08:	2b20      	cmp	r3, #32
{
 8001b0a:	4604      	mov	r4, r0
 8001b0c:	460f      	mov	r7, r1
 8001b0e:	9203      	str	r2, [sp, #12]
 8001b10:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8001b14:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b18:	f040 80a9 	bne.w	8001c6e <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8001b1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8001b1e:	b113      	cbz	r3, 8001b26 <HAL_I2C_Mem_Read+0x2a>
 8001b20:	f1ba 0f00 	cmp.w	sl, #0
 8001b24:	d106      	bne.n	8001b34 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001b26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b2a:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8001b2c:	2001      	movs	r0, #1
}
 8001b2e:	b005      	add	sp, #20
 8001b30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8001b34:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001b38:	2b01      	cmp	r3, #1
 8001b3a:	f000 8098 	beq.w	8001c6e <HAL_I2C_Mem_Read+0x172>
 8001b3e:	2501      	movs	r5, #1
 8001b40:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8001b44:	f7fe fd5a 	bl	80005fc <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b48:	2319      	movs	r3, #25
 8001b4a:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8001b4c:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001b4e:	462a      	mov	r2, r5
 8001b50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b54:	4620      	mov	r0, r4
 8001b56:	f7ff fdb0 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
 8001b5a:	4681      	mov	r9, r0
 8001b5c:	2800      	cmp	r0, #0
 8001b5e:	d1e5      	bne.n	8001b2c <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001b60:	2322      	movs	r3, #34	; 0x22
 8001b62:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001b66:	2340      	movs	r3, #64	; 0x40
 8001b68:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8001b6c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b6e:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8001b70:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8001b72:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8001b74:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001b78:	9601      	str	r6, [sp, #4]
 8001b7a:	f8cd 8000 	str.w	r8, [sp]
 8001b7e:	465b      	mov	r3, fp
 8001b80:	9a03      	ldr	r2, [sp, #12]
 8001b82:	4639      	mov	r1, r7
 8001b84:	4620      	mov	r0, r4
 8001b86:	f7ff fe59 	bl	800183c <I2C_RequestMemoryRead>
 8001b8a:	b110      	cbz	r0, 8001b92 <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8001b8c:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8001b90:	e7cc      	b.n	8001b2c <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b92:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001b94:	b29b      	uxth	r3, r3
 8001b96:	2bff      	cmp	r3, #255	; 0xff
 8001b98:	4b36      	ldr	r3, [pc, #216]	; (8001c74 <HAL_I2C_Mem_Read+0x178>)
 8001b9a:	d958      	bls.n	8001c4e <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b9c:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001b9e:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001ba0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8001ba2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001ba6:	4639      	mov	r1, r7
 8001ba8:	4620      	mov	r0, r4
 8001baa:	f7ff fd6c 	bl	8001686 <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8001bae:	9600      	str	r6, [sp, #0]
 8001bb0:	4643      	mov	r3, r8
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2104      	movs	r1, #4
 8001bb6:	4620      	mov	r0, r4
 8001bb8:	f7ff fd7f 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
 8001bbc:	2800      	cmp	r0, #0
 8001bbe:	d1b5      	bne.n	8001b2c <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001bc0:	6822      	ldr	r2, [r4, #0]
 8001bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001bc4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001bc6:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8001bc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8001bca:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8001bcc:	3301      	adds	r3, #1
 8001bce:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8001bd0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	b29b      	uxth	r3, r3
 8001bd6:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bd8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001bda:	3a01      	subs	r2, #1
 8001bdc:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bde:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8001be0:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001be2:	b1ab      	cbz	r3, 8001c10 <HAL_I2C_Mem_Read+0x114>
 8001be4:	b9a2      	cbnz	r2, 8001c10 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001be6:	9600      	str	r6, [sp, #0]
 8001be8:	4643      	mov	r3, r8
 8001bea:	2180      	movs	r1, #128	; 0x80
 8001bec:	4620      	mov	r0, r4
 8001bee:	f7ff fd64 	bl	80016ba <I2C_WaitOnFlagUntilTimeout>
 8001bf2:	2800      	cmp	r0, #0
 8001bf4:	d19a      	bne.n	8001b2c <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001bf6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001bf8:	b29b      	uxth	r3, r3
 8001bfa:	2bff      	cmp	r3, #255	; 0xff
 8001bfc:	d92f      	bls.n	8001c5e <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001bfe:	22ff      	movs	r2, #255	; 0xff
 8001c00:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001c02:	9000      	str	r0, [sp, #0]
 8001c04:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c08:	4639      	mov	r1, r7
 8001c0a:	4620      	mov	r0, r4
 8001c0c:	f7ff fd3b 	bl	8001686 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8001c10:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001c12:	b29b      	uxth	r3, r3
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d1ca      	bne.n	8001bae <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c18:	4632      	mov	r2, r6
 8001c1a:	4641      	mov	r1, r8
 8001c1c:	4620      	mov	r0, r4
 8001c1e:	f7ff fe3f 	bl	80018a0 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c22:	2800      	cmp	r0, #0
 8001c24:	d182      	bne.n	8001b2c <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c26:	6823      	ldr	r3, [r4, #0]
 8001c28:	2120      	movs	r1, #32
 8001c2a:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8001c32:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8001c36:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8001c3a:	f022 0201 	bic.w	r2, r2, #1
 8001c3e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c40:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001c44:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001c48:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001c4c:	e76f      	b.n	8001b2e <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8001c4e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001c50:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8001c52:	b292      	uxth	r2, r2
 8001c54:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8001c56:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c5a:	b2d2      	uxtb	r2, r2
 8001c5c:	e7a3      	b.n	8001ba6 <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8001c5e:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c60:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8001c62:	b292      	uxth	r2, r2
 8001c64:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001c66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c6a:	b2d2      	uxtb	r2, r2
 8001c6c:	e7cc      	b.n	8001c08 <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 8001c6e:	2002      	movs	r0, #2
 8001c70:	e75d      	b.n	8001b2e <HAL_I2C_Mem_Read+0x32>
 8001c72:	bf00      	nop
 8001c74:	80002400 	.word	0x80002400

08001c78 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c78:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001c7c:	b2d2      	uxtb	r2, r2
 8001c7e:	2a20      	cmp	r2, #32
{
 8001c80:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001c82:	d11d      	bne.n	8001cc0 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001c84:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d019      	beq.n	8001cc0 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001c8c:	2324      	movs	r3, #36	; 0x24
 8001c8e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001c92:	6803      	ldr	r3, [r0, #0]
 8001c94:	681c      	ldr	r4, [r3, #0]
 8001c96:	f024 0401 	bic.w	r4, r4, #1
 8001c9a:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001c9c:	681c      	ldr	r4, [r3, #0]
 8001c9e:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001ca2:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001ca4:	681c      	ldr	r4, [r3, #0]
 8001ca6:	4321      	orrs	r1, r4
 8001ca8:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001caa:	6819      	ldr	r1, [r3, #0]
 8001cac:	f041 0101 	orr.w	r1, r1, #1
 8001cb0:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001cb4:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001cb8:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001cc0:	2002      	movs	r0, #2
  }
}
 8001cc2:	bd10      	pop	{r4, pc}

08001cc4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001cc4:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cc6:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001cca:	b2e4      	uxtb	r4, r4
 8001ccc:	2c20      	cmp	r4, #32
 8001cce:	d11c      	bne.n	8001d0a <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001cd0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d018      	beq.n	8001d0a <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001cd8:	2324      	movs	r3, #36	; 0x24
 8001cda:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001cde:	6803      	ldr	r3, [r0, #0]
 8001ce0:	681a      	ldr	r2, [r3, #0]
 8001ce2:	f022 0201 	bic.w	r2, r2, #1
 8001ce6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001ce8:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001cea:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001cee:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001cf2:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001cf4:	681a      	ldr	r2, [r3, #0]
 8001cf6:	f042 0201 	orr.w	r2, r2, #1
 8001cfa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cfc:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001cfe:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001d02:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001d06:	4618      	mov	r0, r3
 8001d08:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001d0a:	2002      	movs	r0, #2
  }
}
 8001d0c:	bd10      	pop	{r4, pc}
	...

08001d10 <HAL_PWR_EnableBkUpAccess>:
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d10:	4a02      	ldr	r2, [pc, #8]	; (8001d1c <HAL_PWR_EnableBkUpAccess+0xc>)
 8001d12:	6813      	ldr	r3, [r2, #0]
 8001d14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d18:	6013      	str	r3, [r2, #0]
 8001d1a:	4770      	bx	lr
 8001d1c:	40007000 	.word	0x40007000

08001d20 <HAL_PWR_EnterSTANDBYMode>:
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
  /* Set Stand-by mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STANDBY);
 8001d20:	4a06      	ldr	r2, [pc, #24]	; (8001d3c <HAL_PWR_EnterSTANDBYMode+0x1c>)
 8001d22:	6813      	ldr	r3, [r2, #0]
 8001d24:	f023 0307 	bic.w	r3, r3, #7
 8001d28:	f043 0303 	orr.w	r3, r3, #3
 8001d2c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001d2e:	4a04      	ldr	r2, [pc, #16]	; (8001d40 <HAL_PWR_EnterSTANDBYMode+0x20>)
 8001d30:	6913      	ldr	r3, [r2, #16]
 8001d32:	f043 0304 	orr.w	r3, r3, #4
 8001d36:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 8001d38:	bf30      	wfi
 8001d3a:	4770      	bx	lr
 8001d3c:	40007000 	.word	0x40007000
 8001d40:	e000ed00 	.word	0xe000ed00

08001d44 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001d44:	4b02      	ldr	r3, [pc, #8]	; (8001d50 <HAL_PWREx_GetVoltageRange+0xc>)
 8001d46:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001d48:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001d4c:	4770      	bx	lr
 8001d4e:	bf00      	nop
 8001d50:	40007000 	.word	0x40007000

08001d54 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001d54:	4b17      	ldr	r3, [pc, #92]	; (8001db4 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d56:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d58:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d5c:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d60:	d11c      	bne.n	8001d9c <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001d62:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001d66:	d015      	beq.n	8001d94 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d68:	681a      	ldr	r2, [r3, #0]
 8001d6a:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001d6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001d72:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001d74:	4a10      	ldr	r2, [pc, #64]	; (8001db8 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001d76:	6811      	ldr	r1, [r2, #0]
 8001d78:	2232      	movs	r2, #50	; 0x32
 8001d7a:	434a      	muls	r2, r1
 8001d7c:	490f      	ldr	r1, [pc, #60]	; (8001dbc <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001d7e:	fbb2 f2f1 	udiv	r2, r2, r1
 8001d82:	4619      	mov	r1, r3
 8001d84:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001d86:	6958      	ldr	r0, [r3, #20]
 8001d88:	0540      	lsls	r0, r0, #21
 8001d8a:	d500      	bpl.n	8001d8e <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001d8c:	b922      	cbnz	r2, 8001d98 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001d8e:	694b      	ldr	r3, [r1, #20]
 8001d90:	055b      	lsls	r3, r3, #21
 8001d92:	d40d      	bmi.n	8001db0 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001d94:	2000      	movs	r0, #0
 8001d96:	4770      	bx	lr
        wait_loop_index--;
 8001d98:	3a01      	subs	r2, #1
 8001d9a:	e7f4      	b.n	8001d86 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001d9c:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001da0:	bf1f      	itttt	ne
 8001da2:	681a      	ldrne	r2, [r3, #0]
 8001da4:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001da8:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001dac:	601a      	strne	r2, [r3, #0]
 8001dae:	e7f1      	b.n	8001d94 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001db0:	2003      	movs	r0, #3
}
 8001db2:	4770      	bx	lr
 8001db4:	40007000 	.word	0x40007000
 8001db8:	20000050 	.word	0x20000050
 8001dbc:	000f4240 	.word	0x000f4240

08001dc0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001dc0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001dc2:	4d1e      	ldr	r5, [pc, #120]	; (8001e3c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001dc4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001dc6:	00da      	lsls	r2, r3, #3
{
 8001dc8:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001dca:	d518      	bpl.n	8001dfe <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001dcc:	f7ff ffba 	bl	8001d44 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001dd0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001dd4:	d123      	bne.n	8001e1e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001dd6:	2c80      	cmp	r4, #128	; 0x80
 8001dd8:	d929      	bls.n	8001e2e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001dda:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ddc:	bf8c      	ite	hi
 8001dde:	2002      	movhi	r0, #2
 8001de0:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001de2:	4a17      	ldr	r2, [pc, #92]	; (8001e40 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001de4:	6813      	ldr	r3, [r2, #0]
 8001de6:	f023 0307 	bic.w	r3, r3, #7
 8001dea:	4303      	orrs	r3, r0
 8001dec:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001dee:	6813      	ldr	r3, [r2, #0]
 8001df0:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001df4:	1a18      	subs	r0, r3, r0
 8001df6:	bf18      	it	ne
 8001df8:	2001      	movne	r0, #1
 8001dfa:	b003      	add	sp, #12
 8001dfc:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001dfe:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e00:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e04:	65ab      	str	r3, [r5, #88]	; 0x58
 8001e06:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e08:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0c:	9301      	str	r3, [sp, #4]
 8001e0e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001e10:	f7ff ff98 	bl	8001d44 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001e14:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001e16:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e1a:	65ab      	str	r3, [r5, #88]	; 0x58
 8001e1c:	e7d8      	b.n	8001dd0 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001e1e:	2c80      	cmp	r4, #128	; 0x80
 8001e20:	d807      	bhi.n	8001e32 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001e22:	d008      	beq.n	8001e36 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001e24:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001e28:	4258      	negs	r0, r3
 8001e2a:	4158      	adcs	r0, r3
 8001e2c:	e7d9      	b.n	8001de2 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e2e:	2000      	movs	r0, #0
 8001e30:	e7d7      	b.n	8001de2 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001e32:	2003      	movs	r0, #3
 8001e34:	e7d5      	b.n	8001de2 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001e36:	2002      	movs	r0, #2
 8001e38:	e7d3      	b.n	8001de2 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000
 8001e40:	40022000 	.word	0x40022000

08001e44 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e44:	4b25      	ldr	r3, [pc, #148]	; (8001edc <HAL_RCC_GetSysClockFreq+0x98>)
 8001e46:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e48:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001e4a:	f012 020c 	ands.w	r2, r2, #12
 8001e4e:	d005      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0x18>
 8001e50:	2a0c      	cmp	r2, #12
 8001e52:	d115      	bne.n	8001e80 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e54:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001e58:	2901      	cmp	r1, #1
 8001e5a:	d118      	bne.n	8001e8e <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e5c:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001e5e:	4820      	ldr	r0, [pc, #128]	; (8001ee0 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001e60:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e62:	bf55      	itete	pl
 8001e64:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e68:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001e6a:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001e6e:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001e72:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001e76:	b382      	cbz	r2, 8001eda <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001e78:	2a0c      	cmp	r2, #12
 8001e7a:	d009      	beq.n	8001e90 <HAL_RCC_GetSysClockFreq+0x4c>
 8001e7c:	2000      	movs	r0, #0
  return sysclockfreq;
 8001e7e:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001e80:	2a04      	cmp	r2, #4
 8001e82:	d029      	beq.n	8001ed8 <HAL_RCC_GetSysClockFreq+0x94>
 8001e84:	2a08      	cmp	r2, #8
 8001e86:	4817      	ldr	r0, [pc, #92]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e88:	bf18      	it	ne
 8001e8a:	2000      	movne	r0, #0
 8001e8c:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001e8e:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e90:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e92:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001e94:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e98:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8001e9c:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001e9e:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001ea2:	d005      	beq.n	8001eb0 <HAL_RCC_GetSysClockFreq+0x6c>
 8001ea4:	2903      	cmp	r1, #3
 8001ea6:	d012      	beq.n	8001ece <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ea8:	68d9      	ldr	r1, [r3, #12]
 8001eaa:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001eae:	e003      	b.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eb0:	68d9      	ldr	r1, [r3, #12]
 8001eb2:	480d      	ldr	r0, [pc, #52]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001eb4:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001eb8:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001eba:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ebe:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001ec2:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ec4:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ec6:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001ec8:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ecc:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001ece:	68d9      	ldr	r1, [r3, #12]
 8001ed0:	4804      	ldr	r0, [pc, #16]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ed2:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001ed6:	e7ef      	b.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001ed8:	4803      	ldr	r0, [pc, #12]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 8001eda:	4770      	bx	lr
 8001edc:	40021000 	.word	0x40021000
 8001ee0:	08006af0 	.word	0x08006af0
 8001ee4:	007a1200 	.word	0x007a1200
 8001ee8:	00f42400 	.word	0x00f42400

08001eec <HAL_RCC_OscConfig>:
{
 8001eec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001ef0:	4605      	mov	r5, r0
 8001ef2:	b918      	cbnz	r0, 8001efc <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001ef4:	2001      	movs	r0, #1
}
 8001ef6:	b003      	add	sp, #12
 8001ef8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001efc:	4ca5      	ldr	r4, [pc, #660]	; (8002194 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001efe:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f00:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f02:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f04:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f06:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f0a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001f0e:	d53c      	bpl.n	8001f8a <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f10:	b11e      	cbz	r6, 8001f1a <HAL_RCC_OscConfig+0x2e>
 8001f12:	2e0c      	cmp	r6, #12
 8001f14:	d163      	bne.n	8001fde <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f16:	2f01      	cmp	r7, #1
 8001f18:	d161      	bne.n	8001fde <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001f1a:	6823      	ldr	r3, [r4, #0]
 8001f1c:	0798      	lsls	r0, r3, #30
 8001f1e:	d502      	bpl.n	8001f26 <HAL_RCC_OscConfig+0x3a>
 8001f20:	69ab      	ldr	r3, [r5, #24]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d0e6      	beq.n	8001ef4 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001f26:	6823      	ldr	r3, [r4, #0]
 8001f28:	6a28      	ldr	r0, [r5, #32]
 8001f2a:	0719      	lsls	r1, r3, #28
 8001f2c:	bf56      	itet	pl
 8001f2e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001f32:	6823      	ldrmi	r3, [r4, #0]
 8001f34:	091b      	lsrpl	r3, r3, #4
 8001f36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001f3a:	4283      	cmp	r3, r0
 8001f3c:	d23a      	bcs.n	8001fb4 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001f3e:	f7ff ff3f 	bl	8001dc0 <RCC_SetFlashLatencyFromMSIRange>
 8001f42:	2800      	cmp	r0, #0
 8001f44:	d1d6      	bne.n	8001ef4 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001f46:	6823      	ldr	r3, [r4, #0]
 8001f48:	f043 0308 	orr.w	r3, r3, #8
 8001f4c:	6023      	str	r3, [r4, #0]
 8001f4e:	6823      	ldr	r3, [r4, #0]
 8001f50:	6a2a      	ldr	r2, [r5, #32]
 8001f52:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f56:	4313      	orrs	r3, r2
 8001f58:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001f5a:	6863      	ldr	r3, [r4, #4]
 8001f5c:	69ea      	ldr	r2, [r5, #28]
 8001f5e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001f62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001f66:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f68:	f7ff ff6c 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8001f6c:	68a3      	ldr	r3, [r4, #8]
 8001f6e:	4a8a      	ldr	r2, [pc, #552]	; (8002198 <HAL_RCC_OscConfig+0x2ac>)
 8001f70:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f74:	5cd3      	ldrb	r3, [r2, r3]
 8001f76:	f003 031f 	and.w	r3, r3, #31
 8001f7a:	40d8      	lsrs	r0, r3
 8001f7c:	4b87      	ldr	r3, [pc, #540]	; (800219c <HAL_RCC_OscConfig+0x2b0>)
 8001f7e:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 8001f80:	2000      	movs	r0, #0
 8001f82:	f7fe fb05 	bl	8000590 <HAL_InitTick>
        if(status != HAL_OK)
 8001f86:	2800      	cmp	r0, #0
 8001f88:	d1b5      	bne.n	8001ef6 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f8a:	682b      	ldr	r3, [r5, #0]
 8001f8c:	07d8      	lsls	r0, r3, #31
 8001f8e:	d45d      	bmi.n	800204c <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f90:	682b      	ldr	r3, [r5, #0]
 8001f92:	0799      	lsls	r1, r3, #30
 8001f94:	f100 809c 	bmi.w	80020d0 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f98:	682b      	ldr	r3, [r5, #0]
 8001f9a:	0718      	lsls	r0, r3, #28
 8001f9c:	f100 80d0 	bmi.w	8002140 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001fa0:	682b      	ldr	r3, [r5, #0]
 8001fa2:	0759      	lsls	r1, r3, #29
 8001fa4:	f100 80fc 	bmi.w	80021a0 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001fa8:	6aab      	ldr	r3, [r5, #40]	; 0x28
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	f040 8165 	bne.w	800227a <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001fb0:	2000      	movs	r0, #0
 8001fb2:	e7a0      	b.n	8001ef6 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001fb4:	6823      	ldr	r3, [r4, #0]
 8001fb6:	f043 0308 	orr.w	r3, r3, #8
 8001fba:	6023      	str	r3, [r4, #0]
 8001fbc:	6823      	ldr	r3, [r4, #0]
 8001fbe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fc2:	4303      	orrs	r3, r0
 8001fc4:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001fc6:	6863      	ldr	r3, [r4, #4]
 8001fc8:	69ea      	ldr	r2, [r5, #28]
 8001fca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001fce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001fd2:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001fd4:	f7ff fef4 	bl	8001dc0 <RCC_SetFlashLatencyFromMSIRange>
 8001fd8:	2800      	cmp	r0, #0
 8001fda:	d0c5      	beq.n	8001f68 <HAL_RCC_OscConfig+0x7c>
 8001fdc:	e78a      	b.n	8001ef4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001fde:	69ab      	ldr	r3, [r5, #24]
 8001fe0:	b31b      	cbz	r3, 800202a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	f043 0301 	orr.w	r3, r3, #1
 8001fe8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fea:	f7fe fb07 	bl	80005fc <HAL_GetTick>
 8001fee:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	079a      	lsls	r2, r3, #30
 8001ff4:	d511      	bpl.n	800201a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001ff6:	6823      	ldr	r3, [r4, #0]
 8001ff8:	f043 0308 	orr.w	r3, r3, #8
 8001ffc:	6023      	str	r3, [r4, #0]
 8001ffe:	6823      	ldr	r3, [r4, #0]
 8002000:	6a2a      	ldr	r2, [r5, #32]
 8002002:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002006:	4313      	orrs	r3, r2
 8002008:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800200a:	6863      	ldr	r3, [r4, #4]
 800200c:	69ea      	ldr	r2, [r5, #28]
 800200e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002012:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002016:	6063      	str	r3, [r4, #4]
 8002018:	e7b7      	b.n	8001f8a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800201a:	f7fe faef 	bl	80005fc <HAL_GetTick>
 800201e:	eba0 0008 	sub.w	r0, r0, r8
 8002022:	2802      	cmp	r0, #2
 8002024:	d9e4      	bls.n	8001ff0 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8002026:	2003      	movs	r0, #3
 8002028:	e765      	b.n	8001ef6 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 800202a:	6823      	ldr	r3, [r4, #0]
 800202c:	f023 0301 	bic.w	r3, r3, #1
 8002030:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002032:	f7fe fae3 	bl	80005fc <HAL_GetTick>
 8002036:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002038:	6823      	ldr	r3, [r4, #0]
 800203a:	079b      	lsls	r3, r3, #30
 800203c:	d5a5      	bpl.n	8001f8a <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800203e:	f7fe fadd 	bl	80005fc <HAL_GetTick>
 8002042:	eba0 0008 	sub.w	r0, r0, r8
 8002046:	2802      	cmp	r0, #2
 8002048:	d9f6      	bls.n	8002038 <HAL_RCC_OscConfig+0x14c>
 800204a:	e7ec      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800204c:	2e08      	cmp	r6, #8
 800204e:	d003      	beq.n	8002058 <HAL_RCC_OscConfig+0x16c>
 8002050:	2e0c      	cmp	r6, #12
 8002052:	d108      	bne.n	8002066 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 8002054:	2f03      	cmp	r7, #3
 8002056:	d106      	bne.n	8002066 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002058:	6823      	ldr	r3, [r4, #0]
 800205a:	039a      	lsls	r2, r3, #14
 800205c:	d598      	bpl.n	8001f90 <HAL_RCC_OscConfig+0xa4>
 800205e:	686b      	ldr	r3, [r5, #4]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d195      	bne.n	8001f90 <HAL_RCC_OscConfig+0xa4>
 8002064:	e746      	b.n	8001ef4 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002066:	686b      	ldr	r3, [r5, #4]
 8002068:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800206c:	d110      	bne.n	8002090 <HAL_RCC_OscConfig+0x1a4>
 800206e:	6823      	ldr	r3, [r4, #0]
 8002070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002074:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002076:	f7fe fac1 	bl	80005fc <HAL_GetTick>
 800207a:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800207c:	6823      	ldr	r3, [r4, #0]
 800207e:	039b      	lsls	r3, r3, #14
 8002080:	d486      	bmi.n	8001f90 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002082:	f7fe fabb 	bl	80005fc <HAL_GetTick>
 8002086:	eba0 0008 	sub.w	r0, r0, r8
 800208a:	2864      	cmp	r0, #100	; 0x64
 800208c:	d9f6      	bls.n	800207c <HAL_RCC_OscConfig+0x190>
 800208e:	e7ca      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002090:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002094:	d104      	bne.n	80020a0 <HAL_RCC_OscConfig+0x1b4>
 8002096:	6823      	ldr	r3, [r4, #0]
 8002098:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800209c:	6023      	str	r3, [r4, #0]
 800209e:	e7e6      	b.n	800206e <HAL_RCC_OscConfig+0x182>
 80020a0:	6822      	ldr	r2, [r4, #0]
 80020a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80020a6:	6022      	str	r2, [r4, #0]
 80020a8:	6822      	ldr	r2, [r4, #0]
 80020aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80020ae:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d1e0      	bne.n	8002076 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 80020b4:	f7fe faa2 	bl	80005fc <HAL_GetTick>
 80020b8:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80020ba:	6823      	ldr	r3, [r4, #0]
 80020bc:	0398      	lsls	r0, r3, #14
 80020be:	f57f af67 	bpl.w	8001f90 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020c2:	f7fe fa9b 	bl	80005fc <HAL_GetTick>
 80020c6:	eba0 0008 	sub.w	r0, r0, r8
 80020ca:	2864      	cmp	r0, #100	; 0x64
 80020cc:	d9f5      	bls.n	80020ba <HAL_RCC_OscConfig+0x1ce>
 80020ce:	e7aa      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80020d0:	2e04      	cmp	r6, #4
 80020d2:	d003      	beq.n	80020dc <HAL_RCC_OscConfig+0x1f0>
 80020d4:	2e0c      	cmp	r6, #12
 80020d6:	d110      	bne.n	80020fa <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 80020d8:	2f02      	cmp	r7, #2
 80020da:	d10e      	bne.n	80020fa <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80020dc:	6823      	ldr	r3, [r4, #0]
 80020de:	0559      	lsls	r1, r3, #21
 80020e0:	d503      	bpl.n	80020ea <HAL_RCC_OscConfig+0x1fe>
 80020e2:	68eb      	ldr	r3, [r5, #12]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	f43f af05 	beq.w	8001ef4 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80020ea:	6863      	ldr	r3, [r4, #4]
 80020ec:	692a      	ldr	r2, [r5, #16]
 80020ee:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80020f2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80020f6:	6063      	str	r3, [r4, #4]
 80020f8:	e74e      	b.n	8001f98 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80020fa:	68eb      	ldr	r3, [r5, #12]
 80020fc:	b17b      	cbz	r3, 800211e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002104:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002106:	f7fe fa79 	bl	80005fc <HAL_GetTick>
 800210a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800210c:	6823      	ldr	r3, [r4, #0]
 800210e:	055a      	lsls	r2, r3, #21
 8002110:	d4eb      	bmi.n	80020ea <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002112:	f7fe fa73 	bl	80005fc <HAL_GetTick>
 8002116:	1bc0      	subs	r0, r0, r7
 8002118:	2802      	cmp	r0, #2
 800211a:	d9f7      	bls.n	800210c <HAL_RCC_OscConfig+0x220>
 800211c:	e783      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002124:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002126:	f7fe fa69 	bl	80005fc <HAL_GetTick>
 800212a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800212c:	6823      	ldr	r3, [r4, #0]
 800212e:	055b      	lsls	r3, r3, #21
 8002130:	f57f af32 	bpl.w	8001f98 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002134:	f7fe fa62 	bl	80005fc <HAL_GetTick>
 8002138:	1bc0      	subs	r0, r0, r7
 800213a:	2802      	cmp	r0, #2
 800213c:	d9f6      	bls.n	800212c <HAL_RCC_OscConfig+0x240>
 800213e:	e772      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002140:	696b      	ldr	r3, [r5, #20]
 8002142:	b19b      	cbz	r3, 800216c <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8002144:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002150:	f7fe fa54 	bl	80005fc <HAL_GetTick>
 8002154:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002156:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800215a:	079a      	lsls	r2, r3, #30
 800215c:	f53f af20 	bmi.w	8001fa0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002160:	f7fe fa4c 	bl	80005fc <HAL_GetTick>
 8002164:	1bc0      	subs	r0, r0, r7
 8002166:	2802      	cmp	r0, #2
 8002168:	d9f5      	bls.n	8002156 <HAL_RCC_OscConfig+0x26a>
 800216a:	e75c      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 800216c:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002178:	f7fe fa40 	bl	80005fc <HAL_GetTick>
 800217c:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800217e:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002182:	079b      	lsls	r3, r3, #30
 8002184:	f57f af0c 	bpl.w	8001fa0 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002188:	f7fe fa38 	bl	80005fc <HAL_GetTick>
 800218c:	1bc0      	subs	r0, r0, r7
 800218e:	2802      	cmp	r0, #2
 8002190:	d9f5      	bls.n	800217e <HAL_RCC_OscConfig+0x292>
 8002192:	e748      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
 8002194:	40021000 	.word	0x40021000
 8002198:	08006ad8 	.word	0x08006ad8
 800219c:	20000050 	.word	0x20000050
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80021a0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80021a2:	00d8      	lsls	r0, r3, #3
 80021a4:	d429      	bmi.n	80021fa <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 80021a6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80021a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80021ac:	65a3      	str	r3, [r4, #88]	; 0x58
 80021ae:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80021b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80021b4:	9301      	str	r3, [sp, #4]
 80021b6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80021b8:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80021bc:	4f5d      	ldr	r7, [pc, #372]	; (8002334 <HAL_RCC_OscConfig+0x448>)
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	05d9      	lsls	r1, r3, #23
 80021c2:	d51d      	bpl.n	8002200 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021c4:	68ab      	ldr	r3, [r5, #8]
 80021c6:	2b01      	cmp	r3, #1
 80021c8:	d12b      	bne.n	8002222 <HAL_RCC_OscConfig+0x336>
 80021ca:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80021ce:	f043 0301 	orr.w	r3, r3, #1
 80021d2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80021d6:	f7fe fa11 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021da:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80021de:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80021e0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80021e4:	079b      	lsls	r3, r3, #30
 80021e6:	d542      	bpl.n	800226e <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 80021e8:	f1b8 0f00 	cmp.w	r8, #0
 80021ec:	f43f aedc 	beq.w	8001fa8 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 80021f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80021f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021f6:	65a3      	str	r3, [r4, #88]	; 0x58
 80021f8:	e6d6      	b.n	8001fa8 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 80021fa:	f04f 0800 	mov.w	r8, #0
 80021fe:	e7dd      	b.n	80021bc <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002206:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8002208:	f7fe f9f8 	bl	80005fc <HAL_GetTick>
 800220c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	05da      	lsls	r2, r3, #23
 8002212:	d4d7      	bmi.n	80021c4 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002214:	f7fe f9f2 	bl	80005fc <HAL_GetTick>
 8002218:	eba0 0009 	sub.w	r0, r0, r9
 800221c:	2802      	cmp	r0, #2
 800221e:	d9f6      	bls.n	800220e <HAL_RCC_OscConfig+0x322>
 8002220:	e701      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002222:	2b05      	cmp	r3, #5
 8002224:	d106      	bne.n	8002234 <HAL_RCC_OscConfig+0x348>
 8002226:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800222a:	f043 0304 	orr.w	r3, r3, #4
 800222e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002232:	e7ca      	b.n	80021ca <HAL_RCC_OscConfig+0x2de>
 8002234:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002238:	f022 0201 	bic.w	r2, r2, #1
 800223c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002240:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002244:	f022 0204 	bic.w	r2, r2, #4
 8002248:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800224c:	2b00      	cmp	r3, #0
 800224e:	d1c2      	bne.n	80021d6 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 8002250:	f7fe f9d4 	bl	80005fc <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002254:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002258:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800225a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800225e:	0798      	lsls	r0, r3, #30
 8002260:	d5c2      	bpl.n	80021e8 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002262:	f7fe f9cb 	bl	80005fc <HAL_GetTick>
 8002266:	1bc0      	subs	r0, r0, r7
 8002268:	4548      	cmp	r0, r9
 800226a:	d9f6      	bls.n	800225a <HAL_RCC_OscConfig+0x36e>
 800226c:	e6db      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800226e:	f7fe f9c5 	bl	80005fc <HAL_GetTick>
 8002272:	1bc0      	subs	r0, r0, r7
 8002274:	4548      	cmp	r0, r9
 8002276:	d9b3      	bls.n	80021e0 <HAL_RCC_OscConfig+0x2f4>
 8002278:	e6d5      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800227a:	2e0c      	cmp	r6, #12
 800227c:	f43f ae3a 	beq.w	8001ef4 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002280:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 8002282:	6823      	ldr	r3, [r4, #0]
 8002284:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002288:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800228a:	d137      	bne.n	80022fc <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 800228c:	f7fe f9b6 	bl	80005fc <HAL_GetTick>
 8002290:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002292:	6823      	ldr	r3, [r4, #0]
 8002294:	0199      	lsls	r1, r3, #6
 8002296:	d42b      	bmi.n	80022f0 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002298:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800229a:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800229c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80022a0:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80022a2:	3a01      	subs	r2, #1
 80022a4:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 80022a8:	6baa      	ldr	r2, [r5, #56]	; 0x38
 80022aa:	0912      	lsrs	r2, r2, #4
 80022ac:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 80022b0:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 80022b2:	0852      	lsrs	r2, r2, #1
 80022b4:	3a01      	subs	r2, #1
 80022b6:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80022ba:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80022bc:	0852      	lsrs	r2, r2, #1
 80022be:	3a01      	subs	r2, #1
 80022c0:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80022c4:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80022c6:	6823      	ldr	r3, [r4, #0]
 80022c8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022cc:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80022ce:	68e3      	ldr	r3, [r4, #12]
 80022d0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80022d4:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80022d6:	f7fe f991 	bl	80005fc <HAL_GetTick>
 80022da:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80022dc:	6823      	ldr	r3, [r4, #0]
 80022de:	019a      	lsls	r2, r3, #6
 80022e0:	f53f ae66 	bmi.w	8001fb0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022e4:	f7fe f98a 	bl	80005fc <HAL_GetTick>
 80022e8:	1b40      	subs	r0, r0, r5
 80022ea:	2802      	cmp	r0, #2
 80022ec:	d9f6      	bls.n	80022dc <HAL_RCC_OscConfig+0x3f0>
 80022ee:	e69a      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022f0:	f7fe f984 	bl	80005fc <HAL_GetTick>
 80022f4:	1b80      	subs	r0, r0, r6
 80022f6:	2802      	cmp	r0, #2
 80022f8:	d9cb      	bls.n	8002292 <HAL_RCC_OscConfig+0x3a6>
 80022fa:	e694      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80022fc:	6823      	ldr	r3, [r4, #0]
 80022fe:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8002302:	bf02      	ittt	eq
 8002304:	68e3      	ldreq	r3, [r4, #12]
 8002306:	f023 0303 	biceq.w	r3, r3, #3
 800230a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800230c:	68e3      	ldr	r3, [r4, #12]
 800230e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8002312:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002316:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8002318:	f7fe f970 	bl	80005fc <HAL_GetTick>
 800231c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800231e:	6823      	ldr	r3, [r4, #0]
 8002320:	019b      	lsls	r3, r3, #6
 8002322:	f57f ae45 	bpl.w	8001fb0 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002326:	f7fe f969 	bl	80005fc <HAL_GetTick>
 800232a:	1b40      	subs	r0, r0, r5
 800232c:	2802      	cmp	r0, #2
 800232e:	d9f6      	bls.n	800231e <HAL_RCC_OscConfig+0x432>
 8002330:	e679      	b.n	8002026 <HAL_RCC_OscConfig+0x13a>
 8002332:	bf00      	nop
 8002334:	40007000 	.word	0x40007000

08002338 <HAL_RCC_ClockConfig>:
{
 8002338:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800233c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800233e:	4604      	mov	r4, r0
 8002340:	b910      	cbnz	r0, 8002348 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002342:	2001      	movs	r0, #1
 8002344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002348:	4a40      	ldr	r2, [pc, #256]	; (800244c <HAL_RCC_ClockConfig+0x114>)
 800234a:	6813      	ldr	r3, [r2, #0]
 800234c:	f003 0307 	and.w	r3, r3, #7
 8002350:	428b      	cmp	r3, r1
 8002352:	d329      	bcc.n	80023a8 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002354:	6823      	ldr	r3, [r4, #0]
 8002356:	07d9      	lsls	r1, r3, #31
 8002358:	d431      	bmi.n	80023be <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800235a:	6821      	ldr	r1, [r4, #0]
 800235c:	078a      	lsls	r2, r1, #30
 800235e:	d45b      	bmi.n	8002418 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002360:	4a3a      	ldr	r2, [pc, #232]	; (800244c <HAL_RCC_ClockConfig+0x114>)
 8002362:	6813      	ldr	r3, [r2, #0]
 8002364:	f003 0307 	and.w	r3, r3, #7
 8002368:	429e      	cmp	r6, r3
 800236a:	d35d      	bcc.n	8002428 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800236c:	f011 0f04 	tst.w	r1, #4
 8002370:	4d37      	ldr	r5, [pc, #220]	; (8002450 <HAL_RCC_ClockConfig+0x118>)
 8002372:	d164      	bne.n	800243e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002374:	070b      	lsls	r3, r1, #28
 8002376:	d506      	bpl.n	8002386 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002378:	68ab      	ldr	r3, [r5, #8]
 800237a:	6922      	ldr	r2, [r4, #16]
 800237c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002380:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002384:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002386:	f7ff fd5d 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 800238a:	68ab      	ldr	r3, [r5, #8]
 800238c:	4a31      	ldr	r2, [pc, #196]	; (8002454 <HAL_RCC_ClockConfig+0x11c>)
 800238e:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 8002392:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002396:	5cd3      	ldrb	r3, [r2, r3]
 8002398:	f003 031f 	and.w	r3, r3, #31
 800239c:	40d8      	lsrs	r0, r3
 800239e:	4b2e      	ldr	r3, [pc, #184]	; (8002458 <HAL_RCC_ClockConfig+0x120>)
 80023a0:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 80023a2:	2000      	movs	r0, #0
 80023a4:	f7fe b8f4 	b.w	8000590 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023a8:	6813      	ldr	r3, [r2, #0]
 80023aa:	f023 0307 	bic.w	r3, r3, #7
 80023ae:	430b      	orrs	r3, r1
 80023b0:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023b2:	6813      	ldr	r3, [r2, #0]
 80023b4:	f003 0307 	and.w	r3, r3, #7
 80023b8:	4299      	cmp	r1, r3
 80023ba:	d1c2      	bne.n	8002342 <HAL_RCC_ClockConfig+0xa>
 80023bc:	e7ca      	b.n	8002354 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023be:	6862      	ldr	r2, [r4, #4]
 80023c0:	4d23      	ldr	r5, [pc, #140]	; (8002450 <HAL_RCC_ClockConfig+0x118>)
 80023c2:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c4:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023c6:	d11b      	bne.n	8002400 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c8:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80023cc:	d0b9      	beq.n	8002342 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023ce:	68ab      	ldr	r3, [r5, #8]
 80023d0:	f023 0303 	bic.w	r3, r3, #3
 80023d4:	4313      	orrs	r3, r2
 80023d6:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 80023d8:	f7fe f910 	bl	80005fc <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023dc:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80023e0:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023e2:	68ab      	ldr	r3, [r5, #8]
 80023e4:	6862      	ldr	r2, [r4, #4]
 80023e6:	f003 030c 	and.w	r3, r3, #12
 80023ea:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80023ee:	d0b4      	beq.n	800235a <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f0:	f7fe f904 	bl	80005fc <HAL_GetTick>
 80023f4:	1bc0      	subs	r0, r0, r7
 80023f6:	4540      	cmp	r0, r8
 80023f8:	d9f3      	bls.n	80023e2 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 80023fa:	2003      	movs	r0, #3
}
 80023fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002400:	2a02      	cmp	r2, #2
 8002402:	d102      	bne.n	800240a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002404:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8002408:	e7e0      	b.n	80023cc <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800240a:	b912      	cbnz	r2, 8002412 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800240c:	f013 0f02 	tst.w	r3, #2
 8002410:	e7dc      	b.n	80023cc <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002412:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8002416:	e7d9      	b.n	80023cc <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002418:	4a0d      	ldr	r2, [pc, #52]	; (8002450 <HAL_RCC_ClockConfig+0x118>)
 800241a:	68a0      	ldr	r0, [r4, #8]
 800241c:	6893      	ldr	r3, [r2, #8]
 800241e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002422:	4303      	orrs	r3, r0
 8002424:	6093      	str	r3, [r2, #8]
 8002426:	e79b      	b.n	8002360 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002428:	6813      	ldr	r3, [r2, #0]
 800242a:	f023 0307 	bic.w	r3, r3, #7
 800242e:	4333      	orrs	r3, r6
 8002430:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002432:	6813      	ldr	r3, [r2, #0]
 8002434:	f003 0307 	and.w	r3, r3, #7
 8002438:	429e      	cmp	r6, r3
 800243a:	d182      	bne.n	8002342 <HAL_RCC_ClockConfig+0xa>
 800243c:	e796      	b.n	800236c <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800243e:	68ab      	ldr	r3, [r5, #8]
 8002440:	68e2      	ldr	r2, [r4, #12]
 8002442:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002446:	4313      	orrs	r3, r2
 8002448:	60ab      	str	r3, [r5, #8]
 800244a:	e793      	b.n	8002374 <HAL_RCC_ClockConfig+0x3c>
 800244c:	40022000 	.word	0x40022000
 8002450:	40021000 	.word	0x40021000
 8002454:	08006ad8 	.word	0x08006ad8
 8002458:	20000050 	.word	0x20000050

0800245c <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800245c:	4b05      	ldr	r3, [pc, #20]	; (8002474 <HAL_RCC_GetPCLK1Freq+0x18>)
 800245e:	4a06      	ldr	r2, [pc, #24]	; (8002478 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002466:	5cd3      	ldrb	r3, [r2, r3]
 8002468:	4a04      	ldr	r2, [pc, #16]	; (800247c <HAL_RCC_GetPCLK1Freq+0x20>)
 800246a:	6810      	ldr	r0, [r2, #0]
 800246c:	f003 031f 	and.w	r3, r3, #31
}
 8002470:	40d8      	lsrs	r0, r3
 8002472:	4770      	bx	lr
 8002474:	40021000 	.word	0x40021000
 8002478:	08006ae8 	.word	0x08006ae8
 800247c:	20000050 	.word	0x20000050

08002480 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002480:	4b05      	ldr	r3, [pc, #20]	; (8002498 <HAL_RCC_GetPCLK2Freq+0x18>)
 8002482:	4a06      	ldr	r2, [pc, #24]	; (800249c <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800248a:	5cd3      	ldrb	r3, [r2, r3]
 800248c:	4a04      	ldr	r2, [pc, #16]	; (80024a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800248e:	6810      	ldr	r0, [r2, #0]
 8002490:	f003 031f 	and.w	r3, r3, #31
}
 8002494:	40d8      	lsrs	r0, r3
 8002496:	4770      	bx	lr
 8002498:	40021000 	.word	0x40021000
 800249c:	08006ae8 	.word	0x08006ae8
 80024a0:	20000050 	.word	0x20000050

080024a4 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80024a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024a6:	4b45      	ldr	r3, [pc, #276]	; (80025bc <RCCEx_PLLSAI1_Config+0x118>)
 80024a8:	68da      	ldr	r2, [r3, #12]
 80024aa:	f012 0f03 	tst.w	r2, #3
{
 80024ae:	4605      	mov	r5, r0
 80024b0:	460e      	mov	r6, r1
 80024b2:	461c      	mov	r4, r3
 80024b4:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80024b6:	d02a      	beq.n	800250e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80024b8:	68da      	ldr	r2, [r3, #12]
 80024ba:	f002 0203 	and.w	r2, r2, #3
 80024be:	4282      	cmp	r2, r0
 80024c0:	d13c      	bne.n	800253c <RCCEx_PLLSAI1_Config+0x98>
       ||
 80024c2:	2a00      	cmp	r2, #0
 80024c4:	d03a      	beq.n	800253c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80024c6:	68db      	ldr	r3, [r3, #12]
       ||
 80024c8:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80024ca:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80024ce:	3301      	adds	r3, #1
       ||
 80024d0:	4293      	cmp	r3, r2
 80024d2:	d133      	bne.n	800253c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80024d4:	6823      	ldr	r3, [r4, #0]
 80024d6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80024da:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80024dc:	f7fe f88e 	bl	80005fc <HAL_GetTick>
 80024e0:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80024e2:	6823      	ldr	r3, [r4, #0]
 80024e4:	011a      	lsls	r2, r3, #4
 80024e6:	d432      	bmi.n	800254e <RCCEx_PLLSAI1_Config+0xaa>
 80024e8:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 80024ea:	2e00      	cmp	r6, #0
 80024ec:	d036      	beq.n	800255c <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80024ee:	2e01      	cmp	r6, #1
 80024f0:	d150      	bne.n	8002594 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80024f2:	6922      	ldr	r2, [r4, #16]
 80024f4:	6928      	ldr	r0, [r5, #16]
 80024f6:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80024fa:	0840      	lsrs	r0, r0, #1
 80024fc:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8002500:	3801      	subs	r0, #1
 8002502:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002506:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800250a:	6122      	str	r2, [r4, #16]
 800250c:	e032      	b.n	8002574 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800250e:	2802      	cmp	r0, #2
 8002510:	d010      	beq.n	8002534 <RCCEx_PLLSAI1_Config+0x90>
 8002512:	2803      	cmp	r0, #3
 8002514:	d014      	beq.n	8002540 <RCCEx_PLLSAI1_Config+0x9c>
 8002516:	2801      	cmp	r0, #1
 8002518:	d110      	bne.n	800253c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	079f      	lsls	r7, r3, #30
 800251e:	d538      	bpl.n	8002592 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002520:	68e3      	ldr	r3, [r4, #12]
 8002522:	686a      	ldr	r2, [r5, #4]
 8002524:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002528:	3a01      	subs	r2, #1
 800252a:	4318      	orrs	r0, r3
 800252c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002530:	60e0      	str	r0, [r4, #12]
 8002532:	e7cf      	b.n	80024d4 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800253a:	d1f1      	bne.n	8002520 <RCCEx_PLLSAI1_Config+0x7c>
 800253c:	2001      	movs	r0, #1
 800253e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002540:	681a      	ldr	r2, [r3, #0]
 8002542:	0391      	lsls	r1, r2, #14
 8002544:	d4ec      	bmi.n	8002520 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800254c:	e7f5      	b.n	800253a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800254e:	f7fe f855 	bl	80005fc <HAL_GetTick>
 8002552:	1bc0      	subs	r0, r0, r7
 8002554:	2802      	cmp	r0, #2
 8002556:	d9c4      	bls.n	80024e2 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 8002558:	2003      	movs	r0, #3
 800255a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800255c:	6921      	ldr	r1, [r4, #16]
 800255e:	68eb      	ldr	r3, [r5, #12]
 8002560:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 8002564:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 8002568:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 800256c:	091b      	lsrs	r3, r3, #4
 800256e:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 8002572:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002574:	6823      	ldr	r3, [r4, #0]
 8002576:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800257a:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800257c:	f7fe f83e 	bl	80005fc <HAL_GetTick>
 8002580:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002582:	6823      	ldr	r3, [r4, #0]
 8002584:	011b      	lsls	r3, r3, #4
 8002586:	d513      	bpl.n	80025b0 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002588:	6923      	ldr	r3, [r4, #16]
 800258a:	69aa      	ldr	r2, [r5, #24]
 800258c:	4313      	orrs	r3, r2
 800258e:	6123      	str	r3, [r4, #16]
 8002590:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002594:	6923      	ldr	r3, [r4, #16]
 8002596:	6968      	ldr	r0, [r5, #20]
 8002598:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800259c:	0840      	lsrs	r0, r0, #1
 800259e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80025a2:	3801      	subs	r0, #1
 80025a4:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 80025a8:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 80025ac:	6123      	str	r3, [r4, #16]
 80025ae:	e7e1      	b.n	8002574 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80025b0:	f7fe f824 	bl	80005fc <HAL_GetTick>
 80025b4:	1b80      	subs	r0, r0, r6
 80025b6:	2802      	cmp	r0, #2
 80025b8:	d9e3      	bls.n	8002582 <RCCEx_PLLSAI1_Config+0xde>
 80025ba:	e7cd      	b.n	8002558 <RCCEx_PLLSAI1_Config+0xb4>
 80025bc:	40021000 	.word	0x40021000

080025c0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80025c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025c2:	4b3d      	ldr	r3, [pc, #244]	; (80026b8 <RCCEx_PLLSAI2_Config+0xf8>)
 80025c4:	68da      	ldr	r2, [r3, #12]
 80025c6:	f012 0f03 	tst.w	r2, #3
{
 80025ca:	4605      	mov	r5, r0
 80025cc:	460e      	mov	r6, r1
 80025ce:	461c      	mov	r4, r3
 80025d0:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80025d2:	d028      	beq.n	8002626 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80025d4:	68da      	ldr	r2, [r3, #12]
 80025d6:	f002 0203 	and.w	r2, r2, #3
 80025da:	4282      	cmp	r2, r0
 80025dc:	d13a      	bne.n	8002654 <RCCEx_PLLSAI2_Config+0x94>
       ||
 80025de:	2a00      	cmp	r2, #0
 80025e0:	d038      	beq.n	8002654 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025e2:	68db      	ldr	r3, [r3, #12]
       ||
 80025e4:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80025e6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025ea:	3301      	adds	r3, #1
       ||
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d131      	bne.n	8002654 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80025f0:	6823      	ldr	r3, [r4, #0]
 80025f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025f6:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80025f8:	f7fe f800 	bl	80005fc <HAL_GetTick>
 80025fc:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80025fe:	6823      	ldr	r3, [r4, #0]
 8002600:	009a      	lsls	r2, r3, #2
 8002602:	d430      	bmi.n	8002666 <RCCEx_PLLSAI2_Config+0xa6>
 8002604:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002606:	2e00      	cmp	r6, #0
 8002608:	d034      	beq.n	8002674 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800260a:	6963      	ldr	r3, [r4, #20]
 800260c:	6929      	ldr	r1, [r5, #16]
 800260e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8002612:	0849      	lsrs	r1, r1, #1
 8002614:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002618:	3901      	subs	r1, #1
 800261a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800261e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8002622:	6163      	str	r3, [r4, #20]
 8002624:	e032      	b.n	800268c <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002626:	2802      	cmp	r0, #2
 8002628:	d010      	beq.n	800264c <RCCEx_PLLSAI2_Config+0x8c>
 800262a:	2803      	cmp	r0, #3
 800262c:	d014      	beq.n	8002658 <RCCEx_PLLSAI2_Config+0x98>
 800262e:	2801      	cmp	r0, #1
 8002630:	d110      	bne.n	8002654 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	079f      	lsls	r7, r3, #30
 8002636:	d538      	bpl.n	80026aa <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002638:	68e3      	ldr	r3, [r4, #12]
 800263a:	686a      	ldr	r2, [r5, #4]
 800263c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002640:	3a01      	subs	r2, #1
 8002642:	4318      	orrs	r0, r3
 8002644:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8002648:	60e0      	str	r0, [r4, #12]
 800264a:	e7d1      	b.n	80025f0 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002652:	d1f1      	bne.n	8002638 <RCCEx_PLLSAI2_Config+0x78>
 8002654:	2001      	movs	r0, #1
 8002656:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	0391      	lsls	r1, r2, #14
 800265c:	d4ec      	bmi.n	8002638 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8002664:	e7f5      	b.n	8002652 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002666:	f7fd ffc9 	bl	80005fc <HAL_GetTick>
 800266a:	1bc0      	subs	r0, r0, r7
 800266c:	2802      	cmp	r0, #2
 800266e:	d9c6      	bls.n	80025fe <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 8002670:	2003      	movs	r0, #3
 8002672:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002674:	6962      	ldr	r2, [r4, #20]
 8002676:	68eb      	ldr	r3, [r5, #12]
 8002678:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 800267c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002680:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8002684:	091b      	lsrs	r3, r3, #4
 8002686:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 800268a:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800268c:	6823      	ldr	r3, [r4, #0]
 800268e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002692:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002694:	f7fd ffb2 	bl	80005fc <HAL_GetTick>
 8002698:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800269a:	6823      	ldr	r3, [r4, #0]
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	d505      	bpl.n	80026ac <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80026a0:	6963      	ldr	r3, [r4, #20]
 80026a2:	696a      	ldr	r2, [r5, #20]
 80026a4:	4313      	orrs	r3, r2
 80026a6:	6163      	str	r3, [r4, #20]
 80026a8:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80026aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80026ac:	f7fd ffa6 	bl	80005fc <HAL_GetTick>
 80026b0:	1b80      	subs	r0, r0, r6
 80026b2:	2802      	cmp	r0, #2
 80026b4:	d9f1      	bls.n	800269a <RCCEx_PLLSAI2_Config+0xda>
 80026b6:	e7db      	b.n	8002670 <RCCEx_PLLSAI2_Config+0xb0>
 80026b8:	40021000 	.word	0x40021000

080026bc <HAL_RCCEx_PeriphCLKConfig>:
{
 80026bc:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026c0:	6806      	ldr	r6, [r0, #0]
 80026c2:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 80026c6:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80026c8:	d024      	beq.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80026ca:	6e41      	ldr	r1, [r0, #100]	; 0x64
 80026cc:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 80026d0:	d02c      	beq.n	800272c <HAL_RCCEx_PeriphCLKConfig+0x70>
 80026d2:	d802      	bhi.n	80026da <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80026d4:	b1c1      	cbz	r1, 8002708 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 80026d6:	2601      	movs	r6, #1
 80026d8:	e01c      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 80026da:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80026de:	d00d      	beq.n	80026fc <HAL_RCCEx_PeriphCLKConfig+0x40>
 80026e0:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 80026e4:	d1f7      	bne.n	80026d6 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026e6:	4a4d      	ldr	r2, [pc, #308]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026e8:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80026ea:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80026ee:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 80026f2:	430b      	orrs	r3, r1
 80026f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 80026f8:	2600      	movs	r6, #0
 80026fa:	e00b      	b.n	8002714 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80026fc:	4a47      	ldr	r2, [pc, #284]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026fe:	68d3      	ldr	r3, [r2, #12]
 8002700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002704:	60d3      	str	r3, [r2, #12]
      break;
 8002706:	e7ee      	b.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002708:	3004      	adds	r0, #4
 800270a:	f7ff fecb 	bl	80024a4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800270e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8002710:	2800      	cmp	r0, #0
 8002712:	d0e8      	beq.n	80026e6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002714:	6823      	ldr	r3, [r4, #0]
 8002716:	04d8      	lsls	r0, r3, #19
 8002718:	d506      	bpl.n	8002728 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800271a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800271c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8002720:	d074      	beq.n	800280c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8002722:	d808      	bhi.n	8002736 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002724:	b1a9      	cbz	r1, 8002752 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002726:	2601      	movs	r6, #1
 8002728:	4635      	mov	r5, r6
 800272a:	e021      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800272c:	2100      	movs	r1, #0
 800272e:	3020      	adds	r0, #32
 8002730:	f7ff ff46 	bl	80025c0 <RCCEx_PLLSAI2_Config>
 8002734:	e7eb      	b.n	800270e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002736:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800273a:	d004      	beq.n	8002746 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800273c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 8002740:	d1f1      	bne.n	8002726 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 8002742:	4635      	mov	r5, r6
 8002744:	e009      	b.n	800275a <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002746:	4a35      	ldr	r2, [pc, #212]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002748:	68d3      	ldr	r3, [r2, #12]
 800274a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800274e:	60d3      	str	r3, [r2, #12]
 8002750:	e7f7      	b.n	8002742 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002752:	1d20      	adds	r0, r4, #4
 8002754:	f7ff fea6 	bl	80024a4 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002758:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800275a:	2d00      	cmp	r5, #0
 800275c:	d15c      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800275e:	4a2f      	ldr	r2, [pc, #188]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002760:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002762:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002766:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800276a:	430b      	orrs	r3, r1
 800276c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002770:	6823      	ldr	r3, [r4, #0]
 8002772:	0399      	lsls	r1, r3, #14
 8002774:	f140 814f 	bpl.w	8002a16 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002778:	4f28      	ldr	r7, [pc, #160]	; (800281c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800277a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800277c:	00da      	lsls	r2, r3, #3
 800277e:	f140 8176 	bpl.w	8002a6e <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 8002782:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002786:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8002820 <HAL_RCCEx_PeriphCLKConfig+0x164>
 800278a:	f8d9 3000 	ldr.w	r3, [r9]
 800278e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002792:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 8002796:	f7fd ff31 	bl	80005fc <HAL_GetTick>
 800279a:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800279c:	f8d9 3000 	ldr.w	r3, [r9]
 80027a0:	05db      	lsls	r3, r3, #23
 80027a2:	d53f      	bpl.n	8002824 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 80027a4:	2d00      	cmp	r5, #0
 80027a6:	d144      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80027a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80027ac:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80027b0:	d015      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x122>
 80027b2:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d011      	beq.n	80027de <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027ba:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 80027be:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80027c2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 80027c6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027ca:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80027ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 80027d2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80027d6:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 80027da:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80027de:	07d8      	lsls	r0, r3, #31
 80027e0:	d509      	bpl.n	80027f6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 80027e2:	f7fd ff0b 	bl	80005fc <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80027e6:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 80027ea:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80027ec:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027f0:	0799      	lsls	r1, r3, #30
 80027f2:	f140 8109 	bpl.w	8002a08 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80027f6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80027fa:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80027fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002802:	4313      	orrs	r3, r2
 8002804:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002808:	4635      	mov	r5, r6
 800280a:	e012      	b.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800280c:	2100      	movs	r1, #0
 800280e:	f104 0020 	add.w	r0, r4, #32
 8002812:	f7ff fed5 	bl	80025c0 <RCCEx_PLLSAI2_Config>
 8002816:	e79f      	b.n	8002758 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002818:	462e      	mov	r6, r5
 800281a:	e7a9      	b.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800281c:	40021000 	.word	0x40021000
 8002820:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002824:	f7fd feea 	bl	80005fc <HAL_GetTick>
 8002828:	eba0 000a 	sub.w	r0, r0, sl
 800282c:	2802      	cmp	r0, #2
 800282e:	d9b5      	bls.n	800279c <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8002830:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8002832:	f1b8 0f00 	cmp.w	r8, #0
 8002836:	d003      	beq.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002838:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800283a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800283e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002840:	6823      	ldr	r3, [r4, #0]
 8002842:	07da      	lsls	r2, r3, #31
 8002844:	d508      	bpl.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002846:	4990      	ldr	r1, [pc, #576]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002848:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800284a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800284e:	f022 0203 	bic.w	r2, r2, #3
 8002852:	4302      	orrs	r2, r0
 8002854:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002858:	079f      	lsls	r7, r3, #30
 800285a:	d508      	bpl.n	800286e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800285c:	498a      	ldr	r1, [pc, #552]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800285e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002860:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002864:	f022 020c 	bic.w	r2, r2, #12
 8002868:	4302      	orrs	r2, r0
 800286a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800286e:	075e      	lsls	r6, r3, #29
 8002870:	d508      	bpl.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002872:	4985      	ldr	r1, [pc, #532]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002874:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8002876:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800287a:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800287e:	4302      	orrs	r2, r0
 8002880:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002884:	0718      	lsls	r0, r3, #28
 8002886:	d508      	bpl.n	800289a <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002888:	497f      	ldr	r1, [pc, #508]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800288a:	6c60      	ldr	r0, [r4, #68]	; 0x44
 800288c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002890:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002894:	4302      	orrs	r2, r0
 8002896:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800289a:	06d9      	lsls	r1, r3, #27
 800289c:	d508      	bpl.n	80028b0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800289e:	497a      	ldr	r1, [pc, #488]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028a0:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80028a2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028a6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80028aa:	4302      	orrs	r2, r0
 80028ac:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80028b0:	069a      	lsls	r2, r3, #26
 80028b2:	d508      	bpl.n	80028c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80028b4:	4974      	ldr	r1, [pc, #464]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028b6:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80028b8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028bc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80028c0:	4302      	orrs	r2, r0
 80028c2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80028c6:	059f      	lsls	r7, r3, #22
 80028c8:	d508      	bpl.n	80028dc <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80028ca:	496f      	ldr	r1, [pc, #444]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028cc:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80028ce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028d2:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 80028d6:	4302      	orrs	r2, r0
 80028d8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80028dc:	055e      	lsls	r6, r3, #21
 80028de:	d508      	bpl.n	80028f2 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80028e0:	4969      	ldr	r1, [pc, #420]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028e2:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80028e4:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028e8:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80028ec:	4302      	orrs	r2, r0
 80028ee:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80028f2:	0658      	lsls	r0, r3, #25
 80028f4:	d508      	bpl.n	8002908 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80028f6:	4964      	ldr	r1, [pc, #400]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80028f8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80028fa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80028fe:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002902:	4302      	orrs	r2, r0
 8002904:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002908:	0619      	lsls	r1, r3, #24
 800290a:	d508      	bpl.n	800291e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800290c:	495e      	ldr	r1, [pc, #376]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800290e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002910:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002914:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002918:	4302      	orrs	r2, r0
 800291a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800291e:	05da      	lsls	r2, r3, #23
 8002920:	d508      	bpl.n	8002934 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002922:	4959      	ldr	r1, [pc, #356]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002924:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002926:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 800292a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800292e:	4302      	orrs	r2, r0
 8002930:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002934:	049b      	lsls	r3, r3, #18
 8002936:	d50f      	bpl.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002938:	4a53      	ldr	r2, [pc, #332]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 800293a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800293c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002940:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002944:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002946:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800294a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800294e:	d164      	bne.n	8002a1a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002950:	68d3      	ldr	r3, [r2, #12]
 8002952:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002956:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002958:	6823      	ldr	r3, [r4, #0]
 800295a:	031f      	lsls	r7, r3, #12
 800295c:	d50f      	bpl.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800295e:	4a4a      	ldr	r2, [pc, #296]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002960:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002962:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002966:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800296a:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800296c:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002970:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002974:	d15c      	bne.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002976:	68d3      	ldr	r3, [r2, #12]
 8002978:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800297c:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800297e:	6823      	ldr	r3, [r4, #0]
 8002980:	035e      	lsls	r6, r3, #13
 8002982:	d50f      	bpl.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002984:	4a40      	ldr	r2, [pc, #256]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002986:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002988:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800298c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002990:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002992:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002996:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800299a:	d154      	bne.n	8002a46 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800299c:	68d3      	ldr	r3, [r2, #12]
 800299e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80029a2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80029a4:	6823      	ldr	r3, [r4, #0]
 80029a6:	0458      	lsls	r0, r3, #17
 80029a8:	d512      	bpl.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029aa:	4937      	ldr	r1, [pc, #220]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029ac:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80029ae:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80029b2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 80029b6:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029b8:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80029bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80029c0:	d14c      	bne.n	8002a5c <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80029c2:	2102      	movs	r1, #2
 80029c4:	1d20      	adds	r0, r4, #4
 80029c6:	f7ff fd6d 	bl	80024a4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 80029ca:	2800      	cmp	r0, #0
 80029cc:	bf18      	it	ne
 80029ce:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80029d0:	6822      	ldr	r2, [r4, #0]
 80029d2:	0411      	lsls	r1, r2, #16
 80029d4:	d508      	bpl.n	80029e8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80029d6:	492c      	ldr	r1, [pc, #176]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029d8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 80029da:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80029de:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80029e2:	4303      	orrs	r3, r0
 80029e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80029e8:	03d3      	lsls	r3, r2, #15
 80029ea:	d509      	bpl.n	8002a00 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80029ec:	4a26      	ldr	r2, [pc, #152]	; (8002a88 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029ee:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 80029f2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80029f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029fa:	430b      	orrs	r3, r1
 80029fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002a00:	4628      	mov	r0, r5
 8002a02:	b002      	add	sp, #8
 8002a04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a08:	f7fd fdf8 	bl	80005fc <HAL_GetTick>
 8002a0c:	1b40      	subs	r0, r0, r5
 8002a0e:	4548      	cmp	r0, r9
 8002a10:	f67f aeec 	bls.w	80027ec <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002a14:	e70c      	b.n	8002830 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002a16:	4635      	mov	r5, r6
 8002a18:	e712      	b.n	8002840 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002a1a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002a1e:	d19b      	bne.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a20:	2101      	movs	r1, #1
 8002a22:	1d20      	adds	r0, r4, #4
 8002a24:	f7ff fd3e 	bl	80024a4 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002a28:	2800      	cmp	r0, #0
 8002a2a:	bf18      	it	ne
 8002a2c:	4605      	movne	r5, r0
 8002a2e:	e793      	b.n	8002958 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002a30:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002a34:	d1a3      	bne.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a36:	2101      	movs	r1, #1
 8002a38:	1d20      	adds	r0, r4, #4
 8002a3a:	f7ff fd33 	bl	80024a4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002a3e:	2800      	cmp	r0, #0
 8002a40:	bf18      	it	ne
 8002a42:	4605      	movne	r5, r0
 8002a44:	e79b      	b.n	800297e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002a46:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002a4a:	d1ab      	bne.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002a4c:	2101      	movs	r1, #1
 8002a4e:	1d20      	adds	r0, r4, #4
 8002a50:	f7ff fd28 	bl	80024a4 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002a54:	2800      	cmp	r0, #0
 8002a56:	bf18      	it	ne
 8002a58:	4605      	movne	r5, r0
 8002a5a:	e7a3      	b.n	80029a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002a5c:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002a60:	d1b6      	bne.n	80029d0 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002a62:	2102      	movs	r1, #2
 8002a64:	f104 0020 	add.w	r0, r4, #32
 8002a68:	f7ff fdaa 	bl	80025c0 <RCCEx_PLLSAI2_Config>
 8002a6c:	e7ad      	b.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a6e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002a74:	65bb      	str	r3, [r7, #88]	; 0x58
 8002a76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a78:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002a7c:	9301      	str	r3, [sp, #4]
 8002a7e:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002a80:	f04f 0801 	mov.w	r8, #1
 8002a84:	e67f      	b.n	8002786 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002a86:	bf00      	nop
 8002a88:	40021000 	.word	0x40021000

08002a8c <HAL_RTC_AlarmIRQHandler>:
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002a8c:	4b13      	ldr	r3, [pc, #76]	; (8002adc <HAL_RTC_AlarmIRQHandler+0x50>)
 8002a8e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
{
 8002a92:	b510      	push	{r4, lr}
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8002a94:	615a      	str	r2, [r3, #20]
  }

#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002a96:	6802      	ldr	r2, [r0, #0]
 8002a98:	6893      	ldr	r3, [r2, #8]
 8002a9a:	04d9      	lsls	r1, r3, #19
{
 8002a9c:	4604      	mov	r4, r0
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002a9e:	d509      	bpl.n	8002ab4 <HAL_RTC_AlarmIRQHandler+0x28>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 8002aa0:	68d3      	ldr	r3, [r2, #12]
 8002aa2:	05db      	lsls	r3, r3, #23
 8002aa4:	d506      	bpl.n	8002ab4 <HAL_RTC_AlarmIRQHandler+0x28>
    {
      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002aa6:	68d3      	ldr	r3, [r2, #12]
 8002aa8:	b2db      	uxtb	r3, r3
 8002aaa:	f463 73c0 	orn	r3, r3, #384	; 0x180
 8002aae:	60d3      	str	r3, [r2, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8002ab0:	f002 feea 	bl	8005888 <HAL_RTC_AlarmAEventCallback>
#endif
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002ab4:	6822      	ldr	r2, [r4, #0]
 8002ab6:	6893      	ldr	r3, [r2, #8]
 8002ab8:	0499      	lsls	r1, r3, #18
 8002aba:	d50a      	bpl.n	8002ad2 <HAL_RTC_AlarmIRQHandler+0x46>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002abc:	68d3      	ldr	r3, [r2, #12]
 8002abe:	059b      	lsls	r3, r3, #22
 8002ac0:	d507      	bpl.n	8002ad2 <HAL_RTC_AlarmIRQHandler+0x46>
    {
      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002ac2:	68d3      	ldr	r3, [r2, #12]
 8002ac4:	b2db      	uxtb	r3, r3
 8002ac6:	f463 7320 	orn	r3, r3, #640	; 0x280
 8002aca:	60d3      	str	r3, [r2, #12]

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002acc:	4620      	mov	r0, r4
 8002ace:	f000 faaa 	bl	8003026 <HAL_RTCEx_AlarmBEventCallback>
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
 8002ad8:	bd10      	pop	{r4, pc}
 8002ada:	bf00      	nop
 8002adc:	40010400 	.word	0x40010400

08002ae0 <HAL_RTC_WaitForSynchro>:

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002ae0:	6802      	ldr	r2, [r0, #0]
{
 8002ae2:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8002ae4:	68d3      	ldr	r3, [r2, #12]
 8002ae6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002aea:	60d3      	str	r3, [r2, #12]
{
 8002aec:	4604      	mov	r4, r0
#endif

  tickstart = HAL_GetTick();
 8002aee:	f7fd fd85 	bl	80005fc <HAL_GetTick>
 8002af2:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx)
  while((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002af4:	6823      	ldr	r3, [r4, #0]
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	069b      	lsls	r3, r3, #26
 8002afa:	d501      	bpl.n	8002b00 <HAL_RTC_WaitForSynchro+0x20>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8002afc:	2000      	movs	r0, #0
 8002afe:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002b00:	f7fd fd7c 	bl	80005fc <HAL_GetTick>
 8002b04:	1b40      	subs	r0, r0, r5
 8002b06:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002b0a:	d9f3      	bls.n	8002af4 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8002b0c:	2003      	movs	r0, #3
}
 8002b0e:	bd38      	pop	{r3, r4, r5, pc}

08002b10 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8002b10:	b538      	push	{r3, r4, r5, lr}
        return HAL_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002b12:	6803      	ldr	r3, [r0, #0]
 8002b14:	68da      	ldr	r2, [r3, #12]
 8002b16:	0652      	lsls	r2, r2, #25
{
 8002b18:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002b1a:	d501      	bpl.n	8002b20 <RTC_EnterInitMode+0x10>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) */

  return HAL_OK;
 8002b1c:	2000      	movs	r0, #0
 8002b1e:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8002b20:	f04f 32ff 	mov.w	r2, #4294967295
 8002b24:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002b26:	f7fd fd69 	bl	80005fc <HAL_GetTick>
 8002b2a:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8002b2c:	6823      	ldr	r3, [r4, #0]
 8002b2e:	68db      	ldr	r3, [r3, #12]
 8002b30:	065b      	lsls	r3, r3, #25
 8002b32:	d4f3      	bmi.n	8002b1c <RTC_EnterInitMode+0xc>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 8002b34:	f7fd fd62 	bl	80005fc <HAL_GetTick>
 8002b38:	1b40      	subs	r0, r0, r5
 8002b3a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002b3e:	d9f5      	bls.n	8002b2c <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8002b40:	2003      	movs	r0, #3
}
 8002b42:	bd38      	pop	{r3, r4, r5, pc}

08002b44 <HAL_RTC_Init>:
{
 8002b44:	b538      	push	{r3, r4, r5, lr}
  if(hrtc != NULL)
 8002b46:	4604      	mov	r4, r0
 8002b48:	b1d8      	cbz	r0, 8002b82 <HAL_RTC_Init+0x3e>
    if(hrtc->State == HAL_RTC_STATE_RESET)
 8002b4a:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002b4e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b52:	b91b      	cbnz	r3, 8002b5c <HAL_RTC_Init+0x18>
      hrtc->Lock = HAL_UNLOCKED;
 8002b54:	f880 2020 	strb.w	r2, [r0, #32]
      HAL_RTC_MspInit(hrtc);
 8002b58:	f002 ff08 	bl	800596c <HAL_RTC_MspInit>
    hrtc->State = HAL_RTC_STATE_BUSY;
 8002b5c:	2302      	movs	r3, #2
 8002b5e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002b62:	6823      	ldr	r3, [r4, #0]
 8002b64:	22ca      	movs	r2, #202	; 0xca
 8002b66:	625a      	str	r2, [r3, #36]	; 0x24
 8002b68:	2253      	movs	r2, #83	; 0x53
 8002b6a:	625a      	str	r2, [r3, #36]	; 0x24
    if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002b6c:	4620      	mov	r0, r4
 8002b6e:	f7ff ffcf 	bl	8002b10 <RTC_EnterInitMode>
 8002b72:	6823      	ldr	r3, [r4, #0]
 8002b74:	4605      	mov	r5, r0
 8002b76:	b138      	cbz	r0, 8002b88 <HAL_RTC_Init+0x44>
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002b78:	22ff      	movs	r2, #255	; 0xff
 8002b7a:	625a      	str	r2, [r3, #36]	; 0x24
          hrtc->State = HAL_RTC_STATE_ERROR;
 8002b7c:	2304      	movs	r3, #4
 8002b7e:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  HAL_StatusTypeDef status = HAL_ERROR;
 8002b82:	2501      	movs	r5, #1
}
 8002b84:	4628      	mov	r0, r5
 8002b86:	bd38      	pop	{r3, r4, r5, pc}
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002b88:	689a      	ldr	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002b8a:	6920      	ldr	r0, [r4, #16]
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8002b8c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8002b90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b94:	609a      	str	r2, [r3, #8]
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002b96:	6862      	ldr	r2, [r4, #4]
 8002b98:	6899      	ldr	r1, [r3, #8]
 8002b9a:	4302      	orrs	r2, r0
 8002b9c:	69a0      	ldr	r0, [r4, #24]
 8002b9e:	4302      	orrs	r2, r0
 8002ba0:	430a      	orrs	r2, r1
 8002ba2:	609a      	str	r2, [r3, #8]
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 8002ba4:	68e2      	ldr	r2, [r4, #12]
 8002ba6:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002ba8:	691a      	ldr	r2, [r3, #16]
 8002baa:	68a1      	ldr	r1, [r4, #8]
 8002bac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8002bb0:	611a      	str	r2, [r3, #16]
      CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002bb2:	68da      	ldr	r2, [r3, #12]
 8002bb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bb8:	60da      	str	r2, [r3, #12]
      if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	069b      	lsls	r3, r3, #26
 8002bbe:	d405      	bmi.n	8002bcc <HAL_RTC_Init+0x88>
        if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002bc0:	4620      	mov	r0, r4
 8002bc2:	f7ff ff8d 	bl	8002ae0 <HAL_RTC_WaitForSynchro>
 8002bc6:	b108      	cbz	r0, 8002bcc <HAL_RTC_Init+0x88>
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	e7d5      	b.n	8002b78 <HAL_RTC_Init+0x34>
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002bcc:	6823      	ldr	r3, [r4, #0]
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002bce:	6960      	ldr	r0, [r4, #20]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 8002bd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002bd2:	f022 0203 	bic.w	r2, r2, #3
 8002bd6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8002bd8:	69e2      	ldr	r2, [r4, #28]
 8002bda:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 8002bdc:	4302      	orrs	r2, r0
 8002bde:	430a      	orrs	r2, r1
 8002be0:	64da      	str	r2, [r3, #76]	; 0x4c
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002be2:	22ff      	movs	r2, #255	; 0xff
 8002be4:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_READY;
 8002be6:	2301      	movs	r3, #1
 8002be8:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  return status;
 8002bec:	e7ca      	b.n	8002b84 <HAL_RTC_Init+0x40>

08002bee <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8002bee:	2300      	movs	r3, #0
  uint8_t temp = Value;

  while(temp >= 10U)
 8002bf0:	2809      	cmp	r0, #9
 8002bf2:	d803      	bhi.n	8002bfc <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    temp -= 10U;
  }

  return  ((uint8_t)(bcdhigh << 4U) | temp);
 8002bf4:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8002bf8:	b2c0      	uxtb	r0, r0
 8002bfa:	4770      	bx	lr
    temp -= 10U;
 8002bfc:	380a      	subs	r0, #10
    bcdhigh++;
 8002bfe:	3301      	adds	r3, #1
    temp -= 10U;
 8002c00:	b2c0      	uxtb	r0, r0
 8002c02:	e7f5      	b.n	8002bf0 <RTC_ByteToBcd2+0x2>

08002c04 <HAL_RTC_SetDate>:
{
 8002c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8002c06:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002c0a:	2b01      	cmp	r3, #1
{
 8002c0c:	4605      	mov	r5, r0
 8002c0e:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 8002c12:	d034      	beq.n	8002c7e <HAL_RTC_SetDate+0x7a>
 8002c14:	2301      	movs	r3, #1
 8002c16:	f880 3020 	strb.w	r3, [r0, #32]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002c1a:	f880 6021 	strb.w	r6, [r0, #33]	; 0x21
 8002c1e:	784b      	ldrb	r3, [r1, #1]
 8002c20:	78c8      	ldrb	r0, [r1, #3]
 8002c22:	788e      	ldrb	r6, [r1, #2]
 8002c24:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8002c26:	2a00      	cmp	r2, #0
 8002c28:	d14e      	bne.n	8002cc8 <HAL_RTC_SetDate+0xc4>
 8002c2a:	06da      	lsls	r2, r3, #27
 8002c2c:	d503      	bpl.n	8002c36 <HAL_RTC_SetDate+0x32>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8002c2e:	f023 0310 	bic.w	r3, r3, #16
 8002c32:	330a      	adds	r3, #10
 8002c34:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002c36:	f7ff ffda 	bl	8002bee <RTC_ByteToBcd2>
 8002c3a:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002c3c:	7848      	ldrb	r0, [r1, #1]
 8002c3e:	f7ff ffd6 	bl	8002bee <RTC_ByteToBcd2>
 8002c42:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8002c44:	4630      	mov	r0, r6
 8002c46:	f7ff ffd2 	bl	8002bee <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8002c4a:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 8002c4e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8002c52:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002c56:	682b      	ldr	r3, [r5, #0]
 8002c58:	22ca      	movs	r2, #202	; 0xca
 8002c5a:	625a      	str	r2, [r3, #36]	; 0x24
 8002c5c:	2253      	movs	r2, #83	; 0x53
 8002c5e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002c60:	4628      	mov	r0, r5
 8002c62:	f7ff ff55 	bl	8002b10 <RTC_EnterInitMode>
 8002c66:	682b      	ldr	r3, [r5, #0]
 8002c68:	4606      	mov	r6, r0
 8002c6a:	b150      	cbz	r0, 8002c82 <HAL_RTC_SetDate+0x7e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002c6c:	22ff      	movs	r2, #255	; 0xff
 8002c6e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002c70:	2304      	movs	r3, #4
 8002c72:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002c76:	2300      	movs	r3, #0
 8002c78:	f885 3020 	strb.w	r3, [r5, #32]
        return HAL_ERROR;
 8002c7c:	2601      	movs	r6, #1
}
 8002c7e:	4630      	mov	r0, r6
 8002c80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002c82:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8002c86:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8002c8a:	605c      	str	r4, [r3, #4]
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002c8c:	68da      	ldr	r2, [r3, #12]
 8002c8e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c92:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002c94:	689b      	ldr	r3, [r3, #8]
 8002c96:	069b      	lsls	r3, r3, #26
 8002c98:	d40c      	bmi.n	8002cb4 <HAL_RTC_SetDate+0xb0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002c9a:	4628      	mov	r0, r5
 8002c9c:	f7ff ff20 	bl	8002ae0 <HAL_RTC_WaitForSynchro>
 8002ca0:	b140      	cbz	r0, 8002cb4 <HAL_RTC_SetDate+0xb0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ca2:	682b      	ldr	r3, [r5, #0]
 8002ca4:	22ff      	movs	r2, #255	; 0xff
 8002ca6:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002ca8:	2304      	movs	r3, #4
 8002caa:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002cae:	f885 6020 	strb.w	r6, [r5, #32]
 8002cb2:	e7e3      	b.n	8002c7c <HAL_RTC_SetDate+0x78>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002cb4:	682b      	ldr	r3, [r5, #0]
 8002cb6:	22ff      	movs	r2, #255	; 0xff
 8002cb8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f885 3020 	strb.w	r3, [r5, #32]
    return HAL_OK;
 8002cc6:	e7da      	b.n	8002c7e <HAL_RTC_SetDate+0x7a>
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002cc8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002cca:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8002cce:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8002cd0:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8002cd4:	e7bf      	b.n	8002c56 <HAL_RTC_SetDate+0x52>

08002cd6 <HAL_RTC_SetTime>:
  __HAL_LOCK(hrtc);
 8002cd6:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002cda:	2b01      	cmp	r3, #1
{
 8002cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002ce0:	4605      	mov	r5, r0
 8002ce2:	460e      	mov	r6, r1
 8002ce4:	4690      	mov	r8, r2
 8002ce6:	f04f 0702 	mov.w	r7, #2
  __HAL_LOCK(hrtc);
 8002cea:	d017      	beq.n	8002d1c <HAL_RTC_SetTime+0x46>
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cec:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002cee:	f880 7021 	strb.w	r7, [r0, #33]	; 0x21
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cf2:	22ca      	movs	r2, #202	; 0xca
  __HAL_LOCK(hrtc);
 8002cf4:	2401      	movs	r4, #1
 8002cf6:	f880 4020 	strb.w	r4, [r0, #32]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002cfa:	625a      	str	r2, [r3, #36]	; 0x24
 8002cfc:	2253      	movs	r2, #83	; 0x53
 8002cfe:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8002d00:	f7ff ff06 	bl	8002b10 <RTC_EnterInitMode>
 8002d04:	682b      	ldr	r3, [r5, #0]
 8002d06:	4607      	mov	r7, r0
 8002d08:	b158      	cbz	r0, 8002d22 <HAL_RTC_SetTime+0x4c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d0a:	22ff      	movs	r2, #255	; 0xff
 8002d0c:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8002d0e:	2304      	movs	r3, #4
 8002d10:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
    __HAL_UNLOCK(hrtc);
 8002d14:	2300      	movs	r3, #0
 8002d16:	f885 3020 	strb.w	r3, [r5, #32]
        return HAL_ERROR;
 8002d1a:	2701      	movs	r7, #1
}
 8002d1c:	4638      	mov	r0, r7
 8002d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d22:	7830      	ldrb	r0, [r6, #0]
 8002d24:	7874      	ldrb	r4, [r6, #1]
 8002d26:	78b1      	ldrb	r1, [r6, #2]
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002d28:	689b      	ldr	r3, [r3, #8]
    if(Format == RTC_FORMAT_BIN)
 8002d2a:	f1b8 0f00 	cmp.w	r8, #0
 8002d2e:	d138      	bne.n	8002da2 <HAL_RTC_SetTime+0xcc>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002d30:	065a      	lsls	r2, r3, #25
        sTime->TimeFormat = 0x00U;
 8002d32:	bf58      	it	pl
 8002d34:	70f7      	strbpl	r7, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002d36:	f7ff ff5a 	bl	8002bee <RTC_ByteToBcd2>
 8002d3a:	4602      	mov	r2, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	f7ff ff56 	bl	8002bee <RTC_ByteToBcd2>
 8002d42:	4604      	mov	r4, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos ) | \
 8002d44:	4608      	mov	r0, r1
 8002d46:	f7ff ff52 	bl	8002bee <RTC_ByteToBcd2>
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002d4a:	78f3      	ldrb	r3, [r6, #3]
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002d4c:	ea40 5083 	orr.w	r0, r0, r3, lsl #22
 8002d50:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8002d54:	ea40 2004 	orr.w	r0, r0, r4, lsl #8
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002d58:	682b      	ldr	r3, [r5, #0]
 8002d5a:	f000 307f 	and.w	r0, r0, #2139062143	; 0x7f7f7f7f
 8002d5e:	f020 40fe 	bic.w	r0, r0, #2130706432	; 0x7f000000
 8002d62:	6018      	str	r0, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002d64:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002d66:	6930      	ldr	r0, [r6, #16]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8002d68:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002d6c:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002d6e:	68f2      	ldr	r2, [r6, #12]
 8002d70:	6899      	ldr	r1, [r3, #8]
 8002d72:	4302      	orrs	r2, r0
 8002d74:	430a      	orrs	r2, r1
 8002d76:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002d78:	68da      	ldr	r2, [r3, #12]
 8002d7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d7e:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == 0U)
 8002d80:	689c      	ldr	r4, [r3, #8]
 8002d82:	f014 0420 	ands.w	r4, r4, #32
 8002d86:	d118      	bne.n	8002dba <HAL_RTC_SetTime+0xe4>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002d88:	4628      	mov	r0, r5
 8002d8a:	f7ff fea9 	bl	8002ae0 <HAL_RTC_WaitForSynchro>
 8002d8e:	b1a0      	cbz	r0, 8002dba <HAL_RTC_SetTime+0xe4>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002d90:	682b      	ldr	r3, [r5, #0]
 8002d92:	22ff      	movs	r2, #255	; 0xff
 8002d94:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002d96:	2304      	movs	r3, #4
 8002d98:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002d9c:	f885 4020 	strb.w	r4, [r5, #32]
 8002da0:	e7bb      	b.n	8002d1a <HAL_RTC_SetTime+0x44>
      if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002da2:	065b      	lsls	r3, r3, #25
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002da4:	ea4f 2404 	mov.w	r4, r4, lsl #8
        sTime->TimeFormat = 0x00U;
 8002da8:	bf58      	it	pl
 8002daa:	70f7      	strbpl	r7, [r6, #3]
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002dac:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002db0:	78f4      	ldrb	r4, [r6, #3]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002db2:	4308      	orrs	r0, r1
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8002db4:	ea40 5084 	orr.w	r0, r0, r4, lsl #22
 8002db8:	e7ce      	b.n	8002d58 <HAL_RTC_SetTime+0x82>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002dba:	682b      	ldr	r3, [r5, #0]
 8002dbc:	22ff      	movs	r2, #255	; 0xff
 8002dbe:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	f885 3021 	strb.w	r3, [r5, #33]	; 0x21
   __HAL_UNLOCK(hrtc);
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	f885 3020 	strb.w	r3, [r5, #32]
   return HAL_OK;
 8002dcc:	e7a6      	b.n	8002d1c <HAL_RTC_SetTime+0x46>
	...

08002dd0 <HAL_RTC_SetAlarm_IT>:
  __HAL_LOCK(hrtc);
 8002dd0:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002dd4:	2b01      	cmp	r3, #1
{
 8002dd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002dda:	4604      	mov	r4, r0
 8002ddc:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hrtc);
 8002de0:	d067      	beq.n	8002eb2 <HAL_RTC_SetAlarm_IT+0xe2>
 8002de2:	2301      	movs	r3, #1
 8002de4:	f884 3020 	strb.w	r3, [r4, #32]
 8002de8:	6823      	ldr	r3, [r4, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002dea:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
 8002dee:	7808      	ldrb	r0, [r1, #0]
 8002df0:	f891 9001 	ldrb.w	r9, [r1, #1]
 8002df4:	788d      	ldrb	r5, [r1, #2]
 8002df6:	f891 8020 	ldrb.w	r8, [r1, #32]
 8002dfa:	69ce      	ldr	r6, [r1, #28]
 8002dfc:	694f      	ldr	r7, [r1, #20]
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002dfe:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 8002e00:	2a00      	cmp	r2, #0
 8002e02:	d158      	bne.n	8002eb6 <HAL_RTC_SetAlarm_IT+0xe6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002e04:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002e08:	bf08      	it	eq
 8002e0a:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002e0c:	f7ff feef 	bl	8002bee <RTC_ByteToBcd2>
 8002e10:	4682      	mov	sl, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8002e12:	4648      	mov	r0, r9
 8002e14:	f7ff feeb 	bl	8002bee <RTC_ByteToBcd2>
 8002e18:	4602      	mov	r2, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8002e1a:	4628      	mov	r0, r5
 8002e1c:	f7ff fee7 	bl	8002bee <RTC_ByteToBcd2>
 8002e20:	4681      	mov	r9, r0
              ((uint32_t)(RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos)) | \
 8002e22:	4640      	mov	r0, r8
 8002e24:	f7ff fee3 	bl	8002bee <RTC_ByteToBcd2>
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat << RTC_ALRMAR_PM_Pos)) | \
 8002e28:	78cd      	ldrb	r5, [r1, #3]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002e2a:	433e      	orrs	r6, r7
 8002e2c:	ea46 5585 	orr.w	r5, r6, r5, lsl #22
 8002e30:	ea45 0509 	orr.w	r5, r5, r9
 8002e34:	ea45 450a 	orr.w	r5, r5, sl, lsl #16
 8002e38:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 8002e3c:	ea45 6500 	orr.w	r5, r5, r0, lsl #24
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002e40:	698b      	ldr	r3, [r1, #24]
 8002e42:	684e      	ldr	r6, [r1, #4]
 8002e44:	431e      	orrs	r6, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002e46:	6823      	ldr	r3, [r4, #0]
 8002e48:	22ca      	movs	r2, #202	; 0xca
 8002e4a:	625a      	str	r2, [r3, #36]	; 0x24
 8002e4c:	2253      	movs	r2, #83	; 0x53
 8002e4e:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002e50:	6a4a      	ldr	r2, [r1, #36]	; 0x24
 8002e52:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002e56:	689a      	ldr	r2, [r3, #8]
  if(sAlarm->Alarm == RTC_ALARM_A)
 8002e58:	d14f      	bne.n	8002efa <HAL_RTC_SetAlarm_IT+0x12a>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002e5a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002e5e:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	b2d2      	uxtb	r2, r2
 8002e64:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002e68:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002e6a:	f7fd fbc7 	bl	80005fc <HAL_GetTick>
 8002e6e:	4680      	mov	r8, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002e70:	6823      	ldr	r3, [r4, #0]
 8002e72:	68df      	ldr	r7, [r3, #12]
 8002e74:	f017 0701 	ands.w	r7, r7, #1
 8002e78:	d02e      	beq.n	8002ed8 <HAL_RTC_SetAlarm_IT+0x108>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8002e7a:	61dd      	str	r5, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8002e7c:	645e      	str	r6, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e84:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 8002e86:	689a      	ldr	r2, [r3, #8]
 8002e88:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002e8c:	609a      	str	r2, [r3, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002e8e:	4b2c      	ldr	r3, [pc, #176]	; (8002f40 <HAL_RTC_SetAlarm_IT+0x170>)
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e96:	601a      	str	r2, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8002e98:	689a      	ldr	r2, [r3, #8]
 8002e9a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8002e9e:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ea0:	6823      	ldr	r3, [r4, #0]
 8002ea2:	22ff      	movs	r2, #255	; 0xff
 8002ea4:	625a      	str	r2, [r3, #36]	; 0x24
  __HAL_UNLOCK(hrtc);
 8002ea6:	2000      	movs	r0, #0
  hrtc->State = HAL_RTC_STATE_READY;
 8002ea8:	2301      	movs	r3, #1
 8002eaa:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
  __HAL_UNLOCK(hrtc);
 8002eae:	f884 0020 	strb.w	r0, [r4, #32]
}
 8002eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002eb6:	f013 0340 	ands.w	r3, r3, #64	; 0x40
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002eba:	ea46 0607 	orr.w	r6, r6, r7
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002ebe:	bf08      	it	eq
 8002ec0:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002ec2:	4335      	orrs	r5, r6
 8002ec4:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8002ec8:	78c8      	ldrb	r0, [r1, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8002eca:	ea45 2509 	orr.w	r5, r5, r9, lsl #8
 8002ece:	ea45 5580 	orr.w	r5, r5, r0, lsl #22
 8002ed2:	ea45 6508 	orr.w	r5, r5, r8, lsl #24
 8002ed6:	e7b3      	b.n	8002e40 <HAL_RTC_SetAlarm_IT+0x70>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002ed8:	f7fd fb90 	bl	80005fc <HAL_GetTick>
 8002edc:	eba0 0008 	sub.w	r0, r0, r8
 8002ee0:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002ee4:	d9c4      	bls.n	8002e70 <HAL_RTC_SetAlarm_IT+0xa0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002ee6:	6823      	ldr	r3, [r4, #0]
 8002ee8:	22ff      	movs	r2, #255	; 0xff
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002eea:	2003      	movs	r0, #3
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002eec:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002eee:	f884 0021 	strb.w	r0, [r4, #33]	; 0x21
        __HAL_UNLOCK(hrtc);
 8002ef2:	f884 7020 	strb.w	r7, [r4, #32]
        return HAL_TIMEOUT;
 8002ef6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002efa:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002efe:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002f00:	68da      	ldr	r2, [r3, #12]
 8002f02:	b2d2      	uxtb	r2, r2
 8002f04:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002f08:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8002f0a:	f7fd fb77 	bl	80005fc <HAL_GetTick>
 8002f0e:	4680      	mov	r8, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002f10:	6823      	ldr	r3, [r4, #0]
 8002f12:	68df      	ldr	r7, [r3, #12]
 8002f14:	f017 0702 	ands.w	r7, r7, #2
 8002f18:	d009      	beq.n	8002f2e <HAL_RTC_SetAlarm_IT+0x15e>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002f1a:	621d      	str	r5, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 8002f1c:	649e      	str	r6, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002f1e:	689a      	ldr	r2, [r3, #8]
 8002f20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f24:	609a      	str	r2, [r3, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002f26:	689a      	ldr	r2, [r3, #8]
 8002f28:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002f2c:	e7ae      	b.n	8002e8c <HAL_RTC_SetAlarm_IT+0xbc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8002f2e:	f7fd fb65 	bl	80005fc <HAL_GetTick>
 8002f32:	eba0 0008 	sub.w	r0, r0, r8
 8002f36:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8002f3a:	d9e9      	bls.n	8002f10 <HAL_RTC_SetAlarm_IT+0x140>
 8002f3c:	e7d3      	b.n	8002ee6 <HAL_RTC_SetAlarm_IT+0x116>
 8002f3e:	bf00      	nop
 8002f40:	40010400 	.word	0x40010400

08002f44 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8002f44:	0903      	lsrs	r3, r0, #4
 8002f46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & 0x0FU));
 8002f4a:	f000 000f 	and.w	r0, r0, #15
 8002f4e:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8002f52:	b2c0      	uxtb	r0, r0
 8002f54:	4770      	bx	lr

08002f56 <HAL_RTC_GetTime>:
{
 8002f56:	b538      	push	{r3, r4, r5, lr}
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002f58:	6803      	ldr	r3, [r0, #0]
 8002f5a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8002f5c:	6048      	str	r0, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002f5e:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002f60:	681c      	ldr	r4, [r3, #0]
 8002f62:	f004 337f 	and.w	r3, r4, #2139062143	; 0x7f7f7f7f
 8002f66:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002f6a:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002f6e:	f3c3 2506 	ubfx	r5, r3, #8, #7
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002f72:	6088      	str	r0, [r1, #8]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002f74:	f004 047f 	and.w	r4, r4, #127	; 0x7f
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002f78:	f3c3 4005 	ubfx	r0, r3, #16, #6
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002f7c:	0d9b      	lsrs	r3, r3, #22
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8002f7e:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002f80:	704d      	strb	r5, [r1, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8002f82:	708c      	strb	r4, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8002f84:	70cb      	strb	r3, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8002f86:	b952      	cbnz	r2, 8002f9e <HAL_RTC_GetTime+0x48>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002f88:	f7ff ffdc 	bl	8002f44 <RTC_Bcd2ToByte>
 8002f8c:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002f8e:	4628      	mov	r0, r5
 8002f90:	f7ff ffd8 	bl	8002f44 <RTC_Bcd2ToByte>
 8002f94:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002f96:	4620      	mov	r0, r4
 8002f98:	f7ff ffd4 	bl	8002f44 <RTC_Bcd2ToByte>
 8002f9c:	7088      	strb	r0, [r1, #2]
}
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	bd38      	pop	{r3, r4, r5, pc}

08002fa2 <HAL_RTC_GetDate>:
{
 8002fa2:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8002fa4:	6803      	ldr	r3, [r0, #0]
 8002fa6:	685c      	ldr	r4, [r3, #4]
 8002fa8:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
 8002fac:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002fb0:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002fb2:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002fb6:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002fba:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year =  (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8002fbe:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8002fc0:	704d      	strb	r5, [r1, #1]
  sDate->Date =  (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8002fc2:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8002fc4:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8002fc6:	b952      	cbnz	r2, 8002fde <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002fc8:	f7ff ffbc 	bl	8002f44 <RTC_Bcd2ToByte>
 8002fcc:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002fce:	4628      	mov	r0, r5
 8002fd0:	f7ff ffb8 	bl	8002f44 <RTC_Bcd2ToByte>
 8002fd4:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	f7ff ffb4 	bl	8002f44 <RTC_Bcd2ToByte>
 8002fdc:	7088      	strb	r0, [r1, #2]
}
 8002fde:	2000      	movs	r0, #0
 8002fe0:	bd38      	pop	{r3, r4, r5, pc}

08002fe2 <HAL_RTCEx_SetCalibrationOutPut>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(CalibOutput));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002fe2:	f890 3020 	ldrb.w	r3, [r0, #32]
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	f04f 0302 	mov.w	r3, #2
 8002fec:	d019      	beq.n	8003022 <HAL_RTCEx_SetCalibrationOutPut+0x40>

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002fee:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002ff2:	6803      	ldr	r3, [r0, #0]
 8002ff4:	22ca      	movs	r2, #202	; 0xca
 8002ff6:	625a      	str	r2, [r3, #36]	; 0x24
 8002ff8:	2253      	movs	r2, #83	; 0x53
 8002ffa:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear flags before config */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_COSEL;
 8002ffc:	689a      	ldr	r2, [r3, #8]
 8002ffe:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8003002:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  hrtc->Instance->CR |= (uint32_t)CalibOutput;
 8003004:	689a      	ldr	r2, [r3, #8]
 8003006:	4311      	orrs	r1, r2
 8003008:	6099      	str	r1, [r3, #8]

  __HAL_RTC_CALIBRATION_OUTPUT_ENABLE(hrtc);
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003010:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003012:	22ff      	movs	r2, #255	; 0xff
 8003014:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8003016:	2301      	movs	r3, #1
 8003018:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800301c:	2300      	movs	r3, #0
 800301e:	f880 3020 	strb.w	r3, [r0, #32]
  __HAL_LOCK(hrtc);
 8003022:	4618      	mov	r0, r3

  return HAL_OK;
}
 8003024:	4770      	bx	lr

08003026 <HAL_RTCEx_AlarmBEventCallback>:
 8003026:	4770      	bx	lr

08003028 <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800302c:	b087      	sub	sp, #28
 800302e:	4604      	mov	r4, r0
 8003030:	460d      	mov	r5, r1
 8003032:	4690      	mov	r8, r2
 8003034:	4699      	mov	r9, r3
 8003036:	9f10      	ldr	r7, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003038:	f7fd fae0 	bl	80005fc <HAL_GetTick>
 800303c:	4606      	mov	r6, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 800303e:	b92d      	cbnz	r5, 800304c <HAL_SD_ReadBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003040:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003042:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003046:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003048:	2001      	movs	r0, #1
 800304a:	e010      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 800304c:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8003050:	b2c0      	uxtb	r0, r0
 8003052:	2801      	cmp	r0, #1
 8003054:	f040 80e9 	bne.w	800322a <HAL_SD_ReadBlocks+0x202>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003058:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800305a:	eb08 0309 	add.w	r3, r8, r9
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800305e:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003060:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003062:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003064:	d906      	bls.n	8003074 <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003066:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003068:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800306c:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 800306e:	b007      	add	sp, #28
 8003070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8003074:	2303      	movs	r3, #3
 8003076:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800307a:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800307c:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 800307e:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003080:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003082:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8003086:	bf18      	it	ne
 8003088:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800308c:	f001 f825 	bl	80040da <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003090:	b148      	cbz	r0, 80030a6 <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003092:	6823      	ldr	r3, [r4, #0]
 8003094:	4a67      	ldr	r2, [pc, #412]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 8003096:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8003098:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800309a:	4318      	orrs	r0, r3
 800309c:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800309e:	2001      	movs	r0, #1
 80030a0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80030a4:	e7e3      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80030a6:	f04f 33ff 	mov.w	r3, #4294967295
 80030aa:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80030ac:	ea4f 2349 	mov.w	r3, r9, lsl #9
 80030b0:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80030b2:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80030b4:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80030b6:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80030ba:	f04f 0b02 	mov.w	fp, #2
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80030be:	4669      	mov	r1, sp
 80030c0:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80030c2:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 80030c4:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80030c8:	f8cd a014 	str.w	sl, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80030cc:	f000 fff3 	bl	80040b6 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80030d0:	45d1      	cmp	r9, sl
 80030d2:	d913      	bls.n	80030fc <HAL_SD_ReadBlocks+0xd4>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 80030d4:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 80030d8:	4641      	mov	r1, r8
 80030da:	6820      	ldr	r0, [r4, #0]
 80030dc:	f001 f82d 	bl	800413a <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80030e0:	2800      	cmp	r0, #0
 80030e2:	d03e      	beq.n	8003162 <HAL_SD_ReadBlocks+0x13a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80030e4:	6823      	ldr	r3, [r4, #0]
 80030e6:	4a53      	ldr	r2, [pc, #332]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 80030e8:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80030ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80030ec:	4318      	orrs	r0, r3
 80030ee:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 80030f0:	2001      	movs	r0, #1
        hsd->Context = SD_CONTEXT_NONE;
 80030f2:	2300      	movs	r3, #0
        hsd->State= HAL_SD_STATE_READY;
 80030f4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 80030f8:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 80030fa:	e7b8      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 80030fc:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8003100:	4641      	mov	r1, r8
 8003102:	6820      	ldr	r0, [r4, #0]
 8003104:	f001 f801 	bl	800410a <SDMMC_CmdReadSingleBlock>
 8003108:	e7ea      	b.n	80030e0 <HAL_SD_ReadBlocks+0xb8>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800310a:	041a      	lsls	r2, r3, #16
 800310c:	d516      	bpl.n	800313c <HAL_SD_ReadBlocks+0x114>
 800310e:	f105 0804 	add.w	r8, r5, #4
 8003112:	f105 0a24 	add.w	sl, r5, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 8003116:	6820      	ldr	r0, [r4, #0]
 8003118:	f000 ffa8 	bl	800406c <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 800311c:	0a03      	lsrs	r3, r0, #8
          *tempbuff = (uint8_t)(data & 0xFFU);
 800311e:	f808 0c04 	strb.w	r0, [r8, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8003122:	f808 3c03 	strb.w	r3, [r8, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8003126:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8003128:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 800312a:	f808 3c02 	strb.w	r3, [r8, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 800312e:	f808 0c01 	strb.w	r0, [r8, #-1]
 8003132:	f108 0804 	add.w	r8, r8, #4
        for(count = 0U; count < 8U; count++)
 8003136:	45d0      	cmp	r8, sl
 8003138:	d1ed      	bne.n	8003116 <HAL_SD_ReadBlocks+0xee>
 800313a:	3520      	adds	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 800313c:	f7fd fa5e 	bl	80005fc <HAL_GetTick>
 8003140:	1b80      	subs	r0, r0, r6
 8003142:	42b8      	cmp	r0, r7
 8003144:	d30d      	bcc.n	8003162 <HAL_SD_ReadBlocks+0x13a>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	4a3a      	ldr	r2, [pc, #232]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 800314a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800314c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800314e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003152:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8003154:	2301      	movs	r3, #1
 8003156:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800315a:	2300      	movs	r3, #0
 800315c:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 800315e:	2003      	movs	r0, #3
 8003160:	e785      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8003162:	6820      	ldr	r0, [r4, #0]
 8003164:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003166:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 800316a:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800316c:	d0cd      	beq.n	800310a <HAL_SD_ReadBlocks+0xe2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 800316e:	05db      	lsls	r3, r3, #23
 8003170:	d509      	bpl.n	8003186 <HAL_SD_ReadBlocks+0x15e>
 8003172:	f1b9 0f01 	cmp.w	r9, #1
 8003176:	d906      	bls.n	8003186 <HAL_SD_ReadBlocks+0x15e>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003178:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800317a:	2b03      	cmp	r3, #3
 800317c:	d003      	beq.n	8003186 <HAL_SD_ReadBlocks+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800317e:	f001 f825 	bl	80041cc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8003182:	2800      	cmp	r0, #0
 8003184:	d1ae      	bne.n	80030e4 <HAL_SD_ReadBlocks+0xbc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8003186:	6823      	ldr	r3, [r4, #0]
 8003188:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800318a:	f011 0108 	ands.w	r1, r1, #8
 800318e:	d006      	beq.n	800319e <HAL_SD_ReadBlocks+0x176>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003190:	4a28      	ldr	r2, [pc, #160]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 8003192:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8003194:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003196:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 800319a:	63a3      	str	r3, [r4, #56]	; 0x38
 800319c:	e7a8      	b.n	80030f0 <HAL_SD_ReadBlocks+0xc8>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800319e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80031a0:	f012 0202 	ands.w	r2, r2, #2
 80031a4:	d00a      	beq.n	80031bc <HAL_SD_ReadBlocks+0x194>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031a6:	4a23      	ldr	r2, [pc, #140]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 80031a8:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80031aa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031ac:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 80031ae:	f043 0302 	orr.w	r3, r3, #2
 80031b2:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031b4:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031b8:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80031ba:	e758      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 80031bc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80031be:	0689      	lsls	r1, r1, #26
 80031c0:	d525      	bpl.n	800320e <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80031c2:	491c      	ldr	r1, [pc, #112]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 80031c4:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80031c6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031c8:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80031ca:	f043 0320 	orr.w	r3, r3, #32
 80031ce:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80031d0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80031d4:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80031d6:	e74a      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
      data = SDMMC_ReadFIFO(hsd->Instance);
 80031d8:	f000 ff48 	bl	800406c <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80031dc:	0a03      	lsrs	r3, r0, #8
      *tempbuff = (uint8_t)(data & 0xFFU);
 80031de:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80031e2:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80031e6:	0c03      	lsrs	r3, r0, #16
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80031e8:	0e00      	lsrs	r0, r0, #24
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80031ea:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80031ee:	f805 0c01 	strb.w	r0, [r5, #-1]
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 80031f2:	f7fd fa03 	bl	80005fc <HAL_GetTick>
 80031f6:	1b80      	subs	r0, r0, r6
 80031f8:	4287      	cmp	r7, r0
 80031fa:	f105 0504 	add.w	r5, r5, #4
 80031fe:	d807      	bhi.n	8003210 <HAL_SD_ReadBlocks+0x1e8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 8003200:	6823      	ldr	r3, [r4, #0]
 8003202:	4a0c      	ldr	r2, [pc, #48]	; (8003234 <HAL_SD_ReadBlocks+0x20c>)
 8003204:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8003206:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003208:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800320c:	e7c5      	b.n	800319a <HAL_SD_ReadBlocks+0x172>
 800320e:	3504      	adds	r5, #4
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 8003210:	6820      	ldr	r0, [r4, #0]
 8003212:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003214:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 8003218:	d1de      	bne.n	80031d8 <HAL_SD_ReadBlocks+0x1b0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800321a:	f240 523a 	movw	r2, #1338	; 0x53a
 800321e:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003220:	2201      	movs	r2, #1
 8003222:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8003226:	4618      	mov	r0, r3
 8003228:	e721      	b.n	800306e <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 800322a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800322c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8003230:	e709      	b.n	8003046 <HAL_SD_ReadBlocks+0x1e>
 8003232:	bf00      	nop
 8003234:	004005ff 	.word	0x004005ff

08003238 <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8003238:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800323c:	b089      	sub	sp, #36	; 0x24
 800323e:	4604      	mov	r4, r0
 8003240:	460e      	mov	r6, r1
 8003242:	4691      	mov	r9, r2
 8003244:	461f      	mov	r7, r3
 8003246:	9d10      	ldr	r5, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8003248:	f7fd f9d8 	bl	80005fc <HAL_GetTick>
 800324c:	4680      	mov	r8, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 800324e:	b92e      	cbnz	r6, 800325c <HAL_SD_WriteBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8003250:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003252:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8003256:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8003258:	2001      	movs	r0, #1
 800325a:	e010      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 800325c:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8003260:	b2c0      	uxtb	r0, r0
 8003262:	2801      	cmp	r0, #1
 8003264:	f040 80b4 	bne.w	80033d0 <HAL_SD_WriteBlocks+0x198>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003268:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800326a:	eb09 0307 	add.w	r3, r9, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800326e:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003270:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003272:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8003274:	d906      	bls.n	8003284 <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8003276:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003278:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800327c:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 800327e:	b009      	add	sp, #36	; 0x24
 8003280:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8003284:	2303      	movs	r3, #3
 8003286:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800328a:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800328c:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 800328e:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8003290:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8003292:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8003296:	bf18      	it	ne
 8003298:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800329c:	f000 ff1d 	bl	80040da <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 80032a0:	b148      	cbz	r0, 80032b6 <HAL_SD_WriteBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80032a2:	6823      	ldr	r3, [r4, #0]
 80032a4:	4a4c      	ldr	r2, [pc, #304]	; (80033d8 <HAL_SD_WriteBlocks+0x1a0>)
 80032a6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80032a8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032aa:	4318      	orrs	r0, r3
 80032ac:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032ae:	2001      	movs	r0, #1
 80032b0:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 80032b4:	e7e3      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 80032b6:	f04f 33ff 	mov.w	r3, #4294967295
 80032ba:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 80032bc:	027b      	lsls	r3, r7, #9
 80032be:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 80032c0:	2390      	movs	r3, #144	; 0x90
 80032c2:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 80032c4:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 80032c6:	9006      	str	r0, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80032c8:	2301      	movs	r3, #1
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80032ca:	a902      	add	r1, sp, #8
 80032cc:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 80032ce:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 80032d0:	f000 fef1 	bl	80040b6 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 80032d4:	2f01      	cmp	r7, #1
 80032d6:	d913      	bls.n	8003300 <HAL_SD_WriteBlocks+0xc8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 80032d8:	2320      	movs	r3, #32
 80032da:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80032dc:	4649      	mov	r1, r9
 80032de:	6820      	ldr	r0, [r4, #0]
 80032e0:	f000 ff5b 	bl	800419a <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80032e4:	2800      	cmp	r0, #0
 80032e6:	d031      	beq.n	800334c <HAL_SD_WriteBlocks+0x114>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 80032e8:	6823      	ldr	r3, [r4, #0]
 80032ea:	4a3b      	ldr	r2, [pc, #236]	; (80033d8 <HAL_SD_WriteBlocks+0x1a0>)
 80032ec:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 80032ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80032f0:	4318      	orrs	r0, r3
 80032f2:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80032f4:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 80032f6:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 80032f8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80032fc:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80032fe:	e7be      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8003300:	2310      	movs	r3, #16
 8003302:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8003304:	4649      	mov	r1, r9
 8003306:	6820      	ldr	r0, [r4, #0]
 8003308:	f000 ff2f 	bl	800416a <SDMMC_CmdWriteSingleBlock>
 800330c:	e7ea      	b.n	80032e4 <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 800330e:	045a      	lsls	r2, r3, #17
 8003310:	d50a      	bpl.n	8003328 <HAL_SD_WriteBlocks+0xf0>
 8003312:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 8003316:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800331a:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 800331c:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 800331e:	a901      	add	r1, sp, #4
 8003320:	f000 fea7 	bl	8004072 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8003324:	45b1      	cmp	r9, r6
 8003326:	d1f6      	bne.n	8003316 <HAL_SD_WriteBlocks+0xde>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8003328:	f7fd f968 	bl	80005fc <HAL_GetTick>
 800332c:	eba0 0008 	sub.w	r0, r0, r8
 8003330:	42a8      	cmp	r0, r5
 8003332:	d30b      	bcc.n	800334c <HAL_SD_WriteBlocks+0x114>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8003334:	6823      	ldr	r3, [r4, #0]
 8003336:	4a28      	ldr	r2, [pc, #160]	; (80033d8 <HAL_SD_WriteBlocks+0x1a0>)
 8003338:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800333a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800333c:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800333e:	2301      	movs	r3, #1
 8003340:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8003344:	2300      	movs	r3, #0
 8003346:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8003348:	2003      	movs	r0, #3
 800334a:	e798      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 800334c:	6820      	ldr	r0, [r4, #0]
 800334e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003350:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8003354:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8003356:	d0da      	beq.n	800330e <HAL_SD_WriteBlocks+0xd6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8003358:	05db      	lsls	r3, r3, #23
 800335a:	d508      	bpl.n	800336e <HAL_SD_WriteBlocks+0x136>
 800335c:	2f01      	cmp	r7, #1
 800335e:	d906      	bls.n	800336e <HAL_SD_WriteBlocks+0x136>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8003360:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003362:	2b03      	cmp	r3, #3
 8003364:	d003      	beq.n	800336e <HAL_SD_WriteBlocks+0x136>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8003366:	f000 ff31 	bl	80041cc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800336a:	2800      	cmp	r0, #0
 800336c:	d1bc      	bne.n	80032e8 <HAL_SD_WriteBlocks+0xb0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800336e:	6823      	ldr	r3, [r4, #0]
 8003370:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003372:	f011 0108 	ands.w	r1, r1, #8
 8003376:	d006      	beq.n	8003386 <HAL_SD_WriteBlocks+0x14e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8003378:	4a17      	ldr	r2, [pc, #92]	; (80033d8 <HAL_SD_WriteBlocks+0x1a0>)
 800337a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800337c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800337e:	f043 0308 	orr.w	r3, r3, #8
 8003382:	63a3      	str	r3, [r4, #56]	; 0x38
 8003384:	e7b6      	b.n	80032f4 <HAL_SD_WriteBlocks+0xbc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8003386:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003388:	f012 0202 	ands.w	r2, r2, #2
 800338c:	d00a      	beq.n	80033a4 <HAL_SD_WriteBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800338e:	4a12      	ldr	r2, [pc, #72]	; (80033d8 <HAL_SD_WriteBlocks+0x1a0>)
 8003390:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003392:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8003394:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8003396:	f043 0302 	orr.w	r3, r3, #2
 800339a:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800339c:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033a0:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 80033a2:	e76c      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 80033a4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80033a6:	f010 0010 	ands.w	r0, r0, #16
 80033aa:	d00a      	beq.n	80033c2 <HAL_SD_WriteBlocks+0x18a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 80033ac:	490a      	ldr	r1, [pc, #40]	; (80033d8 <HAL_SD_WriteBlocks+0x1a0>)
 80033ae:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80033b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033b2:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80033b4:	f043 0310 	orr.w	r3, r3, #16
 80033b8:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80033ba:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80033be:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 80033c0:	e75d      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80033c2:	f240 523a 	movw	r2, #1338	; 0x53a
 80033c6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80033c8:	2301      	movs	r3, #1
 80033ca:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 80033ce:	e756      	b.n	800327e <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 80033d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80033d2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80033d6:	e73e      	b.n	8003256 <HAL_SD_WriteBlocks+0x1e>
 80033d8:	004005ff 	.word	0x004005ff

080033dc <HAL_SD_GetCardCSD>:
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD)
{
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80033dc:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80033de:	0f9a      	lsrs	r2, r3, #30
 80033e0:	700a      	strb	r2, [r1, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80033e2:	f3c3 6283 	ubfx	r2, r3, #26, #4
 80033e6:	704a      	strb	r2, [r1, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80033e8:	f3c3 6201 	ubfx	r2, r3, #24, #2
 80033ec:	708a      	strb	r2, [r1, #2]
  
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80033ee:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80033f2:	70ca      	strb	r2, [r1, #3]
  
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80033f4:	f3c3 2207 	ubfx	r2, r3, #8, #8
  
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80033f8:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80033fa:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80033fc:	714b      	strb	r3, [r1, #5]
  
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80033fe:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8003400:	0d1a      	lsrs	r2, r3, #20
 8003402:	80ca      	strh	r2, [r1, #6]
  
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8003404:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8003408:	720a      	strb	r2, [r1, #8]
  
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800340a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800340e:	724a      	strb	r2, [r1, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8003410:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8003414:	728a      	strb	r2, [r1, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8003416:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800341a:	72ca      	strb	r2, [r1, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800341c:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8003420:	730a      	strb	r2, [r1, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8003422:	2200      	movs	r2, #0
 8003424:	734a      	strb	r2, [r1, #13]
  
  if(hsd->SdCard.CardType == CARD_SDSC)
 8003426:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8003428:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 800342a:	2a00      	cmp	r2, #0
 800342c:	d16b      	bne.n	8003506 <HAL_SD_GetCardCSD+0x12a>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800342e:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8003430:	f640 74fc 	movw	r4, #4092	; 0xffc
 8003434:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8003438:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800343c:	610b      	str	r3, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800343e:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8003442:	750b      	strb	r3, [r1, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8003444:	f3c2 6302 	ubfx	r3, r2, #24, #3
 8003448:	754b      	strb	r3, [r1, #21]
    
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800344a:	f3c2 5342 	ubfx	r3, r2, #21, #3
 800344e:	758b      	strb	r3, [r1, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003450:	f3c2 4382 	ubfx	r3, r2, #18, #3

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8003454:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8003458:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800345a:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800345c:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800345e:	7e0a      	ldrb	r2, [r1, #24]
 8003460:	f002 0207 	and.w	r2, r2, #7
 8003464:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8003466:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8003468:	4093      	lsls	r3, r2
 800346a:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800346c:	7a0a      	ldrb	r2, [r1, #8]
 800346e:	f002 040f 	and.w	r4, r2, #15
 8003472:	2201      	movs	r2, #1
 8003474:	40a2      	lsls	r2, r4
 8003476:	6582      	str	r2, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 8003478:	0a52      	lsrs	r2, r2, #9
 800347a:	4353      	muls	r3, r2
 800347c:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800347e:	f44f 7300 	mov.w	r3, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
    hsd->SdCard.BlockSize = 512U;
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8003482:	6603      	str	r3, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8003484:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8003486:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800348a:	764a      	strb	r2, [r1, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800348c:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003490:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8003494:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8003496:	76cb      	strb	r3, [r1, #27]
  
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8003498:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800349a:	0fda      	lsrs	r2, r3, #31
 800349c:	770a      	strb	r2, [r1, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800349e:	f3c3 7241 	ubfx	r2, r3, #29, #2
 80034a2:	774a      	strb	r2, [r1, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80034a4:	f3c3 6282 	ubfx	r2, r3, #26, #3
 80034a8:	778a      	strb	r2, [r1, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80034aa:	f3c3 5283 	ubfx	r2, r3, #22, #4
 80034ae:	77ca      	strb	r2, [r1, #31]
  
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80034b0:	f3c3 5240 	ubfx	r2, r3, #21, #1
 80034b4:	f881 2020 	strb.w	r2, [r1, #32]

  pCSD->Reserved3 = 0;
 80034b8:	2000      	movs	r0, #0

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80034ba:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 80034be:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80034c2:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 80034c6:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 80034ca:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 80034ce:	f3c3 3280 	ubfx	r2, r3, #14, #1
 80034d2:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 80034d6:	f3c3 3240 	ubfx	r2, r3, #13, #1
 80034da:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80034de:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80034e2:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80034e6:	f3c3 2281 	ubfx	r2, r3, #10, #2
 80034ea:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80034ee:	f3c3 2201 	ubfx	r2, r3, #8, #2
  
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80034f2:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80034f6:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80034fa:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80034fe:	2301      	movs	r3, #1
 8003500:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
  
  return HAL_OK;
}
 8003504:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8003506:	2a01      	cmp	r2, #1
 8003508:	d10f      	bne.n	800352a <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800350a:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 800350e:	041b      	lsls	r3, r3, #16
 8003510:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8003514:	4313      	orrs	r3, r2
 8003516:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8003518:	690b      	ldr	r3, [r1, #16]
 800351a:	3301      	adds	r3, #1
 800351c:	029b      	lsls	r3, r3, #10
 800351e:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8003520:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8003522:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003526:	6583      	str	r3, [r0, #88]	; 0x58
 8003528:	e7ab      	b.n	8003482 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 800352a:	6803      	ldr	r3, [r0, #0]
 800352c:	4a05      	ldr	r2, [pc, #20]	; (8003544 <HAL_SD_GetCardCSD+0x168>)
 800352e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8003530:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003532:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003536:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8003538:	2301      	movs	r3, #1
 800353a:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 800353e:	4618      	mov	r0, r3
 8003540:	bd10      	pop	{r4, pc}
 8003542:	bf00      	nop
 8003544:	004005ff 	.word	0x004005ff

08003548 <HAL_SD_InitCard>:
{
 8003548:	b570      	push	{r4, r5, r6, lr}
 800354a:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800354c:	2300      	movs	r3, #0
 800354e:	9307      	str	r3, [sp, #28]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8003550:	9308      	str	r3, [sp, #32]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8003552:	9309      	str	r3, [sp, #36]	; 0x24
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8003554:	930a      	str	r3, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8003556:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 8003558:	2376      	movs	r3, #118	; 0x76
 800355a:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDMMC_Init(hsd->Instance, Init);
 800355c:	ab0a      	add	r3, sp, #40	; 0x28
{
 800355e:	4604      	mov	r4, r0
  status = SDMMC_Init(hsd->Instance, Init);
 8003560:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003564:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003568:	ab07      	add	r3, sp, #28
 800356a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800356c:	6820      	ldr	r0, [r4, #0]
 800356e:	f000 fd61 	bl	8004034 <SDMMC_Init>
  if(status != HAL_OK)
 8003572:	b118      	cbz	r0, 800357c <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8003574:	2501      	movs	r5, #1
}
 8003576:	4628      	mov	r0, r5
 8003578:	b018      	add	sp, #96	; 0x60
 800357a:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_DISABLE(hsd); 
 800357c:	6820      	ldr	r0, [r4, #0]
 800357e:	6843      	ldr	r3, [r0, #4]
 8003580:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003584:	6043      	str	r3, [r0, #4]
  status = SDMMC_PowerState_ON(hsd->Instance);
 8003586:	f000 fd79 	bl	800407c <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 800358a:	4605      	mov	r5, r0
 800358c:	2800      	cmp	r0, #0
 800358e:	d1f1      	bne.n	8003574 <HAL_SD_InitCard+0x2c>
  __HAL_SD_ENABLE(hsd);
 8003590:	6822      	ldr	r2, [r4, #0]
 8003592:	6853      	ldr	r3, [r2, #4]
 8003594:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003598:	6053      	str	r3, [r2, #4]
  HAL_Delay(2U);
 800359a:	2002      	movs	r0, #2
 800359c:	f7fd f834 	bl	8000608 <HAL_Delay>
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80035a0:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0;
 80035a2:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80035a4:	f000 fe44 	bl	8004230 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 80035a8:	4606      	mov	r6, r0
 80035aa:	b970      	cbnz	r0, 80035ca <HAL_SD_InitCard+0x82>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80035ac:	6820      	ldr	r0, [r4, #0]
 80035ae:	f000 fe67 	bl	8004280 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 80035b2:	2800      	cmp	r0, #0
 80035b4:	d073      	beq.n	800369e <HAL_SD_InitCard+0x156>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80035b6:	64a6      	str	r6, [r4, #72]	; 0x48
      
#if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80035b8:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80035bc:	9b06      	ldr	r3, [sp, #24]
 80035be:	1c5a      	adds	r2, r3, #1
 80035c0:	42ab      	cmp	r3, r5
 80035c2:	9206      	str	r2, [sp, #24]
 80035c4:	d108      	bne.n	80035d8 <HAL_SD_InitCard+0x90>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 80035c6:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 80035ca:	2501      	movs	r5, #1
 80035cc:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80035d0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80035d2:	430e      	orrs	r6, r1
 80035d4:	63a6      	str	r6, [r4, #56]	; 0x38
 80035d6:	e7ce      	b.n	8003576 <HAL_SD_InitCard+0x2e>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80035d8:	2100      	movs	r1, #0
 80035da:	6820      	ldr	r0, [r4, #0]
 80035dc:	f000 fe8c 	bl	80042f8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80035e0:	4601      	mov	r1, r0
 80035e2:	b110      	cbz	r0, 80035ea <HAL_SD_InitCard+0xa2>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80035e4:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 80035e8:	e7ef      	b.n	80035ca <HAL_SD_InitCard+0x82>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80035ea:	6820      	ldr	r0, [r4, #0]
 80035ec:	f000 fe9c 	bl	8004328 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80035f0:	4601      	mov	r1, r0
 80035f2:	2800      	cmp	r0, #0
 80035f4:	d1f6      	bne.n	80035e4 <HAL_SD_InitCard+0x9c>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80035f6:	6820      	ldr	r0, [r4, #0]
 80035f8:	f000 fd5a 	bl	80040b0 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 80035fc:	2800      	cmp	r0, #0
 80035fe:	dadd      	bge.n	80035bc <HAL_SD_InitCard+0x74>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 8003600:	2300      	movs	r3, #0
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8003602:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 8003604:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 8003606:	2301      	movs	r3, #1
 8003608:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 800360c:	f000 fd3a 	bl	8004084 <SDMMC_GetPowerState>
 8003610:	2800      	cmp	r0, #0
 8003612:	f000 8095 	beq.w	8003740 <HAL_SD_InitCard+0x1f8>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003616:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003618:	2b03      	cmp	r3, #3
 800361a:	d019      	beq.n	8003650 <HAL_SD_InitCard+0x108>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800361c:	6820      	ldr	r0, [r4, #0]
 800361e:	f000 fe9c 	bl	800435a <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 8003622:	2800      	cmp	r0, #0
 8003624:	d164      	bne.n	80036f0 <HAL_SD_InitCard+0x1a8>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003626:	4601      	mov	r1, r0
 8003628:	6820      	ldr	r0, [r4, #0]
 800362a:	f000 fd41 	bl	80040b0 <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800362e:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003630:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003632:	6820      	ldr	r0, [r4, #0]
 8003634:	f000 fd3c 	bl	80040b0 <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003638:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800363a:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800363c:	6820      	ldr	r0, [r4, #0]
 800363e:	f000 fd37 	bl	80040b0 <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003642:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003644:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003646:	6820      	ldr	r0, [r4, #0]
 8003648:	f000 fd32 	bl	80040b0 <SDMMC_GetResponse>
 800364c:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003650:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003652:	2b03      	cmp	r3, #3
 8003654:	d145      	bne.n	80036e2 <HAL_SD_InitCard+0x19a>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8003656:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003658:	2b03      	cmp	r3, #3
 800365a:	d150      	bne.n	80036fe <HAL_SD_InitCard+0x1b6>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 800365c:	2104      	movs	r1, #4
 800365e:	6820      	ldr	r0, [r4, #0]
 8003660:	f000 fd26 	bl	80040b0 <SDMMC_GetResponse>
 8003664:	0d00      	lsrs	r0, r0, #20
 8003666:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8003668:	a90d      	add	r1, sp, #52	; 0x34
 800366a:	4620      	mov	r0, r4
 800366c:	f7ff feb6 	bl	80033dc <HAL_SD_GetCardCSD>
 8003670:	4605      	mov	r5, r0
 8003672:	2800      	cmp	r0, #0
 8003674:	d161      	bne.n	800373a <HAL_SD_InitCard+0x1f2>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 8003676:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8003678:	4603      	mov	r3, r0
 800367a:	0412      	lsls	r2, r2, #16
 800367c:	6820      	ldr	r0, [r4, #0]
 800367e:	f000 fdbf 	bl	8004200 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8003682:	2800      	cmp	r0, #0
 8003684:	d134      	bne.n	80036f0 <HAL_SD_InitCard+0x1a8>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 8003686:	f104 0310 	add.w	r3, r4, #16
 800368a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800368e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003692:	1d23      	adds	r3, r4, #4
 8003694:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003696:	6820      	ldr	r0, [r4, #0]
 8003698:	f000 fccc 	bl	8004034 <SDMMC_Init>
 800369c:	e76b      	b.n	8003576 <HAL_SD_InitCard+0x2e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 800369e:	2301      	movs	r3, #1
 80036a0:	64a3      	str	r3, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 80036a2:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80036a6:	9b06      	ldr	r3, [sp, #24]
 80036a8:	1c5a      	adds	r2, r3, #1
 80036aa:	42ab      	cmp	r3, r5
 80036ac:	9206      	str	r2, [sp, #24]
 80036ae:	d08a      	beq.n	80035c6 <HAL_SD_InitCard+0x7e>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80036b0:	2100      	movs	r1, #0
 80036b2:	6820      	ldr	r0, [r4, #0]
 80036b4:	f000 fe20 	bl	80042f8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80036b8:	4606      	mov	r6, r0
 80036ba:	2800      	cmp	r0, #0
 80036bc:	d185      	bne.n	80035ca <HAL_SD_InitCard+0x82>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 80036be:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80036c2:	6820      	ldr	r0, [r4, #0]
 80036c4:	f000 fe30 	bl	8004328 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80036c8:	4606      	mov	r6, r0
 80036ca:	2800      	cmp	r0, #0
 80036cc:	f47f af7d 	bne.w	80035ca <HAL_SD_InitCard+0x82>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80036d0:	4601      	mov	r1, r0
 80036d2:	6820      	ldr	r0, [r4, #0]
 80036d4:	f000 fcec 	bl	80040b0 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 80036d8:	0fc3      	lsrs	r3, r0, #31
 80036da:	d0e4      	beq.n	80036a6 <HAL_SD_InitCard+0x15e>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80036dc:	0042      	lsls	r2, r0, #1
 80036de:	d58f      	bpl.n	8003600 <HAL_SD_InitCard+0xb8>
 80036e0:	e78f      	b.n	8003602 <HAL_SD_InitCard+0xba>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80036e2:	f10d 0116 	add.w	r1, sp, #22
 80036e6:	6820      	ldr	r0, [r4, #0]
 80036e8:	f000 fe62 	bl	80043b0 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80036ec:	2800      	cmp	r0, #0
 80036ee:	d0b2      	beq.n	8003656 <HAL_SD_InitCard+0x10e>
    hsd->State = HAL_SD_STATE_READY;
 80036f0:	2501      	movs	r5, #1
 80036f2:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80036f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80036f8:	4308      	orrs	r0, r1
 80036fa:	63a0      	str	r0, [r4, #56]	; 0x38
 80036fc:	e73b      	b.n	8003576 <HAL_SD_InitCard+0x2e>
    hsd->SdCard.RelCardAdd = sd_rca;
 80036fe:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 8003702:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8003704:	6820      	ldr	r0, [r4, #0]
 8003706:	0409      	lsls	r1, r1, #16
 8003708:	f000 fe3c 	bl	8004384 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 800370c:	2800      	cmp	r0, #0
 800370e:	d1ef      	bne.n	80036f0 <HAL_SD_InitCard+0x1a8>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8003710:	4601      	mov	r1, r0
 8003712:	6820      	ldr	r0, [r4, #0]
 8003714:	f000 fccc 	bl	80040b0 <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003718:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800371a:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800371c:	6820      	ldr	r0, [r4, #0]
 800371e:	f000 fcc7 	bl	80040b0 <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003722:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 8003724:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8003726:	6820      	ldr	r0, [r4, #0]
 8003728:	f000 fcc2 	bl	80040b0 <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800372c:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800372e:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8003730:	6820      	ldr	r0, [r4, #0]
 8003732:	f000 fcbd 	bl	80040b0 <SDMMC_GetResponse>
 8003736:	6720      	str	r0, [r4, #112]	; 0x70
 8003738:	e790      	b.n	800365c <HAL_SD_InitCard+0x114>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800373a:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800373e:	e7d7      	b.n	80036f0 <HAL_SD_InitCard+0x1a8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8003740:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003744:	e7d4      	b.n	80036f0 <HAL_SD_InitCard+0x1a8>

08003746 <HAL_SD_Init>:
{ 
 8003746:	b510      	push	{r4, lr}
  if(hsd == NULL)
 8003748:	4604      	mov	r4, r0
 800374a:	b908      	cbnz	r0, 8003750 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 800374c:	2001      	movs	r0, #1
 800374e:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8003750:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8003754:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003758:	b913      	cbnz	r3, 8003760 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 800375a:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 800375c:	f002 f9b2 	bl	8005ac4 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8003760:	2303      	movs	r3, #3
 8003762:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8003766:	4620      	mov	r0, r4
 8003768:	f7ff feee 	bl	8003548 <HAL_SD_InitCard>
 800376c:	2800      	cmp	r0, #0
 800376e:	d1ed      	bne.n	800374c <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8003770:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8003772:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8003774:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 8003776:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800377a:	bd10      	pop	{r4, pc}

0800377c <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800377c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800377e:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8003780:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003782:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8003784:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8003786:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8003788:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800378a:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800378c:	6d43      	ldr	r3, [r0, #84]	; 0x54
 800378e:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8003790:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003792:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8003794:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8003796:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8003798:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800379a:	61cb      	str	r3, [r1, #28]
}
 800379c:	2000      	movs	r0, #0
 800379e:	4770      	bx	lr

080037a0 <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80037a0:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 80037a2:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80037a4:	0409      	lsls	r1, r1, #16
{
 80037a6:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 80037a8:	6800      	ldr	r0, [r0, #0]
 80037aa:	f000 fe4f 	bl	800444c <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 80037ae:	4601      	mov	r1, r0
 80037b0:	b928      	cbnz	r0, 80037be <HAL_SD_GetCardState+0x1e>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80037b2:	6820      	ldr	r0, [r4, #0]
 80037b4:	f000 fc7c 	bl	80040b0 <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 80037b8:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 80037bc:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 80037be:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80037c0:	4319      	orrs	r1, r3
 80037c2:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 80037c4:	2000      	movs	r0, #0
 80037c6:	e7f7      	b.n	80037b8 <HAL_SD_GetCardState+0x18>

080037c8 <HAL_UART_DeInit>:
  * @brief DeInitialize the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 80037c8:	b538      	push	{r3, r4, r5, lr}
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037ca:	4605      	mov	r5, r0
 80037cc:	b1b0      	cbz	r0, 80037fc <HAL_UART_DeInit+0x34>
  }

  /* Check the parameters */
  assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));

  huart->gState = HAL_UART_STATE_BUSY;
 80037ce:	2324      	movs	r3, #36	; 0x24
 80037d0:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80037d4:	6803      	ldr	r3, [r0, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]

  huart->Instance->CR1 = 0x0U;
 80037d8:	2400      	movs	r4, #0
  __HAL_UART_DISABLE(huart);
 80037da:	f022 0201 	bic.w	r2, r2, #1
 80037de:	601a      	str	r2, [r3, #0]
  huart->Instance->CR1 = 0x0U;
 80037e0:	601c      	str	r4, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 80037e2:	605c      	str	r4, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 80037e4:	609c      	str	r4, [r3, #8]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 80037e6:	f002 faef 	bl	8005dc8 <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037ea:	676c      	str	r4, [r5, #116]	; 0x74
  huart->gState = HAL_UART_STATE_RESET;
  huart->RxState = HAL_UART_STATE_RESET;

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80037ec:	f885 4070 	strb.w	r4, [r5, #112]	; 0x70
  huart->gState = HAL_UART_STATE_RESET;
 80037f0:	f885 4071 	strb.w	r4, [r5, #113]	; 0x71

  return HAL_OK;
 80037f4:	4620      	mov	r0, r4
  huart->RxState = HAL_UART_STATE_RESET;
 80037f6:	f885 4072 	strb.w	r4, [r5, #114]	; 0x72
  return HAL_OK;
 80037fa:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80037fc:	2001      	movs	r0, #1
}
 80037fe:	bd38      	pop	{r3, r4, r5, pc}

08003800 <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8003800:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003802:	69c1      	ldr	r1, [r0, #28]
{
 8003804:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003806:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003808:	6883      	ldr	r3, [r0, #8]
 800380a:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800380c:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800380e:	4303      	orrs	r3, r0
 8003810:	6960      	ldr	r0, [r4, #20]
 8003812:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003814:	48ba      	ldr	r0, [pc, #744]	; (8003b00 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003816:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003818:	4028      	ands	r0, r5
 800381a:	4303      	orrs	r3, r0
 800381c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800381e:	6853      	ldr	r3, [r2, #4]
 8003820:	68e0      	ldr	r0, [r4, #12]
 8003822:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003826:	4303      	orrs	r3, r0
 8003828:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800382a:	4bb6      	ldr	r3, [pc, #728]	; (8003b04 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800382c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800382e:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003830:	bf1c      	itt	ne
 8003832:	6a23      	ldrne	r3, [r4, #32]
 8003834:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003836:	6893      	ldr	r3, [r2, #8]
 8003838:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800383c:	4303      	orrs	r3, r0
 800383e:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003840:	4bb1      	ldr	r3, [pc, #708]	; (8003b08 <UART_SetConfig+0x308>)
 8003842:	429a      	cmp	r2, r3
 8003844:	d119      	bne.n	800387a <UART_SetConfig+0x7a>
 8003846:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800384a:	4ab0      	ldr	r2, [pc, #704]	; (8003b0c <UART_SetConfig+0x30c>)
 800384c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003850:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003854:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003858:	5cd3      	ldrb	r3, [r2, r3]
 800385a:	f040 8138 	bne.w	8003ace <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 800385e:	2b08      	cmp	r3, #8
 8003860:	f200 808f 	bhi.w	8003982 <UART_SetConfig+0x182>
 8003864:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003868:	00ca011a 	.word	0x00ca011a
 800386c:	008d00f9 	.word	0x008d00f9
 8003870:	008d0114 	.word	0x008d0114
 8003874:	008d008d 	.word	0x008d008d
 8003878:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 800387a:	4ba5      	ldr	r3, [pc, #660]	; (8003b10 <UART_SetConfig+0x310>)
 800387c:	429a      	cmp	r2, r3
 800387e:	d107      	bne.n	8003890 <UART_SetConfig+0x90>
 8003880:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003884:	4aa3      	ldr	r2, [pc, #652]	; (8003b14 <UART_SetConfig+0x314>)
 8003886:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800388a:	f003 030c 	and.w	r3, r3, #12
 800388e:	e7e1      	b.n	8003854 <UART_SetConfig+0x54>
 8003890:	4ba1      	ldr	r3, [pc, #644]	; (8003b18 <UART_SetConfig+0x318>)
 8003892:	429a      	cmp	r2, r3
 8003894:	d123      	bne.n	80038de <UART_SetConfig+0xde>
 8003896:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 800389a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800389e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80038a2:	2b10      	cmp	r3, #16
 80038a4:	f000 80f1 	beq.w	8003a8a <UART_SetConfig+0x28a>
 80038a8:	d80b      	bhi.n	80038c2 <UART_SetConfig+0xc2>
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	f000 80f3 	beq.w	8003a96 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038b0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80038b4:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80038b8:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038bc:	f000 80f8 	beq.w	8003ab0 <UART_SetConfig+0x2b0>
 80038c0:	e0a8      	b.n	8003a14 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038c2:	2b20      	cmp	r3, #32
 80038c4:	f000 80c6 	beq.w	8003a54 <UART_SetConfig+0x254>
 80038c8:	2b30      	cmp	r3, #48	; 0x30
 80038ca:	d1f1      	bne.n	80038b0 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038cc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80038d0:	f040 80b8 	bne.w	8003a44 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80038d4:	6860      	ldr	r0, [r4, #4]
 80038d6:	0843      	lsrs	r3, r0, #1
 80038d8:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80038dc:	e0c3      	b.n	8003a66 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80038de:	4b8f      	ldr	r3, [pc, #572]	; (8003b1c <UART_SetConfig+0x31c>)
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d11e      	bne.n	8003922 <UART_SetConfig+0x122>
 80038e4:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 80038e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80038ec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80038f0:	2b40      	cmp	r3, #64	; 0x40
 80038f2:	f000 80bb 	beq.w	8003a6c <UART_SetConfig+0x26c>
 80038f6:	d80a      	bhi.n	800390e <UART_SetConfig+0x10e>
 80038f8:	b97b      	cbnz	r3, 800391a <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80038fa:	4b82      	ldr	r3, [pc, #520]	; (8003b04 <UART_SetConfig+0x304>)
 80038fc:	429a      	cmp	r2, r3
 80038fe:	f040 80ca 	bne.w	8003a96 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003902:	f7fe fdab 	bl	800245c <HAL_RCC_GetPCLK1Freq>
        break;
 8003906:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003908:	bbb0      	cbnz	r0, 8003978 <UART_SetConfig+0x178>
 800390a:	4602      	mov	r2, r0
 800390c:	e03a      	b.n	8003984 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800390e:	2b80      	cmp	r3, #128	; 0x80
 8003910:	f000 809d 	beq.w	8003a4e <UART_SetConfig+0x24e>
 8003914:	2bc0      	cmp	r3, #192	; 0xc0
 8003916:	f000 80b0 	beq.w	8003a7a <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800391a:	4b7a      	ldr	r3, [pc, #488]	; (8003b04 <UART_SetConfig+0x304>)
 800391c:	429a      	cmp	r2, r3
 800391e:	d1c7      	bne.n	80038b0 <UART_SetConfig+0xb0>
 8003920:	e02f      	b.n	8003982 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003922:	4b7f      	ldr	r3, [pc, #508]	; (8003b20 <UART_SetConfig+0x320>)
 8003924:	429a      	cmp	r2, r3
 8003926:	d111      	bne.n	800394c <UART_SetConfig+0x14c>
 8003928:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 800392c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003930:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003934:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003938:	f000 8098 	beq.w	8003a6c <UART_SetConfig+0x26c>
 800393c:	d9dc      	bls.n	80038f8 <UART_SetConfig+0xf8>
 800393e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003942:	f000 8084 	beq.w	8003a4e <UART_SetConfig+0x24e>
 8003946:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800394a:	e7e4      	b.n	8003916 <UART_SetConfig+0x116>
 800394c:	4b6d      	ldr	r3, [pc, #436]	; (8003b04 <UART_SetConfig+0x304>)
 800394e:	429a      	cmp	r2, r3
 8003950:	d1ae      	bne.n	80038b0 <UART_SetConfig+0xb0>
 8003952:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8003956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800395e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003962:	f000 8083 	beq.w	8003a6c <UART_SetConfig+0x26c>
 8003966:	d9c7      	bls.n	80038f8 <UART_SetConfig+0xf8>
 8003968:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800396c:	d06f      	beq.n	8003a4e <UART_SetConfig+0x24e>
 800396e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8003972:	e7d0      	b.n	8003916 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8003974:	486b      	ldr	r0, [pc, #428]	; (8003b24 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8003976:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8003978:	6862      	ldr	r2, [r4, #4]
 800397a:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800397e:	4281      	cmp	r1, r0
 8003980:	d905      	bls.n	800398e <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 8003982:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003984:	2300      	movs	r3, #0
 8003986:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8003988:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 800398a:	4610      	mov	r0, r2
 800398c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800398e:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 8003992:	d8f6      	bhi.n	8003982 <UART_SetConfig+0x182>
        switch (clocksource)
 8003994:	2b08      	cmp	r3, #8
 8003996:	d82e      	bhi.n	80039f6 <UART_SetConfig+0x1f6>
 8003998:	e8df f003 	tbb	[pc, r3]
 800399c:	2d1c2d05 	.word	0x2d1c2d05
 80039a0:	2d2d2d24 	.word	0x2d2d2d24
 80039a4:	27          	.byte	0x27
 80039a5:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80039a6:	f7fe fd59 	bl	800245c <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80039aa:	6862      	ldr	r2, [r4, #4]
 80039ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80039b0:	0856      	lsrs	r6, r2, #1
 80039b2:	2700      	movs	r7, #0
 80039b4:	fbe1 6700 	umlal	r6, r7, r1, r0
 80039b8:	2300      	movs	r3, #0
 80039ba:	4630      	mov	r0, r6
 80039bc:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80039be:	f7fc fc5f 	bl	8000280 <__aeabi_uldivmod>
            break;
 80039c2:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80039c4:	4b58      	ldr	r3, [pc, #352]	; (8003b28 <UART_SetConfig+0x328>)
 80039c6:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80039ca:	4299      	cmp	r1, r3
 80039cc:	d8d9      	bhi.n	8003982 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 80039ce:	6823      	ldr	r3, [r4, #0]
 80039d0:	60d8      	str	r0, [r3, #12]
 80039d2:	e7d7      	b.n	8003984 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 80039d4:	4855      	ldr	r0, [pc, #340]	; (8003b2c <UART_SetConfig+0x32c>)
 80039d6:	0855      	lsrs	r5, r2, #1
 80039d8:	2300      	movs	r3, #0
 80039da:	2100      	movs	r1, #0
 80039dc:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80039de:	f141 0100 	adc.w	r1, r1, #0
 80039e2:	e7ec      	b.n	80039be <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80039e4:	f7fe fa2e 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 80039e8:	e7df      	b.n	80039aa <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80039ea:	0850      	lsrs	r0, r2, #1
 80039ec:	2100      	movs	r1, #0
 80039ee:	2300      	movs	r3, #0
 80039f0:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 80039f4:	e7f3      	b.n	80039de <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 80039f6:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80039f8:	2000      	movs	r0, #0
 80039fa:	e7e3      	b.n	80039c4 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80039fc:	f7fe fd40 	bl	8002480 <HAL_RCC_GetPCLK2Freq>
 8003a00:	e04e      	b.n	8003aa0 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a02:	f7fe fd2b 	bl	800245c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a06:	6862      	ldr	r2, [r4, #4]
 8003a08:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003a0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003a10:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003a12:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a14:	f1a3 0010 	sub.w	r0, r3, #16
 8003a18:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003a1c:	4288      	cmp	r0, r1
 8003a1e:	d8b0      	bhi.n	8003982 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003a20:	6821      	ldr	r1, [r4, #0]
 8003a22:	60cb      	str	r3, [r1, #12]
 8003a24:	e7ae      	b.n	8003984 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003a26:	f7fe fd2b 	bl	8002480 <HAL_RCC_GetPCLK2Freq>
 8003a2a:	e7ec      	b.n	8003a06 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003a2c:	6860      	ldr	r0, [r4, #4]
 8003a2e:	0843      	lsrs	r3, r0, #1
 8003a30:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003a34:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003a38:	fbb3 f3f0 	udiv	r3, r3, r0
 8003a3c:	e7e8      	b.n	8003a10 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a3e:	f7fe fa01 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8003a42:	e7e0      	b.n	8003a06 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003a44:	6860      	ldr	r0, [r4, #4]
 8003a46:	0843      	lsrs	r3, r0, #1
 8003a48:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003a4c:	e7f4      	b.n	8003a38 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a4e:	4b2d      	ldr	r3, [pc, #180]	; (8003b04 <UART_SetConfig+0x304>)
 8003a50:	429a      	cmp	r2, r3
 8003a52:	d08f      	beq.n	8003974 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a54:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003a58:	d1e8      	bne.n	8003a2c <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003a5a:	6860      	ldr	r0, [r4, #4]
 8003a5c:	0843      	lsrs	r3, r0, #1
 8003a5e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003a62:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003a66:	fbb3 f3f0 	udiv	r3, r3, r0
 8003a6a:	e01f      	b.n	8003aac <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a6c:	4b25      	ldr	r3, [pc, #148]	; (8003b04 <UART_SetConfig+0x304>)
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d10b      	bne.n	8003a8a <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 8003a72:	f7fe f9e7 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
        break;
 8003a76:	2304      	movs	r3, #4
 8003a78:	e746      	b.n	8003908 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a7a:	4b22      	ldr	r3, [pc, #136]	; (8003b04 <UART_SetConfig+0x304>)
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	f47f af25 	bne.w	80038cc <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 8003a82:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8003a86:	2308      	movs	r3, #8
 8003a88:	e776      	b.n	8003978 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a8a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003a8e:	d1d6      	bne.n	8003a3e <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003a90:	f7fe f9d8 	bl	8001e44 <HAL_RCC_GetSysClockFreq>
 8003a94:	e004      	b.n	8003aa0 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003a96:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003a9a:	d1b2      	bne.n	8003a02 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003a9c:	f7fe fcde 	bl	800245c <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003aa0:	6861      	ldr	r1, [r4, #4]
 8003aa2:	084a      	lsrs	r2, r1, #1
 8003aa4:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8003aa8:	fbb3 f3f1 	udiv	r3, r3, r1
 8003aac:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003aae:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003ab0:	f1a3 0010 	sub.w	r0, r3, #16
 8003ab4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8003ab8:	4288      	cmp	r0, r1
 8003aba:	f63f af62 	bhi.w	8003982 <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 8003abe:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 8003ac2:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ac4:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8003ac8:	430b      	orrs	r3, r1
 8003aca:	60c3      	str	r3, [r0, #12]
 8003acc:	e75a      	b.n	8003984 <UART_SetConfig+0x184>
    switch (clocksource)
 8003ace:	2b08      	cmp	r3, #8
 8003ad0:	f63f af57 	bhi.w	8003982 <UART_SetConfig+0x182>
 8003ad4:	a201      	add	r2, pc, #4	; (adr r2, 8003adc <UART_SetConfig+0x2dc>)
 8003ad6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ada:	bf00      	nop
 8003adc:	08003a03 	.word	0x08003a03
 8003ae0:	08003a27 	.word	0x08003a27
 8003ae4:	08003a2d 	.word	0x08003a2d
 8003ae8:	08003983 	.word	0x08003983
 8003aec:	08003a3f 	.word	0x08003a3f
 8003af0:	08003983 	.word	0x08003983
 8003af4:	08003983 	.word	0x08003983
 8003af8:	08003983 	.word	0x08003983
 8003afc:	08003a45 	.word	0x08003a45
 8003b00:	efff69f3 	.word	0xefff69f3
 8003b04:	40008000 	.word	0x40008000
 8003b08:	40013800 	.word	0x40013800
 8003b0c:	080069e0 	.word	0x080069e0
 8003b10:	40004400 	.word	0x40004400
 8003b14:	080069e4 	.word	0x080069e4
 8003b18:	40004800 	.word	0x40004800
 8003b1c:	40004c00 	.word	0x40004c00
 8003b20:	40005000 	.word	0x40005000
 8003b24:	00f42400 	.word	0x00f42400
 8003b28:	000ffcff 	.word	0x000ffcff
 8003b2c:	f4240000 	.word	0xf4240000

08003b30 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b30:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003b32:	07da      	lsls	r2, r3, #31
{
 8003b34:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003b36:	d506      	bpl.n	8003b46 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003b38:	6801      	ldr	r1, [r0, #0]
 8003b3a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003b3c:	684a      	ldr	r2, [r1, #4]
 8003b3e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003b42:	4322      	orrs	r2, r4
 8003b44:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003b46:	079c      	lsls	r4, r3, #30
 8003b48:	d506      	bpl.n	8003b58 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b4a:	6801      	ldr	r1, [r0, #0]
 8003b4c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003b4e:	684a      	ldr	r2, [r1, #4]
 8003b50:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003b54:	4322      	orrs	r2, r4
 8003b56:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b58:	0759      	lsls	r1, r3, #29
 8003b5a:	d506      	bpl.n	8003b6a <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b5c:	6801      	ldr	r1, [r0, #0]
 8003b5e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003b60:	684a      	ldr	r2, [r1, #4]
 8003b62:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003b66:	4322      	orrs	r2, r4
 8003b68:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003b6a:	071a      	lsls	r2, r3, #28
 8003b6c:	d506      	bpl.n	8003b7c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003b6e:	6801      	ldr	r1, [r0, #0]
 8003b70:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003b72:	684a      	ldr	r2, [r1, #4]
 8003b74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003b78:	4322      	orrs	r2, r4
 8003b7a:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b7c:	06dc      	lsls	r4, r3, #27
 8003b7e:	d506      	bpl.n	8003b8e <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b80:	6801      	ldr	r1, [r0, #0]
 8003b82:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003b84:	688a      	ldr	r2, [r1, #8]
 8003b86:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003b8a:	4322      	orrs	r2, r4
 8003b8c:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b8e:	0699      	lsls	r1, r3, #26
 8003b90:	d506      	bpl.n	8003ba0 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b92:	6801      	ldr	r1, [r0, #0]
 8003b94:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003b96:	688a      	ldr	r2, [r1, #8]
 8003b98:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003b9c:	4322      	orrs	r2, r4
 8003b9e:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003ba0:	065a      	lsls	r2, r3, #25
 8003ba2:	d50f      	bpl.n	8003bc4 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003ba4:	6801      	ldr	r1, [r0, #0]
 8003ba6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003ba8:	684a      	ldr	r2, [r1, #4]
 8003baa:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003bae:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bb0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003bb4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003bb6:	d105      	bne.n	8003bc4 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bb8:	684a      	ldr	r2, [r1, #4]
 8003bba:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003bbc:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003bc0:	4322      	orrs	r2, r4
 8003bc2:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bc4:	061b      	lsls	r3, r3, #24
 8003bc6:	d506      	bpl.n	8003bd6 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bc8:	6802      	ldr	r2, [r0, #0]
 8003bca:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003bcc:	6853      	ldr	r3, [r2, #4]
 8003bce:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003bd2:	430b      	orrs	r3, r1
 8003bd4:	6053      	str	r3, [r2, #4]
 8003bd6:	bd10      	pop	{r4, pc}

08003bd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8003bd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003bdc:	9d06      	ldr	r5, [sp, #24]
 8003bde:	4604      	mov	r4, r0
 8003be0:	460f      	mov	r7, r1
 8003be2:	4616      	mov	r6, r2
 8003be4:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003be6:	6821      	ldr	r1, [r4, #0]
 8003be8:	69ca      	ldr	r2, [r1, #28]
 8003bea:	ea37 0302 	bics.w	r3, r7, r2
 8003bee:	bf0c      	ite	eq
 8003bf0:	2201      	moveq	r2, #1
 8003bf2:	2200      	movne	r2, #0
 8003bf4:	42b2      	cmp	r2, r6
 8003bf6:	d002      	beq.n	8003bfe <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8003bf8:	2000      	movs	r0, #0
}
 8003bfa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8003bfe:	1c6b      	adds	r3, r5, #1
 8003c00:	d0f2      	beq.n	8003be8 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c02:	b99d      	cbnz	r5, 8003c2c <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c04:	6823      	ldr	r3, [r4, #0]
 8003c06:	681a      	ldr	r2, [r3, #0]
 8003c08:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c0c:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c0e:	689a      	ldr	r2, [r3, #8]
 8003c10:	f022 0201 	bic.w	r2, r2, #1
 8003c14:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003c16:	2320      	movs	r3, #32
 8003c18:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 8003c1c:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 8003c20:	2300      	movs	r3, #0
 8003c22:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003c26:	2003      	movs	r0, #3
 8003c28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c2c:	f7fc fce6 	bl	80005fc <HAL_GetTick>
 8003c30:	eba0 0008 	sub.w	r0, r0, r8
 8003c34:	4285      	cmp	r5, r0
 8003c36:	d2d6      	bcs.n	8003be6 <UART_WaitOnFlagUntilTimeout+0xe>
 8003c38:	e7e4      	b.n	8003c04 <UART_WaitOnFlagUntilTimeout+0x2c>

08003c3a <HAL_UART_Transmit>:
{
 8003c3a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003c3e:	461f      	mov	r7, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003c40:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003c44:	2b20      	cmp	r3, #32
{
 8003c46:	4604      	mov	r4, r0
 8003c48:	460d      	mov	r5, r1
 8003c4a:	4690      	mov	r8, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003c4c:	d14a      	bne.n	8003ce4 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003c4e:	2900      	cmp	r1, #0
 8003c50:	d046      	beq.n	8003ce0 <HAL_UART_Transmit+0xa6>
 8003c52:	2a00      	cmp	r2, #0
 8003c54:	d044      	beq.n	8003ce0 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003c56:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003c5a:	2b01      	cmp	r3, #1
 8003c5c:	d042      	beq.n	8003ce4 <HAL_UART_Transmit+0xaa>
 8003c5e:	2301      	movs	r3, #1
 8003c60:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c64:	2300      	movs	r3, #0
 8003c66:	6743      	str	r3, [r0, #116]	; 0x74
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003c68:	2321      	movs	r3, #33	; 0x21
 8003c6a:	f880 3071 	strb.w	r3, [r0, #113]	; 0x71
    tickstart = HAL_GetTick();
 8003c6e:	f7fc fcc5 	bl	80005fc <HAL_GetTick>
    huart->TxXferSize  = Size;
 8003c72:	f8a4 8050 	strh.w	r8, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8003c76:	4606      	mov	r6, r0
    huart->TxXferCount = Size;
 8003c78:	f8a4 8052 	strh.w	r8, [r4, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003c7c:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c80:	9700      	str	r7, [sp, #0]
    while (huart->TxXferCount > 0U)
 8003c82:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c84:	4633      	mov	r3, r6
    while (huart->TxXferCount > 0U)
 8003c86:	b952      	cbnz	r2, 8003c9e <HAL_UART_Transmit+0x64>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003c88:	2140      	movs	r1, #64	; 0x40
 8003c8a:	4620      	mov	r0, r4
 8003c8c:	f7ff ffa4 	bl	8003bd8 <UART_WaitOnFlagUntilTimeout>
 8003c90:	b958      	cbnz	r0, 8003caa <HAL_UART_Transmit+0x70>
    huart->gState = HAL_UART_STATE_READY;
 8003c92:	2320      	movs	r3, #32
 8003c94:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
    __HAL_UNLOCK(huart);
 8003c98:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 8003c9c:	e006      	b.n	8003cac <HAL_UART_Transmit+0x72>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	2180      	movs	r1, #128	; 0x80
 8003ca2:	4620      	mov	r0, r4
 8003ca4:	f7ff ff98 	bl	8003bd8 <UART_WaitOnFlagUntilTimeout>
 8003ca8:	b118      	cbz	r0, 8003cb2 <HAL_UART_Transmit+0x78>
        return HAL_TIMEOUT;
 8003caa:	2003      	movs	r0, #3
}
 8003cac:	b002      	add	sp, #8
 8003cae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003cb2:	68a3      	ldr	r3, [r4, #8]
 8003cb4:	6822      	ldr	r2, [r4, #0]
 8003cb6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cba:	d10d      	bne.n	8003cd8 <HAL_UART_Transmit+0x9e>
 8003cbc:	6923      	ldr	r3, [r4, #16]
 8003cbe:	b95b      	cbnz	r3, 8003cd8 <HAL_UART_Transmit+0x9e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8003cc0:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003cc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003cc8:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 8003cca:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003cce:	3b01      	subs	r3, #1
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003cd6:	e7d1      	b.n	8003c7c <HAL_UART_Transmit+0x42>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003cd8:	782b      	ldrb	r3, [r5, #0]
 8003cda:	8513      	strh	r3, [r2, #40]	; 0x28
 8003cdc:	3501      	adds	r5, #1
 8003cde:	e7f4      	b.n	8003cca <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 8003ce0:	2001      	movs	r0, #1
 8003ce2:	e7e3      	b.n	8003cac <HAL_UART_Transmit+0x72>
    return HAL_BUSY;
 8003ce4:	2002      	movs	r0, #2
 8003ce6:	e7e1      	b.n	8003cac <HAL_UART_Transmit+0x72>

08003ce8 <HAL_UART_Receive>:
{
 8003ce8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8003cec:	4698      	mov	r8, r3
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cee:	f890 3072 	ldrb.w	r3, [r0, #114]	; 0x72
 8003cf2:	2b20      	cmp	r3, #32
{
 8003cf4:	4604      	mov	r4, r0
 8003cf6:	460d      	mov	r5, r1
 8003cf8:	4616      	mov	r6, r2
  if (huart->RxState == HAL_UART_STATE_READY)
 8003cfa:	d160      	bne.n	8003dbe <HAL_UART_Receive+0xd6>
    if ((pData == NULL) || (Size == 0U))
 8003cfc:	2900      	cmp	r1, #0
 8003cfe:	d05c      	beq.n	8003dba <HAL_UART_Receive+0xd2>
 8003d00:	2a00      	cmp	r2, #0
 8003d02:	d05a      	beq.n	8003dba <HAL_UART_Receive+0xd2>
    __HAL_LOCK(huart);
 8003d04:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d058      	beq.n	8003dbe <HAL_UART_Receive+0xd6>
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d12:	2300      	movs	r3, #0
 8003d14:	6743      	str	r3, [r0, #116]	; 0x74
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d16:	2322      	movs	r3, #34	; 0x22
 8003d18:	f880 3072 	strb.w	r3, [r0, #114]	; 0x72
    tickstart = HAL_GetTick();
 8003d1c:	f7fc fc6e 	bl	80005fc <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 8003d20:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize  = Size;
 8003d22:	f8a4 6058 	strh.w	r6, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8003d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003d2a:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 8003d2c:	f8a4 605a 	strh.w	r6, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8003d30:	d115      	bne.n	8003d5e <HAL_UART_Receive+0x76>
 8003d32:	6923      	ldr	r3, [r4, #16]
 8003d34:	b98b      	cbnz	r3, 8003d5a <HAL_UART_Receive+0x72>
 8003d36:	f240 13ff 	movw	r3, #511	; 0x1ff
 8003d3a:	f8a4 305c 	strh.w	r3, [r4, #92]	; 0x5c
    uhMask = huart->Mask;
 8003d3e:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while (huart->RxXferCount > 0U)
 8003d42:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8003d46:	b280      	uxth	r0, r0
 8003d48:	b9b8      	cbnz	r0, 8003d7a <HAL_UART_Receive+0x92>
    huart->RxState = HAL_UART_STATE_READY;
 8003d4a:	2320      	movs	r3, #32
 8003d4c:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
    __HAL_UNLOCK(huart);
 8003d50:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
}
 8003d54:	b002      	add	sp, #8
 8003d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    UART_MASK_COMPUTATION(huart);
 8003d5a:	23ff      	movs	r3, #255	; 0xff
 8003d5c:	e7ed      	b.n	8003d3a <HAL_UART_Receive+0x52>
 8003d5e:	b923      	cbnz	r3, 8003d6a <HAL_UART_Receive+0x82>
 8003d60:	6923      	ldr	r3, [r4, #16]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0f9      	beq.n	8003d5a <HAL_UART_Receive+0x72>
 8003d66:	237f      	movs	r3, #127	; 0x7f
 8003d68:	e7e7      	b.n	8003d3a <HAL_UART_Receive+0x52>
 8003d6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003d6e:	d1e6      	bne.n	8003d3e <HAL_UART_Receive+0x56>
 8003d70:	6923      	ldr	r3, [r4, #16]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d0f7      	beq.n	8003d66 <HAL_UART_Receive+0x7e>
 8003d76:	233f      	movs	r3, #63	; 0x3f
 8003d78:	e7df      	b.n	8003d3a <HAL_UART_Receive+0x52>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003d7a:	f8cd 8000 	str.w	r8, [sp]
 8003d7e:	463b      	mov	r3, r7
 8003d80:	2200      	movs	r2, #0
 8003d82:	2120      	movs	r1, #32
 8003d84:	4620      	mov	r0, r4
 8003d86:	f7ff ff27 	bl	8003bd8 <UART_WaitOnFlagUntilTimeout>
 8003d8a:	b9d0      	cbnz	r0, 8003dc2 <HAL_UART_Receive+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d8c:	68a3      	ldr	r3, [r4, #8]
 8003d8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d92:	6823      	ldr	r3, [r4, #0]
 8003d94:	d10c      	bne.n	8003db0 <HAL_UART_Receive+0xc8>
 8003d96:	6922      	ldr	r2, [r4, #16]
 8003d98:	b952      	cbnz	r2, 8003db0 <HAL_UART_Receive+0xc8>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8003d9a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003d9c:	4033      	ands	r3, r6
 8003d9e:	f825 3b02 	strh.w	r3, [r5], #2
      huart->RxXferCount--;
 8003da2:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8003da6:	3b01      	subs	r3, #1
 8003da8:	b29b      	uxth	r3, r3
 8003daa:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 8003dae:	e7c8      	b.n	8003d42 <HAL_UART_Receive+0x5a>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8003db0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8003db2:	4033      	ands	r3, r6
 8003db4:	702b      	strb	r3, [r5, #0]
 8003db6:	3501      	adds	r5, #1
 8003db8:	e7f3      	b.n	8003da2 <HAL_UART_Receive+0xba>
      return  HAL_ERROR;
 8003dba:	2001      	movs	r0, #1
 8003dbc:	e7ca      	b.n	8003d54 <HAL_UART_Receive+0x6c>
    return HAL_BUSY;
 8003dbe:	2002      	movs	r0, #2
 8003dc0:	e7c8      	b.n	8003d54 <HAL_UART_Receive+0x6c>
        return HAL_TIMEOUT;
 8003dc2:	2003      	movs	r0, #3
 8003dc4:	e7c6      	b.n	8003d54 <HAL_UART_Receive+0x6c>

08003dc6 <UART_CheckIdleState>:
{
 8003dc6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003dc8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dca:	2600      	movs	r6, #0
 8003dcc:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 8003dce:	f7fc fc15 	bl	80005fc <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dd2:	6823      	ldr	r3, [r4, #0]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003dd8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003dda:	d417      	bmi.n	8003e0c <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003ddc:	6823      	ldr	r3, [r4, #0]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	075b      	lsls	r3, r3, #29
 8003de2:	d50a      	bpl.n	8003dfa <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003de4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003de8:	9300      	str	r3, [sp, #0]
 8003dea:	2200      	movs	r2, #0
 8003dec:	462b      	mov	r3, r5
 8003dee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003df2:	4620      	mov	r0, r4
 8003df4:	f7ff fef0 	bl	8003bd8 <UART_WaitOnFlagUntilTimeout>
 8003df8:	b9a0      	cbnz	r0, 8003e24 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 8003dfa:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003dfc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 8003dfe:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8003e02:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003e06:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 8003e0a:	e00c      	b.n	8003e26 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e0c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003e10:	9300      	str	r3, [sp, #0]
 8003e12:	4632      	mov	r2, r6
 8003e14:	4603      	mov	r3, r0
 8003e16:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003e1a:	4620      	mov	r0, r4
 8003e1c:	f7ff fedc 	bl	8003bd8 <UART_WaitOnFlagUntilTimeout>
 8003e20:	2800      	cmp	r0, #0
 8003e22:	d0db      	beq.n	8003ddc <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8003e24:	2003      	movs	r0, #3
}
 8003e26:	b002      	add	sp, #8
 8003e28:	bd70      	pop	{r4, r5, r6, pc}

08003e2a <HAL_UART_Init>:
{
 8003e2a:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003e2c:	4604      	mov	r4, r0
 8003e2e:	b360      	cbz	r0, 8003e8a <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003e30:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8003e34:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003e38:	b91b      	cbnz	r3, 8003e42 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8003e3a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003e3e:	f001 ff51 	bl	8005ce4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003e42:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003e44:	2324      	movs	r3, #36	; 0x24
 8003e46:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 8003e4a:	6813      	ldr	r3, [r2, #0]
 8003e4c:	f023 0301 	bic.w	r3, r3, #1
 8003e50:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e52:	4620      	mov	r0, r4
 8003e54:	f7ff fcd4 	bl	8003800 <UART_SetConfig>
 8003e58:	2801      	cmp	r0, #1
 8003e5a:	d016      	beq.n	8003e8a <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003e5e:	b113      	cbz	r3, 8003e66 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8003e60:	4620      	mov	r0, r4
 8003e62:	f7ff fe65 	bl	8003b30 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e66:	6823      	ldr	r3, [r4, #0]
 8003e68:	685a      	ldr	r2, [r3, #4]
 8003e6a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e70:	689a      	ldr	r2, [r3, #8]
 8003e72:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e76:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003e78:	681a      	ldr	r2, [r3, #0]
 8003e7a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 8003e7e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8003e80:	601a      	str	r2, [r3, #0]
}
 8003e82:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8003e86:	f7ff bf9e 	b.w	8003dc6 <UART_CheckIdleState>
}
 8003e8a:	2001      	movs	r0, #1
 8003e8c:	bd10      	pop	{r4, pc}
	...

08003e90 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003e90:	4b11      	ldr	r3, [pc, #68]	; (8003ed8 <SDMMC_GetCmdResp2+0x48>)
 8003e92:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	fbb3 f2f2 	udiv	r2, r3, r2
 8003e9c:	f241 3388 	movw	r3, #5000	; 0x1388
 8003ea0:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003ea2:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003ea6:	d313      	bcc.n	8003ed0 <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003ea8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003eaa:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003eae:	d0f8      	beq.n	8003ea2 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003eb0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003eb2:	075b      	lsls	r3, r3, #29
 8003eb4:	d503      	bpl.n	8003ebe <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003eb6:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003eb8:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 8003eba:	4618      	mov	r0, r3
 8003ebc:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003ebe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003ec0:	f013 0301 	ands.w	r3, r3, #1
 8003ec4:	d001      	beq.n	8003eca <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e7f6      	b.n	8003eb8 <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003eca:	22c5      	movs	r2, #197	; 0xc5
 8003ecc:	6382      	str	r2, [r0, #56]	; 0x38
 8003ece:	e7f4      	b.n	8003eba <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 8003ed0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003ed4:	e7f1      	b.n	8003eba <SDMMC_GetCmdResp2+0x2a>
 8003ed6:	bf00      	nop
 8003ed8:	20000050 	.word	0x20000050

08003edc <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8003edc:	4b0e      	ldr	r3, [pc, #56]	; (8003f18 <SDMMC_GetCmdResp3+0x3c>)
 8003ede:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	fbb3 f2f2 	udiv	r2, r3, r2
 8003ee8:	f241 3388 	movw	r3, #5000	; 0x1388
 8003eec:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8003eee:	f113 33ff 	adds.w	r3, r3, #4294967295
 8003ef2:	d30d      	bcc.n	8003f10 <SDMMC_GetCmdResp3+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8003ef4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003ef6:	f012 0f45 	tst.w	r2, #69	; 0x45
 8003efa:	d0f8      	beq.n	8003eee <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003efc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003efe:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003f02:	bf15      	itete	ne
 8003f04:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003f06:	22c5      	moveq	r2, #197	; 0xc5
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003f08:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003f0a:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8003f10:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8003f14:	4770      	bx	lr
 8003f16:	bf00      	nop
 8003f18:	20000050 	.word	0x20000050

08003f1c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003f1c:	4b43      	ldr	r3, [pc, #268]	; (800402c <SDMMC_GetCmdResp1+0x110>)
{
 8003f1e:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8003f26:	fbb3 f3f4 	udiv	r3, r3, r4
 8003f2a:	435a      	muls	r2, r3
    if (count-- == 0U)
 8003f2c:	2a00      	cmp	r2, #0
 8003f2e:	d048      	beq.n	8003fc2 <SDMMC_GetCmdResp1+0xa6>
  }while(!__SDMMC_GET_FLAG(SDMMCx, flags));
 8003f30:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f32:	f013 0f45 	tst.w	r3, #69	; 0x45
 8003f36:	f102 32ff 	add.w	r2, r2, #4294967295
 8003f3a:	d0f7      	beq.n	8003f2c <SDMMC_GetCmdResp1+0x10>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8003f3c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f3e:	075b      	lsls	r3, r3, #29
 8003f40:	d503      	bpl.n	8003f4a <SDMMC_GetCmdResp1+0x2e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8003f42:	2304      	movs	r3, #4
 8003f44:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8003f46:	4618      	mov	r0, r3
 8003f48:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8003f4a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003f4c:	07dc      	lsls	r4, r3, #31
 8003f4e:	d503      	bpl.n	8003f58 <SDMMC_GetCmdResp1+0x3c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8003f50:	2301      	movs	r3, #1
 8003f52:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8003f54:	2001      	movs	r0, #1
 8003f56:	bd10      	pop	{r4, pc}
  return (uint8_t)(SDMMCx->RESPCMD);
 8003f58:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8003f5a:	b2db      	uxtb	r3, r3
 8003f5c:	4299      	cmp	r1, r3
 8003f5e:	d1f9      	bne.n	8003f54 <SDMMC_GetCmdResp1+0x38>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8003f60:	23c5      	movs	r3, #197	; 0xc5
 8003f62:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8003f64:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8003f66:	4832      	ldr	r0, [pc, #200]	; (8004030 <SDMMC_GetCmdResp1+0x114>)
 8003f68:	4018      	ands	r0, r3
 8003f6a:	2800      	cmp	r0, #0
 8003f6c:	d05c      	beq.n	8004028 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	db2a      	blt.n	8003fc8 <SDMMC_GetCmdResp1+0xac>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8003f72:	005a      	lsls	r2, r3, #1
 8003f74:	d42b      	bmi.n	8003fce <SDMMC_GetCmdResp1+0xb2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8003f76:	009c      	lsls	r4, r3, #2
 8003f78:	d42b      	bmi.n	8003fd2 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8003f7a:	00d9      	lsls	r1, r3, #3
 8003f7c:	d42b      	bmi.n	8003fd6 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8003f7e:	011a      	lsls	r2, r3, #4
 8003f80:	d42c      	bmi.n	8003fdc <SDMMC_GetCmdResp1+0xc0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8003f82:	015c      	lsls	r4, r3, #5
 8003f84:	d42d      	bmi.n	8003fe2 <SDMMC_GetCmdResp1+0xc6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8003f86:	01d9      	lsls	r1, r3, #7
 8003f88:	d42e      	bmi.n	8003fe8 <SDMMC_GetCmdResp1+0xcc>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8003f8a:	021a      	lsls	r2, r3, #8
 8003f8c:	d42f      	bmi.n	8003fee <SDMMC_GetCmdResp1+0xd2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8003f8e:	025c      	lsls	r4, r3, #9
 8003f90:	d430      	bmi.n	8003ff4 <SDMMC_GetCmdResp1+0xd8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8003f92:	0299      	lsls	r1, r3, #10
 8003f94:	d431      	bmi.n	8003ffa <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8003f96:	02da      	lsls	r2, r3, #11
 8003f98:	d432      	bmi.n	8004000 <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8003f9a:	035c      	lsls	r4, r3, #13
 8003f9c:	d433      	bmi.n	8004006 <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8003f9e:	0399      	lsls	r1, r3, #14
 8003fa0:	d434      	bmi.n	800400c <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8003fa2:	03da      	lsls	r2, r3, #15
 8003fa4:	d435      	bmi.n	8004012 <SDMMC_GetCmdResp1+0xf6>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8003fa6:	041c      	lsls	r4, r3, #16
 8003fa8:	d436      	bmi.n	8004018 <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8003faa:	0459      	lsls	r1, r3, #17
 8003fac:	d437      	bmi.n	800401e <SDMMC_GetCmdResp1+0x102>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8003fae:	049a      	lsls	r2, r3, #18
 8003fb0:	d438      	bmi.n	8004024 <SDMMC_GetCmdResp1+0x108>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8003fb2:	f013 0f08 	tst.w	r3, #8
 8003fb6:	bf14      	ite	ne
 8003fb8:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 8003fbc:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8003fc0:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8003fc2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003fc6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8003fc8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8003fcc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8003fce:	2040      	movs	r0, #64	; 0x40
 8003fd0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8003fd2:	2080      	movs	r0, #128	; 0x80
 8003fd4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8003fd6:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003fda:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8003fdc:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003fe0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8003fe2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003fe6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8003fe8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003fec:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 8003fee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003ff2:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8003ff4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003ff8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8003ffa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003ffe:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8004000:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004004:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8004006:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800400a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800400c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004010:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8004012:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8004016:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8004018:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800401c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800401e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004022:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 8004024:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 8004028:	bd10      	pop	{r4, pc}
 800402a:	bf00      	nop
 800402c:	20000050 	.word	0x20000050
 8004030:	fdffe008 	.word	0xfdffe008

08004034 <SDMMC_Init>:
{
 8004034:	b084      	sub	sp, #16
 8004036:	b510      	push	{r4, lr}
 8004038:	ac03      	add	r4, sp, #12
 800403a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 800403e:	9904      	ldr	r1, [sp, #16]
 8004040:	9b03      	ldr	r3, [sp, #12]
 8004042:	6842      	ldr	r2, [r0, #4]
 8004044:	430b      	orrs	r3, r1
 8004046:	9905      	ldr	r1, [sp, #20]
 8004048:	430b      	orrs	r3, r1
 800404a:	9906      	ldr	r1, [sp, #24]
 800404c:	430b      	orrs	r3, r1
 800404e:	9907      	ldr	r1, [sp, #28]
 8004050:	430b      	orrs	r3, r1
 8004052:	9908      	ldr	r1, [sp, #32]
}
 8004054:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8004058:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 800405c:	430b      	orrs	r3, r1
 800405e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8004062:	4313      	orrs	r3, r2
 8004064:	6043      	str	r3, [r0, #4]
}
 8004066:	b004      	add	sp, #16
 8004068:	2000      	movs	r0, #0
 800406a:	4770      	bx	lr

0800406c <SDMMC_ReadFIFO>:
 800406c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8004070:	4770      	bx	lr

08004072 <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8004072:	680b      	ldr	r3, [r1, #0]
 8004074:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8004078:	2000      	movs	r0, #0
 800407a:	4770      	bx	lr

0800407c <SDMMC_PowerState_ON>:
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 800407c:	2303      	movs	r3, #3
 800407e:	6003      	str	r3, [r0, #0]
}
 8004080:	2000      	movs	r0, #0
 8004082:	4770      	bx	lr

08004084 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8004084:	6800      	ldr	r0, [r0, #0]
}
 8004086:	f000 0003 	and.w	r0, r0, #3
 800408a:	4770      	bx	lr

0800408c <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 800408c:	680b      	ldr	r3, [r1, #0]
 800408e:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 8004090:	68c3      	ldr	r3, [r0, #12]
 8004092:	684a      	ldr	r2, [r1, #4]
 8004094:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004098:	f023 030f 	bic.w	r3, r3, #15
 800409c:	4313      	orrs	r3, r2
 800409e:	688a      	ldr	r2, [r1, #8]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	68ca      	ldr	r2, [r1, #12]
 80040a4:	4313      	orrs	r3, r2
 80040a6:	690a      	ldr	r2, [r1, #16]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	60c3      	str	r3, [r0, #12]
}
 80040ac:	2000      	movs	r0, #0
 80040ae:	4770      	bx	lr

080040b0 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80040b0:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 80040b2:	5840      	ldr	r0, [r0, r1]
}  
 80040b4:	4770      	bx	lr

080040b6 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 80040b6:	680b      	ldr	r3, [r1, #0]
 80040b8:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 80040ba:	684b      	ldr	r3, [r1, #4]
 80040bc:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 80040be:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80040c0:	688a      	ldr	r2, [r1, #8]
 80040c2:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 80040c6:	4313      	orrs	r3, r2
 80040c8:	68ca      	ldr	r2, [r1, #12]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	690a      	ldr	r2, [r1, #16]
 80040ce:	4313      	orrs	r3, r2
 80040d0:	694a      	ldr	r2, [r1, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80040d6:	2000      	movs	r0, #0
 80040d8:	4770      	bx	lr

080040da <SDMMC_CmdBlockLength>:
{
 80040da:	b530      	push	{r4, r5, lr}
 80040dc:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80040de:	2340      	movs	r3, #64	; 0x40
 80040e0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80040e2:	2300      	movs	r3, #0
{
 80040e4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 80040e6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80040e8:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80040ea:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80040ec:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80040ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040f2:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 80040f4:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80040f6:	f7ff ffc9 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 80040fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80040fe:	4621      	mov	r1, r4
 8004100:	4628      	mov	r0, r5
 8004102:	f7ff ff0b 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 8004106:	b007      	add	sp, #28
 8004108:	bd30      	pop	{r4, r5, pc}

0800410a <SDMMC_CmdReadSingleBlock>:
{
 800410a:	b530      	push	{r4, r5, lr}
 800410c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800410e:	2340      	movs	r3, #64	; 0x40
 8004110:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004112:	2300      	movs	r3, #0
{
 8004114:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004116:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004118:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800411a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800411c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800411e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004122:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8004124:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004126:	f7ff ffb1 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800412a:	f241 3288 	movw	r2, #5000	; 0x1388
 800412e:	4621      	mov	r1, r4
 8004130:	4628      	mov	r0, r5
 8004132:	f7ff fef3 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 8004136:	b007      	add	sp, #28
 8004138:	bd30      	pop	{r4, r5, pc}

0800413a <SDMMC_CmdReadMultiBlock>:
{
 800413a:	b530      	push	{r4, r5, lr}
 800413c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800413e:	2340      	movs	r3, #64	; 0x40
 8004140:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004142:	2300      	movs	r3, #0
{
 8004144:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8004146:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004148:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800414a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800414c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800414e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004152:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8004154:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004156:	f7ff ff99 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 800415a:	f241 3288 	movw	r2, #5000	; 0x1388
 800415e:	4621      	mov	r1, r4
 8004160:	4628      	mov	r0, r5
 8004162:	f7ff fedb 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 8004166:	b007      	add	sp, #28
 8004168:	bd30      	pop	{r4, r5, pc}

0800416a <SDMMC_CmdWriteSingleBlock>:
{
 800416a:	b530      	push	{r4, r5, lr}
 800416c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800416e:	2340      	movs	r3, #64	; 0x40
 8004170:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004172:	2300      	movs	r3, #0
{
 8004174:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8004176:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004178:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800417a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800417c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800417e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004182:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8004184:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004186:	f7ff ff81 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 800418a:	f241 3288 	movw	r2, #5000	; 0x1388
 800418e:	4621      	mov	r1, r4
 8004190:	4628      	mov	r0, r5
 8004192:	f7ff fec3 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 8004196:	b007      	add	sp, #28
 8004198:	bd30      	pop	{r4, r5, pc}

0800419a <SDMMC_CmdWriteMultiBlock>:
{
 800419a:	b530      	push	{r4, r5, lr}
 800419c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800419e:	2340      	movs	r3, #64	; 0x40
 80041a0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80041a2:	2300      	movs	r3, #0
{
 80041a4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80041a6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80041a8:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80041aa:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80041ac:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80041ae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041b2:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80041b4:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80041b6:	f7ff ff69 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80041ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80041be:	4621      	mov	r1, r4
 80041c0:	4628      	mov	r0, r5
 80041c2:	f7ff feab 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 80041c6:	b007      	add	sp, #28
 80041c8:	bd30      	pop	{r4, r5, pc}
	...

080041cc <SDMMC_CmdStopTransfer>:
{
 80041cc:	b530      	push	{r4, r5, lr}
 80041ce:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80041d0:	2300      	movs	r3, #0
{
 80041d2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0;
 80041d4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80041d6:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80041d8:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80041da:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80041dc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80041de:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80041e2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80041e4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80041e6:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80041e8:	f7ff ff50 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80041ec:	4a03      	ldr	r2, [pc, #12]	; (80041fc <SDMMC_CmdStopTransfer+0x30>)
 80041ee:	4621      	mov	r1, r4
 80041f0:	4628      	mov	r0, r5
 80041f2:	f7ff fe93 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 80041f6:	b007      	add	sp, #28
 80041f8:	bd30      	pop	{r4, r5, pc}
 80041fa:	bf00      	nop
 80041fc:	05f5e100 	.word	0x05f5e100

08004200 <SDMMC_CmdSelDesel>:
{
 8004200:	b530      	push	{r4, r5, lr}
 8004202:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004204:	2340      	movs	r3, #64	; 0x40
 8004206:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004208:	2300      	movs	r3, #0
{
 800420a:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800420c:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800420e:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004210:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004212:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8004216:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004218:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800421a:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800421c:	f7ff ff36 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8004220:	f241 3288 	movw	r2, #5000	; 0x1388
 8004224:	4621      	mov	r1, r4
 8004226:	4628      	mov	r0, r5
 8004228:	f7ff fe78 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 800422c:	b007      	add	sp, #28
 800422e:	bd30      	pop	{r4, r5, pc}

08004230 <SDMMC_CmdGoIdleState>:
{
 8004230:	b510      	push	{r4, lr}
 8004232:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8004234:	2300      	movs	r3, #0
 8004236:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8004238:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 800423a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800423c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800423e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004240:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004244:	9305      	str	r3, [sp, #20]
{
 8004246:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004248:	f7ff ff20 	bl	800408c <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800424c:	4b0b      	ldr	r3, [pc, #44]	; (800427c <SDMMC_CmdGoIdleState+0x4c>)
 800424e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	fbb3 f2f2 	udiv	r2, r3, r2
 8004258:	f241 3388 	movw	r3, #5000	; 0x1388
 800425c:	4353      	muls	r3, r2
    if (count-- == 0U)
 800425e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8004262:	d307      	bcc.n	8004274 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8004264:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8004266:	0612      	lsls	r2, r2, #24
 8004268:	d5f9      	bpl.n	800425e <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800426a:	23c5      	movs	r3, #197	; 0xc5
 800426c:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 800426e:	2000      	movs	r0, #0
}
 8004270:	b006      	add	sp, #24
 8004272:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8004274:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8004278:	e7fa      	b.n	8004270 <SDMMC_CmdGoIdleState+0x40>
 800427a:	bf00      	nop
 800427c:	20000050 	.word	0x20000050

08004280 <SDMMC_CmdOperCond>:
{
 8004280:	b510      	push	{r4, lr}
 8004282:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8004284:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8004288:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800428a:	2308      	movs	r3, #8
 800428c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800428e:	2340      	movs	r3, #64	; 0x40
 8004290:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004292:	2300      	movs	r3, #0
 8004294:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004296:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004298:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800429c:	9305      	str	r3, [sp, #20]
{
 800429e:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80042a0:	f7ff fef4 	bl	800408c <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80042a4:	4b13      	ldr	r3, [pc, #76]	; (80042f4 <SDMMC_CmdOperCond+0x74>)
 80042a6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	fbb3 f2f2 	udiv	r2, r3, r2
 80042b0:	f241 3388 	movw	r3, #5000	; 0x1388
 80042b4:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80042b6:	f113 33ff 	adds.w	r3, r3, #4294967295
 80042ba:	d318      	bcc.n	80042ee <SDMMC_CmdOperCond+0x6e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80042bc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80042be:	f012 0f45 	tst.w	r2, #69	; 0x45
 80042c2:	d0f8      	beq.n	80042b6 <SDMMC_CmdOperCond+0x36>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80042c4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80042c6:	075b      	lsls	r3, r3, #29
 80042c8:	d503      	bpl.n	80042d2 <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80042ca:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80042cc:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80042ce:	b006      	add	sp, #24
 80042d0:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80042d2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80042d4:	f012 0201 	ands.w	r2, r2, #1
 80042d8:	d001      	beq.n	80042de <SDMMC_CmdOperCond+0x5e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80042da:	2001      	movs	r0, #1
 80042dc:	e7f6      	b.n	80042cc <SDMMC_CmdOperCond+0x4c>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 80042de:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80042e0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 80042e4:	d0f3      	beq.n	80042ce <SDMMC_CmdOperCond+0x4e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 80042e6:	2340      	movs	r3, #64	; 0x40
 80042e8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80042ea:	4610      	mov	r0, r2
 80042ec:	e7ef      	b.n	80042ce <SDMMC_CmdOperCond+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 80042ee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80042f2:	e7ec      	b.n	80042ce <SDMMC_CmdOperCond+0x4e>
 80042f4:	20000050 	.word	0x20000050

080042f8 <SDMMC_CmdAppCommand>:
{
 80042f8:	b530      	push	{r4, r5, lr}
 80042fa:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80042fc:	2340      	movs	r3, #64	; 0x40
 80042fe:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004300:	2300      	movs	r3, #0
{
 8004302:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8004304:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004306:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004308:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800430a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800430c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004310:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8004312:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004314:	f7ff feba 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8004318:	f241 3288 	movw	r2, #5000	; 0x1388
 800431c:	4621      	mov	r1, r4
 800431e:	4628      	mov	r0, r5
 8004320:	f7ff fdfc 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 8004324:	b007      	add	sp, #28
 8004326:	bd30      	pop	{r4, r5, pc}

08004328 <SDMMC_CmdAppOperCommand>:
{
 8004328:	b510      	push	{r4, lr}
 800432a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800432c:	2329      	movs	r3, #41	; 0x29
 800432e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004330:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004334:	2340      	movs	r3, #64	; 0x40
 8004336:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004338:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800433c:	2300      	movs	r3, #0
{
 800433e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8004340:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004342:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004344:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004346:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800434a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800434c:	f7ff fe9e 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8004350:	4620      	mov	r0, r4
 8004352:	f7ff fdc3 	bl	8003edc <SDMMC_GetCmdResp3>
}
 8004356:	b006      	add	sp, #24
 8004358:	bd10      	pop	{r4, pc}

0800435a <SDMMC_CmdSendCID>:
{
 800435a:	b510      	push	{r4, lr}
 800435c:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 800435e:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004360:	2202      	movs	r2, #2
{
 8004362:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 8004364:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8004366:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004368:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800436a:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800436c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004370:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8004372:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004374:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004376:	f7ff fe89 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 800437a:	4620      	mov	r0, r4
 800437c:	f7ff fd88 	bl	8003e90 <SDMMC_GetCmdResp2>
}
 8004380:	b006      	add	sp, #24
 8004382:	bd10      	pop	{r4, pc}

08004384 <SDMMC_CmdSendCSD>:
{
 8004384:	b510      	push	{r4, lr}
 8004386:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8004388:	2309      	movs	r3, #9
 800438a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 800438c:	23c0      	movs	r3, #192	; 0xc0
 800438e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004390:	2300      	movs	r3, #0
{
 8004392:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004394:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004396:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004398:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 800439a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800439e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80043a0:	f7ff fe74 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80043a4:	4620      	mov	r0, r4
 80043a6:	f7ff fd73 	bl	8003e90 <SDMMC_GetCmdResp2>
}
 80043aa:	b006      	add	sp, #24
 80043ac:	bd10      	pop	{r4, pc}
	...

080043b0 <SDMMC_CmdSetRelAdd>:
{
 80043b0:	b530      	push	{r4, r5, lr}
 80043b2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 80043b4:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80043b6:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0;
 80043b8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 80043ba:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80043bc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80043be:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80043c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 80043c4:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80043c6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80043c8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80043ca:	9305      	str	r3, [sp, #20]
{
 80043cc:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80043ce:	f7ff fe5d 	bl	800408c <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80043d2:	4b1d      	ldr	r3, [pc, #116]	; (8004448 <SDMMC_CmdSetRelAdd+0x98>)
 80043d4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	fbb3 f2f2 	udiv	r2, r3, r2
 80043de:	f241 3388 	movw	r3, #5000	; 0x1388
 80043e2:	4353      	muls	r3, r2
    if (count-- == 0U)
 80043e4:	f113 33ff 	adds.w	r3, r3, #4294967295
 80043e8:	d326      	bcc.n	8004438 <SDMMC_CmdSetRelAdd+0x88>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80043ea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80043ec:	f012 0f45 	tst.w	r2, #69	; 0x45
 80043f0:	d0f8      	beq.n	80043e4 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80043f2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80043f4:	0758      	lsls	r0, r3, #29
 80043f6:	d503      	bpl.n	8004400 <SDMMC_CmdSetRelAdd+0x50>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80043f8:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80043fa:	63a0      	str	r0, [r4, #56]	; 0x38
}
 80043fc:	b007      	add	sp, #28
 80043fe:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8004400:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004402:	07d9      	lsls	r1, r3, #31
 8004404:	d501      	bpl.n	800440a <SDMMC_CmdSetRelAdd+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8004406:	2001      	movs	r0, #1
 8004408:	e7f7      	b.n	80043fa <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDMMCx->RESPCMD);
 800440a:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b03      	cmp	r3, #3
 8004410:	d115      	bne.n	800443e <SDMMC_CmdSetRelAdd+0x8e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8004412:	23c5      	movs	r3, #197	; 0xc5
 8004414:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8004416:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8004418:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 800441c:	d102      	bne.n	8004424 <SDMMC_CmdSetRelAdd+0x74>
    *pRCA = (uint16_t) (response_r1 >> 16);
 800441e:	0c1b      	lsrs	r3, r3, #16
 8004420:	802b      	strh	r3, [r5, #0]
 8004422:	e7eb      	b.n	80043fc <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8004424:	045a      	lsls	r2, r3, #17
 8004426:	d40c      	bmi.n	8004442 <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8004428:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 800442c:	bf14      	ite	ne
 800442e:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8004432:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8004436:	e7e1      	b.n	80043fc <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8004438:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800443c:	e7de      	b.n	80043fc <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800443e:	2001      	movs	r0, #1
 8004440:	e7dc      	b.n	80043fc <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8004442:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004446:	e7d9      	b.n	80043fc <SDMMC_CmdSetRelAdd+0x4c>
 8004448:	20000050 	.word	0x20000050

0800444c <SDMMC_CmdSendStatus>:
{
 800444c:	b530      	push	{r4, r5, lr}
 800444e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8004450:	2340      	movs	r3, #64	; 0x40
 8004452:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8004454:	2300      	movs	r3, #0
{
 8004456:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8004458:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800445a:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 800445c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 800445e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8004460:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004464:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8004466:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8004468:	f7ff fe10 	bl	800408c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 800446c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004470:	4621      	mov	r1, r4
 8004472:	4628      	mov	r0, r5
 8004474:	f7ff fd52 	bl	8003f1c <SDMMC_GetCmdResp1>
}
 8004478:	b007      	add	sp, #28
 800447a:	bd30      	pop	{r4, r5, pc}

0800447c <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800447c:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800447e:	4b0f      	ldr	r3, [pc, #60]	; (80044bc <FATFS_LinkDriverEx+0x40>)
 8004480:	7a5d      	ldrb	r5, [r3, #9]
 8004482:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8004486:	b9b5      	cbnz	r5, 80044b6 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004488:	7a5d      	ldrb	r5, [r3, #9]
 800448a:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 800448c:	7a5d      	ldrb	r5, [r3, #9]
 800448e:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8004492:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8004494:	7a58      	ldrb	r0, [r3, #9]
 8004496:	4418      	add	r0, r3
 8004498:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 800449a:	7a5a      	ldrb	r2, [r3, #9]
 800449c:	b2d2      	uxtb	r2, r2
 800449e:	1c50      	adds	r0, r2, #1
 80044a0:	b2c0      	uxtb	r0, r0
 80044a2:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 80044a4:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 80044a6:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 80044a8:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 80044aa:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 80044ac:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 80044ae:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 80044b0:	70cc      	strb	r4, [r1, #3]
 80044b2:	4620      	mov	r0, r4
 80044b4:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 80044b6:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 80044b8:	bd30      	pop	{r4, r5, pc}
 80044ba:	bf00      	nop
 80044bc:	20000244 	.word	0x20000244

080044c0 <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 80044c0:	2200      	movs	r2, #0
 80044c2:	f7ff bfdb 	b.w	800447c <FATFS_LinkDriverEx>
	...

080044c8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80044c8:	b510      	push	{r4, lr}
  ADC_MultiModeTypeDef multimode = {0};
 80044ca:	2400      	movs	r4, #0
{
 80044cc:	b08a      	sub	sp, #40	; 0x28
  ADC_ChannelConfTypeDef sConfig = {0};
 80044ce:	2218      	movs	r2, #24
 80044d0:	4621      	mov	r1, r4
 80044d2:	a804      	add	r0, sp, #16
  ADC_MultiModeTypeDef multimode = {0};
 80044d4:	9401      	str	r4, [sp, #4]
 80044d6:	9402      	str	r4, [sp, #8]
 80044d8:	9403      	str	r4, [sp, #12]
  ADC_ChannelConfTypeDef sConfig = {0};
 80044da:	f001 fd17 	bl	8005f0c <memset>

  /**Common config 
  */
  hadc1.Instance = ADC1;
 80044de:	4824      	ldr	r0, [pc, #144]	; (8004570 <MX_ADC1_Init+0xa8>)
 80044e0:	4b24      	ldr	r3, [pc, #144]	; (8004574 <MX_ADC1_Init+0xac>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80044e2:	6084      	str	r4, [r0, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80044e4:	2204      	movs	r2, #4
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80044e6:	e880 0018 	stmia.w	r0, {r3, r4}
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80044ea:	6142      	str	r2, [r0, #20]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80044ec:	2301      	movs	r3, #1
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.NbrOfConversion = 2;
 80044ee:	2202      	movs	r2, #2
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80044f0:	60c4      	str	r4, [r0, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80044f2:	6103      	str	r3, [r0, #16]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80044f4:	7604      	strb	r4, [r0, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80044f6:	7644      	strb	r4, [r0, #25]
  hadc1.Init.NbrOfConversion = 2;
 80044f8:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80044fa:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.NbrOfDiscConversion = 1;
 80044fe:	6243      	str	r3, [r0, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004500:	6284      	str	r4, [r0, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004502:	62c4      	str	r4, [r0, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004504:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8004508:	6344      	str	r4, [r0, #52]	; 0x34
  hadc1.Init.OversamplingMode = ENABLE;
 800450a:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  hadc1.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_2;
 800450e:	63c4      	str	r4, [r0, #60]	; 0x3c
  hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_NONE;
 8004510:	6404      	str	r4, [r0, #64]	; 0x40
  hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8004512:	6444      	str	r4, [r0, #68]	; 0x44
  hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8004514:	6483      	str	r3, [r0, #72]	; 0x48
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004516:	f7fc f89f 	bl	8000658 <HAL_ADC_Init>
 800451a:	b108      	cbz	r0, 8004520 <MX_ADC1_Init+0x58>
  {
    Error_Handler();
 800451c:	f001 f9ba 	bl	8005894 <Error_Handler>
  }
  /**Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004520:	a901      	add	r1, sp, #4
 8004522:	4813      	ldr	r0, [pc, #76]	; (8004570 <MX_ADC1_Init+0xa8>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004524:	9401      	str	r4, [sp, #4]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004526:	f7fc fc0b 	bl	8000d40 <HAL_ADCEx_MultiModeConfigChannel>
 800452a:	b108      	cbz	r0, 8004530 <MX_ADC1_Init+0x68>
  {
    Error_Handler();
 800452c:	f001 f9b2 	bl	8005894 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8004530:	4b11      	ldr	r3, [pc, #68]	; (8004578 <MX_ADC1_Init+0xb0>)
 8004532:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8004534:	227f      	movs	r2, #127	; 0x7f
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8004536:	2306      	movs	r3, #6
 8004538:	9305      	str	r3, [sp, #20]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800453a:	9207      	str	r2, [sp, #28]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800453c:	2300      	movs	r3, #0
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800453e:	2204      	movs	r2, #4
  sConfig.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004540:	a904      	add	r1, sp, #16
 8004542:	480b      	ldr	r0, [pc, #44]	; (8004570 <MX_ADC1_Init+0xa8>)
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8004544:	9306      	str	r3, [sp, #24]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8004546:	9208      	str	r2, [sp, #32]
  sConfig.Offset = 0;
 8004548:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800454a:	f7fc f965 	bl	8000818 <HAL_ADC_ConfigChannel>
 800454e:	b108      	cbz	r0, 8004554 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8004550:	f001 f9a0 	bl	8005894 <Error_Handler>
  }
  /**Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8004554:	4b09      	ldr	r3, [pc, #36]	; (800457c <MX_ADC1_Init+0xb4>)
 8004556:	9304      	str	r3, [sp, #16]
  sConfig.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004558:	a904      	add	r1, sp, #16
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800455a:	230c      	movs	r3, #12
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800455c:	4804      	ldr	r0, [pc, #16]	; (8004570 <MX_ADC1_Init+0xa8>)
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800455e:	9305      	str	r3, [sp, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004560:	f7fc f95a 	bl	8000818 <HAL_ADC_ConfigChannel>
 8004564:	b108      	cbz	r0, 800456a <MX_ADC1_Init+0xa2>
  {
    Error_Handler();
 8004566:	f001 f995 	bl	8005894 <Error_Handler>
  }

}
 800456a:	b00a      	add	sp, #40	; 0x28
 800456c:	bd10      	pop	{r4, pc}
 800456e:	bf00      	nop
 8004570:	200002c8 	.word	0x200002c8
 8004574:	50040000 	.word	0x50040000
 8004578:	14f00020 	.word	0x14f00020
 800457c:	2e300800 	.word	0x2e300800

08004580 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8004580:	b530      	push	{r4, r5, lr}
 8004582:	4605      	mov	r5, r0
 8004584:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004586:	2214      	movs	r2, #20
 8004588:	2100      	movs	r1, #0
 800458a:	a803      	add	r0, sp, #12
 800458c:	f001 fcbe 	bl	8005f0c <memset>
  if(adcHandle->Instance==ADC1)
 8004590:	682a      	ldr	r2, [r5, #0]
 8004592:	4b1f      	ldr	r3, [pc, #124]	; (8004610 <HAL_ADC_MspInit+0x90>)
 8004594:	429a      	cmp	r2, r3
 8004596:	d138      	bne.n	800460a <HAL_ADC_MspInit+0x8a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8004598:	f103 4370 	add.w	r3, r3, #4026531840	; 0xf0000000
 800459c:	f5a3 33f8 	sub.w	r3, r3, #126976	; 0x1f000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80045a0:	4c1c      	ldr	r4, [pc, #112]	; (8004614 <HAL_ADC_MspInit+0x94>)
    __HAL_RCC_ADC_CLK_ENABLE();
 80045a2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045a4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80045a8:	64da      	str	r2, [r3, #76]	; 0x4c
 80045aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045ac:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80045b0:	9201      	str	r2, [sp, #4]
 80045b2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045b4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045b6:	f042 0201 	orr.w	r2, r2, #1
 80045ba:	64da      	str	r2, [r3, #76]	; 0x4c
 80045bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	9302      	str	r3, [sp, #8]
 80045c4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_6;
 80045c6:	2341      	movs	r3, #65	; 0x41
 80045c8:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80045ce:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045d0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80045d2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045d4:	f7fc fece 	bl	8001374 <HAL_GPIO_Init>
    hdma_adc1.Init.Request = DMA_REQUEST_0;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80045d8:	2280      	movs	r2, #128	; 0x80
 80045da:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80045dc:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Instance = DMA1_Channel1;
 80045e0:	4b0d      	ldr	r3, [pc, #52]	; (8004618 <HAL_ADC_MspInit+0x98>)
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80045e2:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80045e4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 80045e8:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80045ea:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80045ec:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80045ee:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80045f0:	4620      	mov	r0, r4
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80045f2:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80045f4:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80045f6:	60e3      	str	r3, [r4, #12]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80045f8:	61e2      	str	r2, [r4, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80045fa:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80045fc:	f7fc fc80 	bl	8000f00 <HAL_DMA_Init>
 8004600:	b108      	cbz	r0, 8004606 <HAL_ADC_MspInit+0x86>
    {
      Error_Handler();
 8004602:	f001 f947 	bl	8005894 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8004606:	64ec      	str	r4, [r5, #76]	; 0x4c
 8004608:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800460a:	b009      	add	sp, #36	; 0x24
 800460c:	bd30      	pop	{r4, r5, pc}
 800460e:	bf00      	nop
 8004610:	50040000 	.word	0x50040000
 8004614:	2000032c 	.word	0x2000032c
 8004618:	40020008 	.word	0x40020008

0800461c <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 800461c:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 800461e:	2301      	movs	r3, #1
 8004620:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 8004624:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004628:	2b01      	cmp	r3, #1
 800462a:	d105      	bne.n	8004638 <BSP_SD_Init+0x1c>
  sd_state = HAL_SD_Init(&hsd1);
 800462c:	4803      	ldr	r0, [pc, #12]	; (800463c <BSP_SD_Init+0x20>)
 800462e:	f7ff f88a 	bl	8003746 <HAL_SD_Init>
}
 8004632:	b003      	add	sp, #12
 8004634:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8004638:	2002      	movs	r0, #2
 800463a:	e7fa      	b.n	8004632 <BSP_SD_Init+0x16>
 800463c:	20004598 	.word	0x20004598

08004640 <BSP_SD_ReadBlocks>:
{
 8004640:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	4613      	mov	r3, r2
 8004646:	460a      	mov	r2, r1
 8004648:	4601      	mov	r1, r0
 800464a:	4804      	ldr	r0, [pc, #16]	; (800465c <BSP_SD_ReadBlocks+0x1c>)
 800464c:	f7fe fcec 	bl	8003028 <HAL_SD_ReadBlocks>
}
 8004650:	3000      	adds	r0, #0
 8004652:	bf18      	it	ne
 8004654:	2001      	movne	r0, #1
 8004656:	b003      	add	sp, #12
 8004658:	f85d fb04 	ldr.w	pc, [sp], #4
 800465c:	20004598 	.word	0x20004598

08004660 <BSP_SD_WriteBlocks>:
{
 8004660:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 8004662:	9300      	str	r3, [sp, #0]
 8004664:	4613      	mov	r3, r2
 8004666:	460a      	mov	r2, r1
 8004668:	4601      	mov	r1, r0
 800466a:	4804      	ldr	r0, [pc, #16]	; (800467c <BSP_SD_WriteBlocks+0x1c>)
 800466c:	f7fe fde4 	bl	8003238 <HAL_SD_WriteBlocks>
}
 8004670:	3000      	adds	r0, #0
 8004672:	bf18      	it	ne
 8004674:	2001      	movne	r0, #1
 8004676:	b003      	add	sp, #12
 8004678:	f85d fb04 	ldr.w	pc, [sp], #4
 800467c:	20004598 	.word	0x20004598

08004680 <BSP_SD_GetCardState>:
{
 8004680:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8004682:	4803      	ldr	r0, [pc, #12]	; (8004690 <BSP_SD_GetCardState+0x10>)
 8004684:	f7ff f88c 	bl	80037a0 <HAL_SD_GetCardState>
}
 8004688:	3804      	subs	r0, #4
 800468a:	bf18      	it	ne
 800468c:	2001      	movne	r0, #1
 800468e:	bd08      	pop	{r3, pc}
 8004690:	20004598 	.word	0x20004598

08004694 <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 8004694:	4601      	mov	r1, r0
 8004696:	4801      	ldr	r0, [pc, #4]	; (800469c <BSP_SD_GetCardInfo+0x8>)
 8004698:	f7ff b870 	b.w	800377c <HAL_SD_GetCardInfo>
 800469c:	20004598 	.word	0x20004598

080046a0 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046a0:	4b0a      	ldr	r3, [pc, #40]	; (80046cc <MX_DMA_Init+0x2c>)
{
 80046a2:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046a4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80046a6:	f042 0201 	orr.w	r2, r2, #1
 80046aa:	649a      	str	r2, [r3, #72]	; 0x48
 80046ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80046ae:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046b0:	f003 0301 	and.w	r3, r3, #1
 80046b4:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80046b6:	4611      	mov	r1, r2
 80046b8:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80046ba:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80046bc:	f7fc fbca 	bl	8000e54 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80046c0:	200b      	movs	r0, #11
 80046c2:	f7fc fbfb 	bl	8000ebc <HAL_NVIC_EnableIRQ>

}
 80046c6:	b003      	add	sp, #12
 80046c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80046cc:	40021000 	.word	0x40021000

080046d0 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80046d0:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80046d2:	4903      	ldr	r1, [pc, #12]	; (80046e0 <MX_FATFS_Init+0x10>)
 80046d4:	4803      	ldr	r0, [pc, #12]	; (80046e4 <MX_FATFS_Init+0x14>)
 80046d6:	f7ff fef3 	bl	80044c0 <FATFS_LinkDriver>
 80046da:	4b03      	ldr	r3, [pc, #12]	; (80046e8 <MX_FATFS_Init+0x18>)
 80046dc:	7018      	strb	r0, [r3, #0]
 80046de:	bd08      	pop	{r3, pc}
 80046e0:	20000375 	.word	0x20000375
 80046e4:	08006ac4 	.word	0x08006ac4
 80046e8:	20000374 	.word	0x20000374

080046ec <GetPage>:
  */
static uint32_t GetPage(uint32_t Addr)
{
  uint32_t page = 0;
  
  if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 80046ec:	4b09      	ldr	r3, [pc, #36]	; (8004714 <GetPage+0x28>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80046f4:	429a      	cmp	r2, r3
 80046f6:	bf17      	itett	ne
 80046f8:	4b07      	ldrne	r3, [pc, #28]	; (8004718 <GetPage+0x2c>)
 80046fa:	4b08      	ldreq	r3, [pc, #32]	; (800471c <GetPage+0x30>)
 80046fc:	ea03 2342 	andne.w	r3, r3, r2, lsl #9
 8004700:	f103 6300 	addne.w	r3, r3, #134217728	; 0x8000000
 8004704:	4283      	cmp	r3, r0
  {
    /* Bank 1 */
    page = (Addr - FLASH_BASE) / FLASH_PAGE_SIZE;
 8004706:	bf8c      	ite	hi
 8004708:	f100 4078 	addhi.w	r0, r0, #4160749568	; 0xf8000000
  }
  else
  {
    /* Bank 2 */
    page = (Addr - (FLASH_BASE + FLASH_BANK_SIZE)) / FLASH_PAGE_SIZE;
 800470c:	1ac0      	subls	r0, r0, r3
 800470e:	0ac0      	lsrs	r0, r0, #11
  }
  
  return page;
}
 8004710:	4770      	bx	lr
 8004712:	bf00      	nop
 8004714:	1fff75e0 	.word	0x1fff75e0
 8004718:	001ffe00 	.word	0x001ffe00
 800471c:	08080000 	.word	0x08080000

08004720 <InitFlash>:
void InitFlash(uint32_t Addres_start, uint32_t Addres_end){
 8004720:	b538      	push	{r3, r4, r5, lr}
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR); 
 8004722:	4b1e      	ldr	r3, [pc, #120]	; (800479c <InitFlash+0x7c>)
 8004724:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8004728:	611a      	str	r2, [r3, #16]
void InitFlash(uint32_t Addres_start, uint32_t Addres_end){
 800472a:	4604      	mov	r4, r0
  FirstPage = GetPage(Addres_start); //start adr
 800472c:	f7ff ffde 	bl	80046ec <GetPage>
 8004730:	4b1b      	ldr	r3, [pc, #108]	; (80047a0 <InitFlash+0x80>)
 8004732:	4605      	mov	r5, r0
 8004734:	6018      	str	r0, [r3, #0]
  NbOfPages = GetPage(Addres_end) - FirstPage + 1;
 8004736:	4608      	mov	r0, r1
 8004738:	f7ff ffd8 	bl	80046ec <GetPage>
 800473c:	4b19      	ldr	r3, [pc, #100]	; (80047a4 <InitFlash+0x84>)
 800473e:	3001      	adds	r0, #1
 8004740:	1b42      	subs	r2, r0, r5
 8004742:	601a      	str	r2, [r3, #0]

static uint32_t GetBank(uint32_t Addr)
{
  uint32_t bank = 0;
  
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 8004744:	4b18      	ldr	r3, [pc, #96]	; (80047a8 <InitFlash+0x88>)
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	f413 7f80 	tst.w	r3, #256	; 0x100
 800474c:	4b17      	ldr	r3, [pc, #92]	; (80047ac <InitFlash+0x8c>)
 800474e:	f64f 71ff 	movw	r1, #65535	; 0xffff
  {
  	/* No Bank swap */
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8004752:	681b      	ldr	r3, [r3, #0]
  if (READ_BIT(SYSCFG->MEMRMP, SYSCFG_MEMRMP_FB_MODE) == 0)
 8004754:	d114      	bne.n	8004780 <InitFlash+0x60>
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8004756:	428b      	cmp	r3, r1
 8004758:	bf17      	itett	ne
 800475a:	4815      	ldrne	r0, [pc, #84]	; (80047b0 <InitFlash+0x90>)
 800475c:	4815      	ldreq	r0, [pc, #84]	; (80047b4 <InitFlash+0x94>)
 800475e:	ea00 2043 	andne.w	r0, r0, r3, lsl #9
 8004762:	f100 6000 	addne.w	r0, r0, #134217728	; 0x8000000
    {
      bank = FLASH_BANK_2;
    }
    else
    {
      bank = FLASH_BANK_1;
 8004766:	4284      	cmp	r4, r0
 8004768:	bf2c      	ite	cs
 800476a:	2002      	movcs	r0, #2
 800476c:	2001      	movcc	r0, #1
  BankNumber = GetBank(Addres_start);
 800476e:	4b12      	ldr	r3, [pc, #72]	; (80047b8 <InitFlash+0x98>)
 8004770:	6018      	str	r0, [r3, #0]
  EraseInitStruct.TypeErase   = FLASH_TYPEERASE_PAGES;
 8004772:	4b12      	ldr	r3, [pc, #72]	; (80047bc <InitFlash+0x9c>)
 8004774:	2100      	movs	r1, #0
 8004776:	6019      	str	r1, [r3, #0]
  EraseInitStruct.Banks       = BankNumber;
 8004778:	6058      	str	r0, [r3, #4]
  EraseInitStruct.Page        = FirstPage;
 800477a:	609d      	str	r5, [r3, #8]
  EraseInitStruct.NbPages     = NbOfPages;
 800477c:	60da      	str	r2, [r3, #12]
 800477e:	bd38      	pop	{r3, r4, r5, pc}
    if (Addr < (FLASH_BASE + FLASH_BANK_SIZE))
 8004780:	428b      	cmp	r3, r1
 8004782:	bf17      	itett	ne
 8004784:	480a      	ldrne	r0, [pc, #40]	; (80047b0 <InitFlash+0x90>)
 8004786:	480b      	ldreq	r0, [pc, #44]	; (80047b4 <InitFlash+0x94>)
 8004788:	ea00 2043 	andne.w	r0, r0, r3, lsl #9
 800478c:	f100 6000 	addne.w	r0, r0, #134217728	; 0x8000000
      bank = FLASH_BANK_2;
 8004790:	4284      	cmp	r4, r0
 8004792:	bf2c      	ite	cs
 8004794:	2001      	movcs	r0, #1
 8004796:	2002      	movcc	r0, #2
 8004798:	e7e9      	b.n	800476e <InitFlash+0x4e>
 800479a:	bf00      	nop
 800479c:	40022000 	.word	0x40022000
 80047a0:	20000264 	.word	0x20000264
 80047a4:	20000268 	.word	0x20000268
 80047a8:	40010000 	.word	0x40010000
 80047ac:	1fff75e0 	.word	0x1fff75e0
 80047b0:	001ffe00 	.word	0x001ffe00
 80047b4:	08080000 	.word	0x08080000
 80047b8:	20000250 	.word	0x20000250
 80047bc:	20000254 	.word	0x20000254

080047c0 <EraseFlash>:
uint64_t EraseFlash(uint32_t Addres_start, uint32_t Addres_end){
 80047c0:	b510      	push	{r4, lr}
	InitFlash(Addres_start,Addres_end);
 80047c2:	f7ff ffad 	bl	8004720 <InitFlash>
	HAL_FLASH_Unlock();
 80047c6:	f7fc fc59 	bl	800107c <HAL_FLASH_Unlock>
  if (HAL_FLASHEx_Erase(&EraseInitStruct, &PAGEError) != HAL_OK)
 80047ca:	4906      	ldr	r1, [pc, #24]	; (80047e4 <EraseFlash+0x24>)
 80047cc:	4806      	ldr	r0, [pc, #24]	; (80047e8 <EraseFlash+0x28>)
 80047ce:	f7fc fd5d 	bl	800128c <HAL_FLASHEx_Erase>
 80047d2:	4604      	mov	r4, r0
	  HAL_FLASH_Lock();
 80047d4:	f7fc fc64 	bl	80010a0 <HAL_FLASH_Lock>
}
 80047d8:	1c20      	adds	r0, r4, #0
 80047da:	bf18      	it	ne
 80047dc:	2001      	movne	r0, #1
 80047de:	2100      	movs	r1, #0
 80047e0:	bd10      	pop	{r4, pc}
 80047e2:	bf00      	nop
 80047e4:	2000026c 	.word	0x2000026c
 80047e8:	20000254 	.word	0x20000254

080047ec <WriteFlash>:
uint32_t WriteFlash(uint32_t Address, uint64_t data, uint32_t Address_end){
 80047ec:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80047f0:	9e06      	ldr	r6, [sp, #24]
	InitFlash(Address,Address_end);
 80047f2:	4631      	mov	r1, r6
uint32_t WriteFlash(uint32_t Address, uint64_t data, uint32_t Address_end){
 80047f4:	4604      	mov	r4, r0
 80047f6:	4690      	mov	r8, r2
 80047f8:	4699      	mov	r9, r3
	InitFlash(Address,Address_end);
 80047fa:	f7ff ff91 	bl	8004720 <InitFlash>
	HAL_FLASH_Unlock();
 80047fe:	f7fc fc3d 	bl	800107c <HAL_FLASH_Unlock>
	uint32_t error_flash_write = 0x00;
 8004802:	2500      	movs	r5, #0
  while (Address < Address_end)
 8004804:	42b4      	cmp	r4, r6
 8004806:	d304      	bcc.n	8004812 <WriteFlash+0x26>
	HAL_FLASH_Lock();
 8004808:	f7fc fc4a 	bl	80010a0 <HAL_FLASH_Lock>
}
 800480c:	4628      	mov	r0, r5
 800480e:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, Address, data) == HAL_OK)
 8004812:	4642      	mov	r2, r8
 8004814:	464b      	mov	r3, r9
 8004816:	4621      	mov	r1, r4
 8004818:	2000      	movs	r0, #0
 800481a:	f7fc fc87 	bl	800112c <HAL_FLASH_Program>
 800481e:	b908      	cbnz	r0, 8004824 <WriteFlash+0x38>
      Address = Address + 8;
 8004820:	3408      	adds	r4, #8
 8004822:	e7ef      	b.n	8004804 <WriteFlash+0x18>
			error_flash_write++;
 8004824:	3501      	adds	r5, #1
 8004826:	e7ed      	b.n	8004804 <WriteFlash+0x18>

08004828 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004828:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800482a:	2214      	movs	r2, #20
{
 800482c:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800482e:	eb0d 0002 	add.w	r0, sp, r2
 8004832:	2100      	movs	r1, #0
 8004834:	f001 fb6a 	bl	8005f0c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004838:	4b25      	ldr	r3, [pc, #148]	; (80048d0 <MX_GPIO_Init+0xa8>)
 800483a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800483c:	f042 0204 	orr.w	r2, r2, #4
 8004840:	64da      	str	r2, [r3, #76]	; 0x4c
 8004842:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004844:	f002 0204 	and.w	r2, r2, #4
 8004848:	9200      	str	r2, [sp, #0]
 800484a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800484c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800484e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004852:	64da      	str	r2, [r3, #76]	; 0x4c
 8004854:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004856:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800485a:	9201      	str	r2, [sp, #4]
 800485c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800485e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004860:	f042 0201 	orr.w	r2, r2, #1
 8004864:	64da      	str	r2, [r3, #76]	; 0x4c
 8004866:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004868:	f002 0201 	and.w	r2, r2, #1
 800486c:	9202      	str	r2, [sp, #8]
 800486e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004870:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004872:	f042 0202 	orr.w	r2, r2, #2
 8004876:	64da      	str	r2, [r3, #76]	; 0x4c
 8004878:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800487a:	f002 0202 	and.w	r2, r2, #2
 800487e:	9203      	str	r2, [sp, #12]
 8004880:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004882:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004884:	f042 0208 	orr.w	r2, r2, #8
 8004888:	64da      	str	r2, [r3, #76]	; 0x4c
 800488a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800488c:	f003 0308 	and.w	r3, r3, #8

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004890:	2200      	movs	r2, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004892:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004894:	2120      	movs	r1, #32
 8004896:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800489a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800489c:	f7fc fee0 	bl	8001660 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80048a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048a4:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 80048a6:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80048a8:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80048aa:	4b0a      	ldr	r3, [pc, #40]	; (80048d4 <MX_GPIO_Init+0xac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80048ac:	480a      	ldr	r0, [pc, #40]	; (80048d8 <MX_GPIO_Init+0xb0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80048ae:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048b0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80048b2:	f7fc fd5f 	bl	8001374 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80048b6:	2320      	movs	r3, #32
 80048b8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80048ba:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048bc:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80048be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048c2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048c4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048c6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80048c8:	f7fc fd54 	bl	8001374 <HAL_GPIO_Init>

}
 80048cc:	b00a      	add	sp, #40	; 0x28
 80048ce:	bd10      	pop	{r4, pc}
 80048d0:	40021000 	.word	0x40021000
 80048d4:	10210000 	.word	0x10210000
 80048d8:	48000800 	.word	0x48000800

080048dc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80048dc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80048de:	4812      	ldr	r0, [pc, #72]	; (8004928 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 80048e0:	4b12      	ldr	r3, [pc, #72]	; (800492c <MX_I2C1_Init+0x50>)
 80048e2:	4913      	ldr	r1, [pc, #76]	; (8004930 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048e4:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 80048e6:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 80048ea:	2300      	movs	r3, #0
 80048ec:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80048ee:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80048f0:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80048f2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80048f4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80048f6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80048f8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80048fa:	f7fc fff6 	bl	80018ea <HAL_I2C_Init>
 80048fe:	b108      	cbz	r0, 8004904 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 8004900:	f000 ffc8 	bl	8005894 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004904:	2100      	movs	r1, #0
 8004906:	4808      	ldr	r0, [pc, #32]	; (8004928 <MX_I2C1_Init+0x4c>)
 8004908:	f7fd f9b6 	bl	8001c78 <HAL_I2CEx_ConfigAnalogFilter>
 800490c:	b108      	cbz	r0, 8004912 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 800490e:	f000 ffc1 	bl	8005894 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004912:	2100      	movs	r1, #0
 8004914:	4804      	ldr	r0, [pc, #16]	; (8004928 <MX_I2C1_Init+0x4c>)
 8004916:	f7fd f9d5 	bl	8001cc4 <HAL_I2CEx_ConfigDigitalFilter>
 800491a:	b118      	cbz	r0, 8004924 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 800491c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004920:	f000 bfb8 	b.w	8005894 <Error_Handler>
 8004924:	bd08      	pop	{r3, pc}
 8004926:	bf00      	nop
 8004928:	200023e0 	.word	0x200023e0
 800492c:	10909cec 	.word	0x10909cec
 8004930:	40005400 	.word	0x40005400

08004934 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004934:	b510      	push	{r4, lr}
 8004936:	4604      	mov	r4, r0
 8004938:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800493a:	2214      	movs	r2, #20
 800493c:	2100      	movs	r1, #0
 800493e:	a803      	add	r0, sp, #12
 8004940:	f001 fae4 	bl	8005f0c <memset>
  if(i2cHandle->Instance==I2C1)
 8004944:	6822      	ldr	r2, [r4, #0]
 8004946:	4b13      	ldr	r3, [pc, #76]	; (8004994 <HAL_I2C_MspInit+0x60>)
 8004948:	429a      	cmp	r2, r3
 800494a:	d121      	bne.n	8004990 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800494c:	4c12      	ldr	r4, [pc, #72]	; (8004998 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800494e:	4813      	ldr	r0, [pc, #76]	; (800499c <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004950:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004952:	f043 0302 	orr.w	r3, r3, #2
 8004956:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004958:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	9301      	str	r3, [sp, #4]
 8004960:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004962:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004966:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004968:	2312      	movs	r3, #18
 800496a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800496c:	2301      	movs	r3, #1
 800496e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004970:	2303      	movs	r3, #3
 8004972:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004974:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004976:	2304      	movs	r3, #4
 8004978:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800497a:	f7fc fcfb 	bl	8001374 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800497e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004980:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004984:	65a3      	str	r3, [r4, #88]	; 0x58
 8004986:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004988:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800498c:	9302      	str	r3, [sp, #8]
 800498e:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004990:	b008      	add	sp, #32
 8004992:	bd10      	pop	{r4, pc}
 8004994:	40005400 	.word	0x40005400
 8004998:	40021000 	.word	0x40021000
 800499c:	48000400 	.word	0x48000400

080049a0 <TEMP_HUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMP_HUM_init(void)
{
 80049a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 80049a2:	4b08      	ldr	r3, [pc, #32]	; (80049c4 <TEMP_HUM_init+0x24>)
 80049a4:	4908      	ldr	r1, [pc, #32]	; (80049c8 <TEMP_HUM_init+0x28>)
 80049a6:	781a      	ldrb	r2, [r3, #0]
 80049a8:	4808      	ldr	r0, [pc, #32]	; (80049cc <TEMP_HUM_init+0x2c>)
 80049aa:	9100      	str	r1, [sp, #0]
 80049ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049b0:	9302      	str	r3, [sp, #8]
 80049b2:	2301      	movs	r3, #1
 80049b4:	9301      	str	r3, [sp, #4]
 80049b6:	21be      	movs	r1, #190	; 0xbe
 80049b8:	f7fc ffe8 	bl	800198c <HAL_I2C_Mem_Write>
}
 80049bc:	b005      	add	sp, #20
 80049be:	f85d fb04 	ldr.w	pc, [sp], #4
 80049c2:	bf00      	nop
 80049c4:	20000025 	.word	0x20000025
 80049c8:	20000021 	.word	0x20000021
 80049cc:	200023e0 	.word	0x200023e0

080049d0 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 80049d0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 80049d2:	4b15      	ldr	r3, [pc, #84]	; (8004a28 <PRES_init+0x58>)
 80049d4:	4d15      	ldr	r5, [pc, #84]	; (8004a2c <PRES_init+0x5c>)
 80049d6:	781a      	ldrb	r2, [r3, #0]
 80049d8:	4b15      	ldr	r3, [pc, #84]	; (8004a30 <PRES_init+0x60>)
 80049da:	9300      	str	r3, [sp, #0]
 80049dc:	2401      	movs	r4, #1
 80049de:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80049e2:	4623      	mov	r3, r4
 80049e4:	9602      	str	r6, [sp, #8]
 80049e6:	9401      	str	r4, [sp, #4]
 80049e8:	21ba      	movs	r1, #186	; 0xba
 80049ea:	4628      	mov	r0, r5
 80049ec:	f7fc ffce 	bl	800198c <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 80049f0:	4b10      	ldr	r3, [pc, #64]	; (8004a34 <PRES_init+0x64>)
 80049f2:	781a      	ldrb	r2, [r3, #0]
 80049f4:	4b10      	ldr	r3, [pc, #64]	; (8004a38 <PRES_init+0x68>)
 80049f6:	9300      	str	r3, [sp, #0]
 80049f8:	9602      	str	r6, [sp, #8]
 80049fa:	4623      	mov	r3, r4
 80049fc:	9401      	str	r4, [sp, #4]
 80049fe:	21ba      	movs	r1, #186	; 0xba
 8004a00:	4628      	mov	r0, r5
 8004a02:	f7fc ffc3 	bl	800198c <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 8004a06:	4b0d      	ldr	r3, [pc, #52]	; (8004a3c <PRES_init+0x6c>)
 8004a08:	781a      	ldrb	r2, [r3, #0]
 8004a0a:	4b0d      	ldr	r3, [pc, #52]	; (8004a40 <PRES_init+0x70>)
 8004a0c:	9300      	str	r3, [sp, #0]
 8004a0e:	9602      	str	r6, [sp, #8]
 8004a10:	9401      	str	r4, [sp, #4]
 8004a12:	4623      	mov	r3, r4
 8004a14:	21ba      	movs	r1, #186	; 0xba
 8004a16:	4628      	mov	r0, r5
 8004a18:	f7fc ffb8 	bl	800198c <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8004a1c:	200a      	movs	r0, #10
}
 8004a1e:	b004      	add	sp, #16
 8004a20:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(10);
 8004a24:	f7fb bdf0 	b.w	8000608 <HAL_Delay>
 8004a28:	20000024 	.word	0x20000024
 8004a2c:	200023e0 	.word	0x200023e0
 8004a30:	20000020 	.word	0x20000020
 8004a34:	20000026 	.word	0x20000026
 8004a38:	20000022 	.word	0x20000022
 8004a3c:	2000002f 	.word	0x2000002f
 8004a40:	20000023 	.word	0x20000023

08004a44 <get_TEMP>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 8004a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8004a48:	4b6b      	ldr	r3, [pc, #428]	; (8004bf8 <get_TEMP+0x1b4>)
 8004a4a:	4d6c      	ldr	r5, [pc, #432]	; (8004bfc <get_TEMP+0x1b8>)
 8004a4c:	781a      	ldrb	r2, [r3, #0]
 8004a4e:	4b6c      	ldr	r3, [pc, #432]	; (8004c00 <get_TEMP+0x1bc>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004a50:	f8df 820c 	ldr.w	r8, [pc, #524]	; 8004c60 <get_TEMP+0x21c>
 8004a54:	4f6b      	ldr	r7, [pc, #428]	; (8004c04 <get_TEMP+0x1c0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8004a56:	f8df b20c 	ldr.w	fp, [pc, #524]	; 8004c64 <get_TEMP+0x220>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8004a5a:	f8df a20c 	ldr.w	sl, [pc, #524]	; 8004c68 <get_TEMP+0x224>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8004a5e:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8004c6c <get_TEMP+0x228>
{
 8004a62:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8004a64:	2401      	movs	r4, #1
 8004a66:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8004a6a:	9602      	str	r6, [sp, #8]
 8004a6c:	9401      	str	r4, [sp, #4]
 8004a6e:	9300      	str	r3, [sp, #0]
 8004a70:	21bf      	movs	r1, #191	; 0xbf
 8004a72:	4623      	mov	r3, r4
 8004a74:	4628      	mov	r0, r5
 8004a76:	f7fd f841 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 8004a7a:	4b63      	ldr	r3, [pc, #396]	; (8004c08 <get_TEMP+0x1c4>)
 8004a7c:	781a      	ldrb	r2, [r3, #0]
 8004a7e:	4b63      	ldr	r3, [pc, #396]	; (8004c0c <get_TEMP+0x1c8>)
 8004a80:	9602      	str	r6, [sp, #8]
 8004a82:	9401      	str	r4, [sp, #4]
 8004a84:	9300      	str	r3, [sp, #0]
 8004a86:	21bf      	movs	r1, #191	; 0xbf
 8004a88:	4623      	mov	r3, r4
 8004a8a:	4628      	mov	r0, r5
 8004a8c:	f7fd f836 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 8004a90:	4b5f      	ldr	r3, [pc, #380]	; (8004c10 <get_TEMP+0x1cc>)
 8004a92:	781a      	ldrb	r2, [r3, #0]
 8004a94:	4b5f      	ldr	r3, [pc, #380]	; (8004c14 <get_TEMP+0x1d0>)
 8004a96:	9602      	str	r6, [sp, #8]
 8004a98:	9401      	str	r4, [sp, #4]
 8004a9a:	9300      	str	r3, [sp, #0]
 8004a9c:	21bf      	movs	r1, #191	; 0xbf
 8004a9e:	4623      	mov	r3, r4
 8004aa0:	4628      	mov	r0, r5
 8004aa2:	f7fd f82b 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004aa6:	f898 2000 	ldrb.w	r2, [r8]
 8004aaa:	9602      	str	r6, [sp, #8]
 8004aac:	9401      	str	r4, [sp, #4]
 8004aae:	4623      	mov	r3, r4
 8004ab0:	9700      	str	r7, [sp, #0]
 8004ab2:	21bf      	movs	r1, #191	; 0xbf
 8004ab4:	4628      	mov	r0, r5
 8004ab6:	f7fd f821 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004aba:	f898 2000 	ldrb.w	r2, [r8]
 8004abe:	9602      	str	r6, [sp, #8]
 8004ac0:	9401      	str	r4, [sp, #4]
 8004ac2:	4623      	mov	r3, r4
 8004ac4:	9700      	str	r7, [sp, #0]
 8004ac6:	21bf      	movs	r1, #191	; 0xbf
 8004ac8:	4628      	mov	r0, r5
 8004aca:	f7fd f817 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8004ace:	4b52      	ldr	r3, [pc, #328]	; (8004c18 <get_TEMP+0x1d4>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8004ad0:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8004c70 <get_TEMP+0x22c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8004ad4:	781a      	ldrb	r2, [r3, #0]
 8004ad6:	9602      	str	r6, [sp, #8]
 8004ad8:	9401      	str	r4, [sp, #4]
 8004ada:	4623      	mov	r3, r4
 8004adc:	f8cd b000 	str.w	fp, [sp]
 8004ae0:	21bf      	movs	r1, #191	; 0xbf
 8004ae2:	4628      	mov	r0, r5
 8004ae4:	f7fd f80a 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8004ae8:	4b4c      	ldr	r3, [pc, #304]	; (8004c1c <get_TEMP+0x1d8>)
 8004aea:	21bf      	movs	r1, #191	; 0xbf
 8004aec:	781a      	ldrb	r2, [r3, #0]
 8004aee:	9602      	str	r6, [sp, #8]
 8004af0:	9401      	str	r4, [sp, #4]
 8004af2:	4623      	mov	r3, r4
 8004af4:	f8cd a000 	str.w	sl, [sp]
 8004af8:	4628      	mov	r0, r5
 8004afa:	f7fc ffff 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8004afe:	4b48      	ldr	r3, [pc, #288]	; (8004c20 <get_TEMP+0x1dc>)
 8004b00:	21bf      	movs	r1, #191	; 0xbf
 8004b02:	781a      	ldrb	r2, [r3, #0]
 8004b04:	9602      	str	r6, [sp, #8]
 8004b06:	9401      	str	r4, [sp, #4]
 8004b08:	4623      	mov	r3, r4
 8004b0a:	f8cd 9000 	str.w	r9, [sp]
 8004b0e:	4628      	mov	r0, r5
 8004b10:	f7fc fff4 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8004b14:	4b43      	ldr	r3, [pc, #268]	; (8004c24 <get_TEMP+0x1e0>)
 8004b16:	21bf      	movs	r1, #191	; 0xbf
 8004b18:	781a      	ldrb	r2, [r3, #0]
 8004b1a:	9602      	str	r6, [sp, #8]
 8004b1c:	9401      	str	r4, [sp, #4]
 8004b1e:	4623      	mov	r3, r4
 8004b20:	f8cd 8000 	str.w	r8, [sp]
 8004b24:	4628      	mov	r0, r5
 8004b26:	f7fc ffe9 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8004b2a:	4b3f      	ldr	r3, [pc, #252]	; (8004c28 <get_TEMP+0x1e4>)
 8004b2c:	781a      	ldrb	r2, [r3, #0]
 8004b2e:	9602      	str	r6, [sp, #8]
 8004b30:	4e3e      	ldr	r6, [pc, #248]	; (8004c2c <get_TEMP+0x1e8>)
 8004b32:	9401      	str	r4, [sp, #4]
 8004b34:	9600      	str	r6, [sp, #0]
 8004b36:	4623      	mov	r3, r4
 8004b38:	21bf      	movs	r1, #191	; 0xbf
 8004b3a:	4628      	mov	r0, r5
 8004b3c:	f7fc ffde 	bl	8001afc <HAL_I2C_Mem_Read>
//	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8004b40:	783b      	ldrb	r3, [r7, #0]
 8004b42:	f89b 1000 	ldrb.w	r1, [fp]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8004b46:	f899 4000 	ldrb.w	r4, [r9]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8004b4a:	7830      	ldrb	r0, [r6, #0]
	//T0_OUT[0] 	= est_negatif(T0_OUT[0]);
//	T1_OUT[0]	= est_negatif(T1_OUT[0]);
//	T_OUT[0]	= est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8004b4c:	4d38      	ldr	r5, [pc, #224]	; (8004c30 <get_TEMP+0x1ec>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8004b4e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 8004b52:	4b38      	ldr	r3, [pc, #224]	; (8004c34 <get_TEMP+0x1f0>)
 8004b54:	b289      	uxth	r1, r1
 8004b56:	8019      	strh	r1, [r3, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8004b58:	f89a 3000 	ldrb.w	r3, [sl]
 8004b5c:	eb04 2403 	add.w	r4, r4, r3, lsl #8
 8004b60:	4b35      	ldr	r3, [pc, #212]	; (8004c38 <get_TEMP+0x1f4>)
 8004b62:	b2a4      	uxth	r4, r4
 8004b64:	801c      	strh	r4, [r3, #0]
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8004b66:	f898 3000 	ldrb.w	r3, [r8]
 8004b6a:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8004b6e:	4b33      	ldr	r3, [pc, #204]	; (8004c3c <get_TEMP+0x1f8>)
 8004b70:	b280      	uxth	r0, r0
 8004b72:	8018      	strh	r0, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8004b74:	4b27      	ldr	r3, [pc, #156]	; (8004c14 <get_TEMP+0x1d0>)
 8004b76:	781a      	ldrb	r2, [r3, #0]
 8004b78:	f002 0303 	and.w	r3, r2, #3
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 8004b7c:	f3c2 0681 	ubfx	r6, r2, #2, #2
 8004b80:	4a2f      	ldr	r2, [pc, #188]	; (8004c40 <get_TEMP+0x1fc>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 8004b82:	702b      	strb	r3, [r5, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 8004b84:	7016      	strb	r6, [r2, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 8004b86:	4a1e      	ldr	r2, [pc, #120]	; (8004c00 <get_TEMP+0x1bc>)
 8004b88:	7815      	ldrb	r5, [r2, #0]
 8004b8a:	eb05 2503 	add.w	r5, r5, r3, lsl #8
 8004b8e:	4b2d      	ldr	r3, [pc, #180]	; (8004c44 <get_TEMP+0x200>)
 8004b90:	801d      	strh	r5, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 8004b92:	4b1e      	ldr	r3, [pc, #120]	; (8004c0c <get_TEMP+0x1c8>)
 8004b94:	781a      	ldrb	r2, [r3, #0]
 8004b96:	4b2c      	ldr	r3, [pc, #176]	; (8004c48 <get_TEMP+0x204>)
 8004b98:	eb02 2206 	add.w	r2, r2, r6, lsl #8
 8004b9c:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 8004b9e:	4b2b      	ldr	r3, [pc, #172]	; (8004c4c <get_TEMP+0x208>)
 8004ba0:	f3c5 05cf 	ubfx	r5, r5, #3, #16
 8004ba4:	801d      	strh	r5, [r3, #0]
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8004ba6:	1a40      	subs	r0, r0, r1
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8004ba8:	4b29      	ldr	r3, [pc, #164]	; (8004c50 <get_TEMP+0x20c>)
 8004baa:	f3c2 02cf 	ubfx	r2, r2, #3, #16
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8004bae:	b200      	sxth	r0, r0
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 8004bb0:	801a      	strh	r2, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8004bb2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8004bb6:	1b52      	subs	r2, r2, r5
 8004bb8:	0040      	lsls	r0, r0, #1
 8004bba:	b213      	sxth	r3, r2
 8004bbc:	1a61      	subs	r1, r4, r1
 8004bbe:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8004bc2:	4343      	muls	r3, r0
 8004bc4:	b209      	sxth	r1, r1
 8004bc6:	fb93 f3f1 	sdiv	r3, r3, r1
 8004bca:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8004bce:	b29b      	uxth	r3, r3
 8004bd0:	4920      	ldr	r1, [pc, #128]	; (8004c54 <get_TEMP+0x210>)
 8004bd2:	b21a      	sxth	r2, r3
 8004bd4:	800a      	strh	r2, [r1, #0]

	temp16u[0] = temp16[0]/10;
 8004bd6:	210a      	movs	r1, #10
 8004bd8:	fb92 f2f1 	sdiv	r2, r2, r1
 8004bdc:	491e      	ldr	r1, [pc, #120]	; (8004c58 <get_TEMP+0x214>)
 8004bde:	b292      	uxth	r2, r2
 8004be0:	800a      	strh	r2, [r1, #0]
	temp16d[0] = temp16[0] - temp16u[0]*10;
 8004be2:	ebc2 3142 	rsb	r1, r2, r2, lsl #13
 8004be6:	ebc2 0281 	rsb	r2, r2, r1, lsl #2
 8004bea:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8004bee:	4a1b      	ldr	r2, [pc, #108]	; (8004c5c <get_TEMP+0x218>)
 8004bf0:	8013      	strh	r3, [r2, #0]

}
 8004bf2:	b005      	add	sp, #20
 8004bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004bf8:	2000003f 	.word	0x2000003f
 8004bfc:	200023e0 	.word	0x200023e0
 8004c00:	200044d9 	.word	0x200044d9
 8004c04:	200044de 	.word	0x200044de
 8004c08:	20000042 	.word	0x20000042
 8004c0c:	200044d8 	.word	0x200044d8
 8004c10:	2000003e 	.word	0x2000003e
 8004c14:	200044fa 	.word	0x200044fa
 8004c18:	2000003d 	.word	0x2000003d
 8004c1c:	20000040 	.word	0x20000040
 8004c20:	20000041 	.word	0x20000041
 8004c24:	20000043 	.word	0x20000043
 8004c28:	20000044 	.word	0x20000044
 8004c2c:	20002436 	.word	0x20002436
 8004c30:	200044fe 	.word	0x200044fe
 8004c34:	200044f6 	.word	0x200044f6
 8004c38:	2000450a 	.word	0x2000450a
 8004c3c:	20004548 	.word	0x20004548
 8004c40:	20002430 	.word	0x20002430
 8004c44:	200044c2 	.word	0x200044c2
 8004c48:	200044e0 	.word	0x200044e0
 8004c4c:	20004540 	.word	0x20004540
 8004c50:	20002440 	.word	0x20002440
 8004c54:	200044fc 	.word	0x200044fc
 8004c58:	2000242c 	.word	0x2000242c
 8004c5c:	20004528 	.word	0x20004528
 8004c60:	2000003c 	.word	0x2000003c
 8004c64:	20002432 	.word	0x20002432
 8004c68:	2000243a 	.word	0x2000243a
 8004c6c:	200044c0 	.word	0x200044c0
 8004c70:	20004508 	.word	0x20004508

08004c74 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 8004c74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8004c78:	4b4a      	ldr	r3, [pc, #296]	; (8004da4 <get_HUM+0x130>)
 8004c7a:	4d4b      	ldr	r5, [pc, #300]	; (8004da8 <get_HUM+0x134>)
 8004c7c:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8004df0 <get_HUM+0x17c>
 8004c80:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8004c82:	4f4a      	ldr	r7, [pc, #296]	; (8004dac <get_HUM+0x138>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 8004c84:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8004df4 <get_HUM+0x180>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8004c88:	f8df a16c 	ldr.w	sl, [pc, #364]	; 8004df8 <get_HUM+0x184>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8004c8c:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8004dfc <get_HUM+0x188>
{
 8004c90:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 8004c92:	2401      	movs	r4, #1
 8004c94:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 8004c98:	9602      	str	r6, [sp, #8]
 8004c9a:	9401      	str	r4, [sp, #4]
 8004c9c:	4623      	mov	r3, r4
 8004c9e:	f8cd 8000 	str.w	r8, [sp]
 8004ca2:	21bf      	movs	r1, #191	; 0xbf
 8004ca4:	4628      	mov	r0, r5
 8004ca6:	f7fc ff29 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 8004caa:	4b41      	ldr	r3, [pc, #260]	; (8004db0 <get_HUM+0x13c>)
 8004cac:	781a      	ldrb	r2, [r3, #0]
 8004cae:	4b41      	ldr	r3, [pc, #260]	; (8004db4 <get_HUM+0x140>)
 8004cb0:	9602      	str	r6, [sp, #8]
 8004cb2:	9401      	str	r4, [sp, #4]
 8004cb4:	9300      	str	r3, [sp, #0]
 8004cb6:	21bf      	movs	r1, #191	; 0xbf
 8004cb8:	4623      	mov	r3, r4
 8004cba:	4628      	mov	r0, r5
 8004cbc:	f7fc ff1e 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8004cc0:	4b3d      	ldr	r3, [pc, #244]	; (8004db8 <get_HUM+0x144>)
 8004cc2:	21bf      	movs	r1, #191	; 0xbf
 8004cc4:	781a      	ldrb	r2, [r3, #0]
 8004cc6:	9602      	str	r6, [sp, #8]
 8004cc8:	9401      	str	r4, [sp, #4]
 8004cca:	4623      	mov	r3, r4
 8004ccc:	9700      	str	r7, [sp, #0]
 8004cce:	4628      	mov	r0, r5
 8004cd0:	f7fc ff14 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8004cd4:	4b39      	ldr	r3, [pc, #228]	; (8004dbc <get_HUM+0x148>)
 8004cd6:	21bf      	movs	r1, #191	; 0xbf
 8004cd8:	781a      	ldrb	r2, [r3, #0]
 8004cda:	9602      	str	r6, [sp, #8]
 8004cdc:	9401      	str	r4, [sp, #4]
 8004cde:	4623      	mov	r3, r4
 8004ce0:	9700      	str	r7, [sp, #0]
 8004ce2:	4628      	mov	r0, r5
 8004ce4:	f7fc ff0a 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 8004ce8:	4b35      	ldr	r3, [pc, #212]	; (8004dc0 <get_HUM+0x14c>)
 8004cea:	21bf      	movs	r1, #191	; 0xbf
 8004cec:	781a      	ldrb	r2, [r3, #0]
 8004cee:	9602      	str	r6, [sp, #8]
 8004cf0:	9401      	str	r4, [sp, #4]
 8004cf2:	4623      	mov	r3, r4
 8004cf4:	f8cd b000 	str.w	fp, [sp]
 8004cf8:	4628      	mov	r0, r5
 8004cfa:	f7fc feff 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8004cfe:	4b31      	ldr	r3, [pc, #196]	; (8004dc4 <get_HUM+0x150>)
 8004d00:	21bf      	movs	r1, #191	; 0xbf
 8004d02:	781a      	ldrb	r2, [r3, #0]
 8004d04:	9602      	str	r6, [sp, #8]
 8004d06:	9401      	str	r4, [sp, #4]
 8004d08:	4623      	mov	r3, r4
 8004d0a:	f8cd a000 	str.w	sl, [sp]
 8004d0e:	4628      	mov	r0, r5
 8004d10:	f7fc fef4 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8004d14:	4b2c      	ldr	r3, [pc, #176]	; (8004dc8 <get_HUM+0x154>)
 8004d16:	21bf      	movs	r1, #191	; 0xbf
 8004d18:	781a      	ldrb	r2, [r3, #0]
 8004d1a:	9602      	str	r6, [sp, #8]
 8004d1c:	9401      	str	r4, [sp, #4]
 8004d1e:	4623      	mov	r3, r4
 8004d20:	f8cd 9000 	str.w	r9, [sp]
 8004d24:	4628      	mov	r0, r5
 8004d26:	f7fc fee9 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 8004d2a:	4b28      	ldr	r3, [pc, #160]	; (8004dcc <get_HUM+0x158>)
 8004d2c:	781a      	ldrb	r2, [r3, #0]
 8004d2e:	9602      	str	r6, [sp, #8]
 8004d30:	4e27      	ldr	r6, [pc, #156]	; (8004dd0 <get_HUM+0x15c>)
 8004d32:	9401      	str	r4, [sp, #4]
 8004d34:	4623      	mov	r3, r4
 8004d36:	9600      	str	r6, [sp, #0]
 8004d38:	21bf      	movs	r1, #191	; 0xbf
 8004d3a:	4628      	mov	r0, r5
 8004d3c:	f7fc fede 	bl	8001afc <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 8004d40:	7838      	ldrb	r0, [r7, #0]
 8004d42:	4b24      	ldr	r3, [pc, #144]	; (8004dd4 <get_HUM+0x160>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8004d44:	4a24      	ldr	r2, [pc, #144]	; (8004dd8 <get_HUM+0x164>)

	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8004d46:	f899 1000 	ldrb.w	r1, [r9]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8004d4a:	f898 5000 	ldrb.w	r5, [r8]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 8004d4e:	40e0      	lsrs	r0, r4
 8004d50:	8018      	strh	r0, [r3, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8004d52:	4b22      	ldr	r3, [pc, #136]	; (8004ddc <get_HUM+0x168>)
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	40e3      	lsrs	r3, r4
 8004d58:	8013      	strh	r3, [r2, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 8004d5a:	f89b 4000 	ldrb.w	r4, [fp]
 8004d5e:	f89a 2000 	ldrb.w	r2, [sl]
 8004d62:	eb02 2204 	add.w	r2, r2, r4, lsl #8
 8004d66:	b294      	uxth	r4, r2
 8004d68:	4a1d      	ldr	r2, [pc, #116]	; (8004de0 <get_HUM+0x16c>)
 8004d6a:	8014      	strh	r4, [r2, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 8004d6c:	7832      	ldrb	r2, [r6, #0]
 8004d6e:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 8004d72:	491c      	ldr	r1, [pc, #112]	; (8004de4 <get_HUM+0x170>)
 8004d74:	b292      	uxth	r2, r2
 8004d76:	800a      	strh	r2, [r1, #0]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 8004d78:	490e      	ldr	r1, [pc, #56]	; (8004db4 <get_HUM+0x140>)
 8004d7a:	7809      	ldrb	r1, [r1, #0]
 8004d7c:	eb01 2105 	add.w	r1, r1, r5, lsl #8
 8004d80:	4d19      	ldr	r5, [pc, #100]	; (8004de8 <get_HUM+0x174>)
 8004d82:	b289      	uxth	r1, r1
 8004d84:	8029      	strh	r1, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = ((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0]))+(int16_t)(H0_rH[0]);
 8004d86:	1a1b      	subs	r3, r3, r0
 8004d88:	1b09      	subs	r1, r1, r4
 8004d8a:	1b12      	subs	r2, r2, r4
 8004d8c:	fb13 f301 	smulbb	r3, r3, r1
 8004d90:	b212      	sxth	r2, r2
 8004d92:	fb93 f3f2 	sdiv	r3, r3, r2
 8004d96:	4a15      	ldr	r2, [pc, #84]	; (8004dec <get_HUM+0x178>)
 8004d98:	4403      	add	r3, r0
 8004d9a:	8013      	strh	r3, [r2, #0]
}
 8004d9c:	b005      	add	sp, #20
 8004d9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004da2:	bf00      	nop
 8004da4:	2000002d 	.word	0x2000002d
 8004da8:	200023e0 	.word	0x200023e0
 8004dac:	20004546 	.word	0x20004546
 8004db0:	2000002e 	.word	0x2000002e
 8004db4:	20004569 	.word	0x20004569
 8004db8:	20000029 	.word	0x20000029
 8004dbc:	2000002c 	.word	0x2000002c
 8004dc0:	20000027 	.word	0x20000027
 8004dc4:	20000028 	.word	0x20000028
 8004dc8:	2000002a 	.word	0x2000002a
 8004dcc:	2000002b 	.word	0x2000002b
 8004dd0:	20002431 	.word	0x20002431
 8004dd4:	200044a8 	.word	0x200044a8
 8004dd8:	20002434 	.word	0x20002434
 8004ddc:	2000450c 	.word	0x2000450c
 8004de0:	20004504 	.word	0x20004504
 8004de4:	2000456c 	.word	0x2000456c
 8004de8:	2000243c 	.word	0x2000243c
 8004dec:	2000454a 	.word	0x2000454a
 8004df0:	2000450d 	.word	0x2000450d
 8004df4:	2000453e 	.word	0x2000453e
 8004df8:	2000243e 	.word	0x2000243e
 8004dfc:	2000243b 	.word	0x2000243b

08004e00 <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 8004e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8004e04:	4b37      	ldr	r3, [pc, #220]	; (8004ee4 <get_PRES+0xe4>)
 8004e06:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8004f14 <get_PRES+0x114>
 8004e0a:	4d37      	ldr	r5, [pc, #220]	; (8004ee8 <get_PRES+0xe8>)
 8004e0c:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8004e0e:	4e37      	ldr	r6, [pc, #220]	; (8004eec <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8004e10:	4f37      	ldr	r7, [pc, #220]	; (8004ef0 <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8004e12:	f8df 8104 	ldr.w	r8, [pc, #260]	; 8004f18 <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8004e16:	f8df b104 	ldr.w	fp, [pc, #260]	; 8004f1c <get_PRES+0x11c>
{
 8004e1a:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8004e1c:	2401      	movs	r4, #1
 8004e1e:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8004e22:	f8cd a008 	str.w	sl, [sp, #8]
 8004e26:	4623      	mov	r3, r4
 8004e28:	9401      	str	r4, [sp, #4]
 8004e2a:	9500      	str	r5, [sp, #0]
 8004e2c:	21bb      	movs	r1, #187	; 0xbb
 8004e2e:	4648      	mov	r0, r9
 8004e30:	f7fc fe64 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8004e34:	4b2f      	ldr	r3, [pc, #188]	; (8004ef4 <get_PRES+0xf4>)
 8004e36:	21bb      	movs	r1, #187	; 0xbb
 8004e38:	781a      	ldrb	r2, [r3, #0]
 8004e3a:	f8cd a008 	str.w	sl, [sp, #8]
 8004e3e:	4623      	mov	r3, r4
 8004e40:	9401      	str	r4, [sp, #4]
 8004e42:	9600      	str	r6, [sp, #0]
 8004e44:	4648      	mov	r0, r9
 8004e46:	f7fc fe59 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8004e4a:	4b2b      	ldr	r3, [pc, #172]	; (8004ef8 <get_PRES+0xf8>)
 8004e4c:	21bb      	movs	r1, #187	; 0xbb
 8004e4e:	781a      	ldrb	r2, [r3, #0]
 8004e50:	f8cd a008 	str.w	sl, [sp, #8]
 8004e54:	4623      	mov	r3, r4
 8004e56:	9401      	str	r4, [sp, #4]
 8004e58:	9700      	str	r7, [sp, #0]
 8004e5a:	4648      	mov	r0, r9
 8004e5c:	f7fc fe4e 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8004e60:	4b26      	ldr	r3, [pc, #152]	; (8004efc <get_PRES+0xfc>)
 8004e62:	21bb      	movs	r1, #187	; 0xbb
 8004e64:	781a      	ldrb	r2, [r3, #0]
 8004e66:	f8cd a008 	str.w	sl, [sp, #8]
 8004e6a:	4623      	mov	r3, r4
 8004e6c:	9401      	str	r4, [sp, #4]
 8004e6e:	f8cd 8000 	str.w	r8, [sp]
 8004e72:	4648      	mov	r0, r9
 8004e74:	f7fc fe42 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 8004e78:	4b21      	ldr	r3, [pc, #132]	; (8004f00 <get_PRES+0x100>)
 8004e7a:	21bb      	movs	r1, #187	; 0xbb
 8004e7c:	781a      	ldrb	r2, [r3, #0]
 8004e7e:	f8cd a008 	str.w	sl, [sp, #8]
 8004e82:	4623      	mov	r3, r4
 8004e84:	9401      	str	r4, [sp, #4]
 8004e86:	f8cd b000 	str.w	fp, [sp]
 8004e8a:	4648      	mov	r0, r9
 8004e8c:	f7fc fe36 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 8004e90:	4b1c      	ldr	r3, [pc, #112]	; (8004f04 <get_PRES+0x104>)
 8004e92:	781a      	ldrb	r2, [r3, #0]
 8004e94:	f8cd a008 	str.w	sl, [sp, #8]
 8004e98:	f8df a084 	ldr.w	sl, [pc, #132]	; 8004f20 <get_PRES+0x120>
 8004e9c:	9401      	str	r4, [sp, #4]
 8004e9e:	4623      	mov	r3, r4
 8004ea0:	f8cd a000 	str.w	sl, [sp]
 8004ea4:	21bb      	movs	r1, #187	; 0xbb
 8004ea6:	4648      	mov	r0, r9
 8004ea8:	f7fc fe28 	bl	8001afc <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 8004eac:	f89b 3000 	ldrb.w	r3, [fp]
 8004eb0:	f89a 2000 	ldrb.w	r2, [sl]
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8004eba:	f898 2000 	ldrb.w	r2, [r8]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	4a11      	ldr	r2, [pc, #68]	; (8004f08 <get_PRES+0x108>)
 8004ec2:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 8004ec4:	7833      	ldrb	r3, [r6, #0]
 8004ec6:	783a      	ldrb	r2, [r7, #0]
 8004ec8:	021b      	lsls	r3, r3, #8
 8004eca:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8004ece:	782a      	ldrb	r2, [r5, #0]
 8004ed0:	4413      	add	r3, r2
 8004ed2:	4a0e      	ldr	r2, [pc, #56]	; (8004f0c <get_PRES+0x10c>)
 8004ed4:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 8004ed6:	4a0e      	ldr	r2, [pc, #56]	; (8004f10 <get_PRES+0x110>)
 8004ed8:	0b1b      	lsrs	r3, r3, #12
 8004eda:	6013      	str	r3, [r2, #0]
}
 8004edc:	b005      	add	sp, #20
 8004ede:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004ee2:	bf00      	nop
 8004ee4:	2000003b 	.word	0x2000003b
 8004ee8:	200044aa 	.word	0x200044aa
 8004eec:	200044df 	.word	0x200044df
 8004ef0:	200044bc 	.word	0x200044bc
 8004ef4:	2000003a 	.word	0x2000003a
 8004ef8:	20000039 	.word	0x20000039
 8004efc:	20000038 	.word	0x20000038
 8004f00:	20000037 	.word	0x20000037
 8004f04:	20000036 	.word	0x20000036
 8004f08:	20004500 	.word	0x20004500
 8004f0c:	20004564 	.word	0x20004564
 8004f10:	200044b8 	.word	0x200044b8
 8004f14:	200023e0 	.word	0x200023e0
 8004f18:	2000456a 	.word	0x2000456a
 8004f1c:	200044da 	.word	0x200044da
 8004f20:	20004547 	.word	0x20004547

08004f24 <get_MAGN>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_MAGN(void)
{
 8004f24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_L_REG_M[0], 1, OUTX_L_REG_M, 1, I2C_TIMEOUT);
 8004f28:	4b3f      	ldr	r3, [pc, #252]	; (8005028 <get_MAGN+0x104>)
 8004f2a:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8005060 <get_MAGN+0x13c>
 8004f2e:	781a      	ldrb	r2, [r3, #0]
 8004f30:	483e      	ldr	r0, [pc, #248]	; (800502c <get_MAGN+0x108>)
 8004f32:	f8cd 9000 	str.w	r9, [sp]
 8004f36:	2401      	movs	r4, #1
 8004f38:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004f3c:	4623      	mov	r3, r4
 8004f3e:	9502      	str	r5, [sp, #8]
 8004f40:	9401      	str	r4, [sp, #4]
 8004f42:	213d      	movs	r1, #61	; 0x3d
 8004f44:	f7fc fdda 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_H_REG_M[0], 1, OUTX_H_REG_M, 1, I2C_TIMEOUT);
 8004f48:	4b39      	ldr	r3, [pc, #228]	; (8005030 <get_MAGN+0x10c>)
 8004f4a:	f8df a118 	ldr.w	sl, [pc, #280]	; 8005064 <get_MAGN+0x140>
 8004f4e:	781a      	ldrb	r2, [r3, #0]
 8004f50:	4836      	ldr	r0, [pc, #216]	; (800502c <get_MAGN+0x108>)
 8004f52:	9502      	str	r5, [sp, #8]
 8004f54:	4623      	mov	r3, r4
 8004f56:	9401      	str	r4, [sp, #4]
 8004f58:	f8cd a000 	str.w	sl, [sp]
 8004f5c:	213d      	movs	r1, #61	; 0x3d
 8004f5e:	f7fc fdcd 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_L_REG_M[0], 1, OUTY_L_REG_M, 1, I2C_TIMEOUT);
 8004f62:	4b34      	ldr	r3, [pc, #208]	; (8005034 <get_MAGN+0x110>)
 8004f64:	4f34      	ldr	r7, [pc, #208]	; (8005038 <get_MAGN+0x114>)
 8004f66:	781a      	ldrb	r2, [r3, #0]
 8004f68:	4830      	ldr	r0, [pc, #192]	; (800502c <get_MAGN+0x108>)
 8004f6a:	9502      	str	r5, [sp, #8]
 8004f6c:	4623      	mov	r3, r4
 8004f6e:	9401      	str	r4, [sp, #4]
 8004f70:	9700      	str	r7, [sp, #0]
 8004f72:	213d      	movs	r1, #61	; 0x3d
 8004f74:	f7fc fdc2 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_H_REG_M[0], 1, OUTY_H_REG_M, 1, I2C_TIMEOUT);
 8004f78:	4b30      	ldr	r3, [pc, #192]	; (800503c <get_MAGN+0x118>)
 8004f7a:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8005068 <get_MAGN+0x144>
 8004f7e:	781a      	ldrb	r2, [r3, #0]
 8004f80:	482a      	ldr	r0, [pc, #168]	; (800502c <get_MAGN+0x108>)
 8004f82:	9502      	str	r5, [sp, #8]
 8004f84:	4623      	mov	r3, r4
 8004f86:	9401      	str	r4, [sp, #4]
 8004f88:	f8cd 8000 	str.w	r8, [sp]
 8004f8c:	213d      	movs	r1, #61	; 0x3d
 8004f8e:	f7fc fdb5 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_L_REG_M[0], 1, OUTZ_L_REG_M, 1, I2C_TIMEOUT);
 8004f92:	4b2b      	ldr	r3, [pc, #172]	; (8005040 <get_MAGN+0x11c>)
 8004f94:	4e2b      	ldr	r6, [pc, #172]	; (8005044 <get_MAGN+0x120>)
 8004f96:	781a      	ldrb	r2, [r3, #0]
 8004f98:	4824      	ldr	r0, [pc, #144]	; (800502c <get_MAGN+0x108>)
 8004f9a:	9502      	str	r5, [sp, #8]
 8004f9c:	4623      	mov	r3, r4
 8004f9e:	9401      	str	r4, [sp, #4]
 8004fa0:	9600      	str	r6, [sp, #0]
 8004fa2:	213d      	movs	r1, #61	; 0x3d
 8004fa4:	f7fc fdaa 	bl	8001afc <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_H_REG_M[0], 1, OUTZ_H_REG_M, 1, I2C_TIMEOUT);
 8004fa8:	4b27      	ldr	r3, [pc, #156]	; (8005048 <get_MAGN+0x124>)
 8004faa:	4820      	ldr	r0, [pc, #128]	; (800502c <get_MAGN+0x108>)
 8004fac:	781a      	ldrb	r2, [r3, #0]
 8004fae:	9502      	str	r5, [sp, #8]
 8004fb0:	4d26      	ldr	r5, [pc, #152]	; (800504c <get_MAGN+0x128>)
 8004fb2:	9401      	str	r4, [sp, #4]
 8004fb4:	4623      	mov	r3, r4
 8004fb6:	9500      	str	r5, [sp, #0]
 8004fb8:	213d      	movs	r1, #61	; 0x3d
 8004fba:	f7fc fd9f 	bl	8001afc <HAL_I2C_Mem_Read>

	//CONCATENATION
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8004fbe:	f89a 2000 	ldrb.w	r2, [sl]
 8004fc2:	f899 3000 	ldrb.w	r3, [r9]
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004fc6:	7839      	ldrb	r1, [r7, #0]
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004fc8:	7828      	ldrb	r0, [r5, #0]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8004fca:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004fce:	f898 2000 	ldrb.w	r2, [r8]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8004fd2:	b29b      	uxth	r3, r3
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004fd4:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004fd8:	7832      	ldrb	r2, [r6, #0]
	if (valeur>=0x8000){
 8004fda:	041d      	lsls	r5, r3, #16
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004fdc:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 8004fde:	bf48      	it	mi
 8004fe0:	425b      	negmi	r3, r3
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004fe2:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	//GESTION VALEURS NEGATIVES
	magnX16[0]	= est_negatif(magnX16[0]);
 8004fe6:	481a      	ldr	r0, [pc, #104]	; (8005050 <get_MAGN+0x12c>)
		valeur=~valeur+1;
 8004fe8:	bf48      	it	mi
 8004fea:	b29b      	uxthmi	r3, r3
	if (valeur>=0x8000){
 8004fec:	040c      	lsls	r4, r1, #16
	magnX16[0]	= est_negatif(magnX16[0]);
 8004fee:	8003      	strh	r3, [r0, #0]
		valeur=~valeur+1;
 8004ff0:	bf48      	it	mi
 8004ff2:	4249      	negmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8004ff4:	4817      	ldr	r0, [pc, #92]	; (8005054 <get_MAGN+0x130>)
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004ff6:	b292      	uxth	r2, r2
		valeur=~valeur+1;
 8004ff8:	bf48      	it	mi
 8004ffa:	b289      	uxthmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8004ffc:	8001      	strh	r1, [r0, #0]
	if (valeur>=0x8000){
 8004ffe:	0410      	lsls	r0, r2, #16
		valeur=~valeur+1;
 8005000:	bf48      	it	mi
 8005002:	4252      	negmi	r2, r2
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8005004:	4814      	ldr	r0, [pc, #80]	; (8005058 <get_MAGN+0x134>)
		valeur=~valeur+1;
 8005006:	bf48      	it	mi
 8005008:	b292      	uxthmi	r2, r2

	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 800500a:	f083 0302 	eor.w	r3, r3, #2
 800500e:	f081 0102 	eor.w	r1, r1, #2
 8005012:	4419      	add	r1, r3
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8005014:	8002      	strh	r2, [r0, #0]
	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 8005016:	4b11      	ldr	r3, [pc, #68]	; (800505c <get_MAGN+0x138>)
 8005018:	f082 0202 	eor.w	r2, r2, #2
 800501c:	440a      	add	r2, r1
 800501e:	801a      	strh	r2, [r3, #0]

}
 8005020:	b004      	add	sp, #16
 8005022:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005026:	bf00      	nop
 8005028:	20000031 	.word	0x20000031
 800502c:	200023e0 	.word	0x200023e0
 8005030:	20000030 	.word	0x20000030
 8005034:	20000033 	.word	0x20000033
 8005038:	2000454f 	.word	0x2000454f
 800503c:	20000032 	.word	0x20000032
 8005040:	20000035 	.word	0x20000035
 8005044:	2000456e 	.word	0x2000456e
 8005048:	20000034 	.word	0x20000034
 800504c:	20004509 	.word	0x20004509
 8005050:	200044be 	.word	0x200044be
 8005054:	20004506 	.word	0x20004506
 8005058:	20002438 	.word	0x20002438
 800505c:	2000242e 	.word	0x2000242e
 8005060:	200044ab 	.word	0x200044ab
 8005064:	200044db 	.word	0x200044db
 8005068:	20004568 	.word	0x20004568

0800506c <get_ADC>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_ADC(void)
{
 800506c:	b508      	push	{r3, lr}
	if (HAL_ADC_Start(&hadc1)!= HAL_OK)
 800506e:	4807      	ldr	r0, [pc, #28]	; (800508c <get_ADC+0x20>)
 8005070:	f7fb fdec 	bl	8000c4c <HAL_ADC_Start>
	{
		Error_Handler();
	}

	HAL_Delay(1);
 8005074:	2001      	movs	r0, #1
 8005076:	f7fb fac7 	bl	8000608 <HAL_Delay>
	gas16 = aADCxConvertedValues[0];
 800507a:	4b05      	ldr	r3, [pc, #20]	; (8005090 <get_ADC+0x24>)
 800507c:	4a05      	ldr	r2, [pc, #20]	; (8005094 <get_ADC+0x28>)
 800507e:	8819      	ldrh	r1, [r3, #0]
 8005080:	8011      	strh	r1, [r2, #0]
	bat16 = aADCxConvertedValues[1];
 8005082:	885a      	ldrh	r2, [r3, #2]
 8005084:	4b04      	ldr	r3, [pc, #16]	; (8005098 <get_ADC+0x2c>)
 8005086:	801a      	strh	r2, [r3, #0]
 8005088:	bd08      	pop	{r3, pc}
 800508a:	bf00      	nop
 800508c:	200002c8 	.word	0x200002c8
 8005090:	20004542 	.word	0x20004542
 8005094:	200044f8 	.word	0x200044f8
 8005098:	200044ac 	.word	0x200044ac

0800509c <GPS_GETPOS>:
}


/* Get GPS position by extracting the GPGGA frame, with a timeout condition to exit the function if it cannot reach a good value */

uint32_t* GPS_GETPOS(uint32_t* tab){
 800509c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	do	{



HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 80050a0:	4d91      	ldr	r5, [pc, #580]	; (80052e8 <GPS_GETPOS+0x24c>)
uint32_t* GPS_GETPOS(uint32_t* tab){
 80050a2:	f2ad 4de4 	subw	sp, sp, #1252	; 0x4e4
 80050a6:	4607      	mov	r7, r0
int cpt_timeout=0;
 80050a8:	2600      	movs	r6, #0
HAL_StatusTypeDef status = 	HAL_UART_Receive(&huart1, (uint8_t *)in_get1, RX_BUFF_SIZE, 100);
 80050aa:	2364      	movs	r3, #100	; 0x64
 80050ac:	22c8      	movs	r2, #200	; 0xc8
 80050ae:	a90c      	add	r1, sp, #48	; 0x30
 80050b0:	4628      	mov	r0, r5
 80050b2:	f7fe fe19 	bl	8003ce8 <HAL_UART_Receive>

						    HAL_UART_Receive(&huart1, (uint8_t *)in_get2, RX_BUFF_SIZE, 100);
 80050b6:	2364      	movs	r3, #100	; 0x64
 80050b8:	22c8      	movs	r2, #200	; 0xc8
 80050ba:	a93e      	add	r1, sp, #248	; 0xf8
 80050bc:	4628      	mov	r0, r5
 80050be:	f7fe fe13 	bl	8003ce8 <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get3, RX_BUFF_SIZE, 100);
 80050c2:	2364      	movs	r3, #100	; 0x64
 80050c4:	22c8      	movs	r2, #200	; 0xc8
 80050c6:	a970      	add	r1, sp, #448	; 0x1c0
 80050c8:	4628      	mov	r0, r5
 80050ca:	f7fe fe0d 	bl	8003ce8 <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get4, RX_BUFF_SIZE, 100);
 80050ce:	2364      	movs	r3, #100	; 0x64
 80050d0:	22c8      	movs	r2, #200	; 0xc8
 80050d2:	a9a2      	add	r1, sp, #648	; 0x288
 80050d4:	4628      	mov	r0, r5
 80050d6:	f7fe fe07 	bl	8003ce8 <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get5, RX_BUFF_SIZE, 100);
 80050da:	2364      	movs	r3, #100	; 0x64
 80050dc:	22c8      	movs	r2, #200	; 0xc8
 80050de:	a9d4      	add	r1, sp, #848	; 0x350
 80050e0:	4628      	mov	r0, r5
 80050e2:	f7fe fe01 	bl	8003ce8 <HAL_UART_Receive>

							HAL_UART_Receive(&huart1, (uint8_t *)in_get6, RX_BUFF_SIZE, 100);
 80050e6:	2364      	movs	r3, #100	; 0x64
 80050e8:	22c8      	movs	r2, #200	; 0xc8
 80050ea:	f50d 6183 	add.w	r1, sp, #1048	; 0x418
 80050ee:	4628      	mov	r0, r5
 80050f0:	f7fe fdfa 	bl	8003ce8 <HAL_UART_Receive>





							p=strstr((char*)in_get1,"$GPGGA");
 80050f4:	497d      	ldr	r1, [pc, #500]	; (80052ec <GPS_GETPOS+0x250>)
 80050f6:	a80c      	add	r0, sp, #48	; 0x30
 80050f8:	f000 ff51 	bl	8005f9e <strstr>

							if (p==0x0){
 80050fc:	4604      	mov	r4, r0
 80050fe:	b9e8      	cbnz	r0, 800513c <GPS_GETPOS+0xa0>

								p=strstr((char*)in_get2,"$GPGGA");
 8005100:	497a      	ldr	r1, [pc, #488]	; (80052ec <GPS_GETPOS+0x250>)
 8005102:	a83e      	add	r0, sp, #248	; 0xf8
 8005104:	f000 ff4b 	bl	8005f9e <strstr>
							}



							if (p==0x0){
 8005108:	4604      	mov	r4, r0
 800510a:	b9b8      	cbnz	r0, 800513c <GPS_GETPOS+0xa0>
										//i=4;
										p=strstr((char*)in_get3,"$GPGGA");
 800510c:	4977      	ldr	r1, [pc, #476]	; (80052ec <GPS_GETPOS+0x250>)
 800510e:	a870      	add	r0, sp, #448	; 0x1c0
 8005110:	f000 ff45 	bl	8005f9e <strstr>
														}


							if (p==0x0){
 8005114:	4604      	mov	r4, r0
 8005116:	b988      	cbnz	r0, 800513c <GPS_GETPOS+0xa0>
										//i=5;
										p=strstr((char*)in_get4,"$GPGGA");
 8005118:	4974      	ldr	r1, [pc, #464]	; (80052ec <GPS_GETPOS+0x250>)
 800511a:	a8a2      	add	r0, sp, #648	; 0x288
 800511c:	f000 ff3f 	bl	8005f9e <strstr>
														}



							if (p==0x0){
 8005120:	4604      	mov	r4, r0
 8005122:	b958      	cbnz	r0, 800513c <GPS_GETPOS+0xa0>

										p=strstr((char*)in_get5,"$GPGGA");
 8005124:	4971      	ldr	r1, [pc, #452]	; (80052ec <GPS_GETPOS+0x250>)
 8005126:	a8d4      	add	r0, sp, #848	; 0x350
 8005128:	f000 ff39 	bl	8005f9e <strstr>
														}


							if (p==0x0){
 800512c:	4604      	mov	r4, r0
 800512e:	b928      	cbnz	r0, 800513c <GPS_GETPOS+0xa0>

										p=strstr((char*)in_get6,"$GPGGA");
 8005130:	496e      	ldr	r1, [pc, #440]	; (80052ec <GPS_GETPOS+0x250>)
 8005132:	f50d 6083 	add.w	r0, sp, #1048	; 0x418
 8005136:	f000 ff32 	bl	8005f9e <strstr>
 800513a:	4604      	mov	r4, r0
							}



							 MX_USART1_UART_Init();
 800513c:	f000 fd96 	bl	8005c6c <MX_USART1_UART_Init>


							 q=strstr(p,"\r\n");
 8005140:	496b      	ldr	r1, [pc, #428]	; (80052f0 <GPS_GETPOS+0x254>)
 8005142:	4620      	mov	r0, r4
 8005144:	f000 ff2b 	bl	8005f9e <strstr>
taille=q-p;
cpt_timeout++;
}while(((q-p>100)||(q-p==0)||(q==0x0)||(q-p<50))&&(cpt_timeout<GPS_TIMEOUT));
 8005148:	42a0      	cmp	r0, r4
cpt_timeout++;
 800514a:	f106 0601 	add.w	r6, r6, #1
}while(((q-p>100)||(q-p==0)||(q==0x0)||(q-p<50))&&(cpt_timeout<GPS_TIMEOUT));
 800514e:	d004      	beq.n	800515a <GPS_GETPOS+0xbe>
 8005150:	b118      	cbz	r0, 800515a <GPS_GETPOS+0xbe>
taille=q-p;
 8005152:	1b00      	subs	r0, r0, r4
}while(((q-p>100)||(q-p==0)||(q==0x0)||(q-p<50))&&(cpt_timeout<GPS_TIMEOUT));
 8005154:	3832      	subs	r0, #50	; 0x32
 8005156:	2832      	cmp	r0, #50	; 0x32
 8005158:	d90c      	bls.n	8005174 <GPS_GETPOS+0xd8>
 800515a:	f242 7310 	movw	r3, #10000	; 0x2710
 800515e:	429e      	cmp	r6, r3
 8005160:	d1a3      	bne.n	80050aa <GPS_GETPOS+0xe>

	/* if timeout has been reached, get out of the function */


	if (cpt_timeout>=GPS_TIMEOUT){
		tab[0]=0;
 8005162:	2300      	movs	r3, #0
 8005164:	603b      	str	r3, [r7, #0]
		tab[1]=0;
 8005166:	607b      	str	r3, [r7, #4]
		tab[2]=0;
 8005168:	60bb      	str	r3, [r7, #8]


p=0x0;
return tab;

}
 800516a:	4638      	mov	r0, r7
 800516c:	f20d 4de4 	addw	sp, sp, #1252	; 0x4e4
 8005170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (cpt_timeout>=GPS_TIMEOUT){
 8005174:	f242 7a10 	movw	sl, #10000	; 0x2710
 8005178:	4556      	cmp	r6, sl
 800517a:	d0f2      	beq.n	8005162 <GPS_GETPOS+0xc6>
HAL_Delay(10);
 800517c:	200a      	movs	r0, #10
 800517e:	f7fb fa43 	bl	8000608 <HAL_Delay>
p=strchr(p,',');
 8005182:	212c      	movs	r1, #44	; 0x2c
 8005184:	4620      	mov	r0, r4
 8005186:	f000 fefc 	bl	8005f82 <strchr>
p=strchr(p,',');
 800518a:	212c      	movs	r1, #44	; 0x2c
 800518c:	3001      	adds	r0, #1
 800518e:	f000 fef8 	bl	8005f82 <strchr>
LAT_H[0]=*p;
 8005192:	7843      	ldrb	r3, [r0, #1]
 8005194:	f88d 3008 	strb.w	r3, [sp, #8]
LAT_H[1]=*p;
 8005198:	7883      	ldrb	r3, [r0, #2]
 800519a:	f88d 3009 	strb.w	r3, [sp, #9]
LAT_M[0]=*p;
 800519e:	78c3      	ldrb	r3, [r0, #3]
 80051a0:	f88d 300c 	strb.w	r3, [sp, #12]
LAT_M[1]=*p;
 80051a4:	7903      	ldrb	r3, [r0, #4]
 80051a6:	f88d 300d 	strb.w	r3, [sp, #13]
LAT_L[0]=*p;
 80051aa:	7983      	ldrb	r3, [r0, #6]
 80051ac:	f88d 3018 	strb.w	r3, [sp, #24]
LAT_L[1]=*p;
 80051b0:	79c3      	ldrb	r3, [r0, #7]
 80051b2:	f88d 3019 	strb.w	r3, [sp, #25]
LAT_H[2]='\0';
 80051b6:	2400      	movs	r4, #0
LAT_L[2]=*p;
 80051b8:	7a03      	ldrb	r3, [r0, #8]
 80051ba:	f88d 301a 	strb.w	r3, [sp, #26]
p++;
 80051be:	f100 0609 	add.w	r6, r0, #9
nb_LAT_H=atoi(LAT_H);
 80051c2:	a802      	add	r0, sp, #8
LAT_H[2]='\0';
 80051c4:	f88d 400a 	strb.w	r4, [sp, #10]
LAT_M[2]='\0';
 80051c8:	f88d 400e 	strb.w	r4, [sp, #14]
LAT_L[3]='\0';
 80051cc:	f88d 401b 	strb.w	r4, [sp, #27]
nb_LAT_H=atoi(LAT_H);
 80051d0:	f000 fe53 	bl	8005e7a <atoi>
 80051d4:	4680      	mov	r8, r0
nb_LAT_M=atoi(LAT_M);
 80051d6:	a803      	add	r0, sp, #12
 80051d8:	f000 fe4f 	bl	8005e7a <atoi>
 80051dc:	4605      	mov	r5, r0
nb_LAT_L=atoi(LAT_L);
 80051de:	a806      	add	r0, sp, #24
 80051e0:	f000 fe4b 	bl	8005e7a <atoi>
LAT=nb_LAT_H*10000+(uint32_t)((nb_LAT_M*10000)/60)+(uint32_t)((nb_LAT_L*10000)/36000);
 80051e4:	f648 4ba0 	movw	fp, #36000	; 0x8ca0
 80051e8:	fb0a f305 	mul.w	r3, sl, r5
 80051ec:	fb0a f000 	mul.w	r0, sl, r0
 80051f0:	253c      	movs	r5, #60	; 0x3c
 80051f2:	fbb0 f0fb 	udiv	r0, r0, fp
 80051f6:	fbb3 f3f5 	udiv	r3, r3, r5
 80051fa:	4403      	add	r3, r0
 80051fc:	fb0a 3308 	mla	r3, sl, r8, r3
HAL_Delay(10);
 8005200:	200a      	movs	r0, #10
LAT=nb_LAT_H*10000+(uint32_t)((nb_LAT_M*10000)/60)+(uint32_t)((nb_LAT_L*10000)/36000);
 8005202:	9301      	str	r3, [sp, #4]
HAL_Delay(10);
 8005204:	f7fb fa00 	bl	8000608 <HAL_Delay>
p=strchr(p,',');
 8005208:	212c      	movs	r1, #44	; 0x2c
 800520a:	4630      	mov	r0, r6
 800520c:	f000 feb9 	bl	8005f82 <strchr>
p=strchr(p,',');
 8005210:	212c      	movs	r1, #44	; 0x2c
 8005212:	3001      	adds	r0, #1
 8005214:	f000 feb5 	bl	8005f82 <strchr>
LON_H[0]=*p;
 8005218:	7883      	ldrb	r3, [r0, #2]
 800521a:	f88d 3010 	strb.w	r3, [sp, #16]
LON_H[1]=*p;
 800521e:	78c3      	ldrb	r3, [r0, #3]
 8005220:	f88d 3011 	strb.w	r3, [sp, #17]
LON_M[0]=*p;
 8005224:	7903      	ldrb	r3, [r0, #4]
 8005226:	f88d 3014 	strb.w	r3, [sp, #20]
LON_M[1]=*p;
 800522a:	7943      	ldrb	r3, [r0, #5]
 800522c:	f88d 3015 	strb.w	r3, [sp, #21]
LON_L[0]=*p;
 8005230:	79c3      	ldrb	r3, [r0, #7]
 8005232:	f88d 301c 	strb.w	r3, [sp, #28]
LON_L[1]=*p;
 8005236:	7a03      	ldrb	r3, [r0, #8]
 8005238:	f88d 301d 	strb.w	r3, [sp, #29]
p++;
 800523c:	f100 060a 	add.w	r6, r0, #10
LON_L[2]=*p;
 8005240:	7a43      	ldrb	r3, [r0, #9]
 8005242:	f88d 301e 	strb.w	r3, [sp, #30]
nb_LON_H=atoi(LON_H);
 8005246:	a804      	add	r0, sp, #16
LON_H[2]='\0';
 8005248:	f88d 4012 	strb.w	r4, [sp, #18]
LON_M[2]='\0';
 800524c:	f88d 4016 	strb.w	r4, [sp, #22]
LON_L[3]='\0';
 8005250:	f88d 401f 	strb.w	r4, [sp, #31]
nb_LON_H=atoi(LON_H);
 8005254:	f000 fe11 	bl	8005e7a <atoi>
 8005258:	4680      	mov	r8, r0
nb_LON_M=atoi(LON_M);
 800525a:	a805      	add	r0, sp, #20
 800525c:	f000 fe0d 	bl	8005e7a <atoi>
 8005260:	4681      	mov	r9, r0
nb_LON_L=atoi(LON_L);
 8005262:	a807      	add	r0, sp, #28
 8005264:	f000 fe09 	bl	8005e7a <atoi>
LON=nb_LON_H*10000+(uint32_t)((nb_LON_M*10000)/60)+(uint32_t)((nb_LON_L*10000)/36000);
 8005268:	fb0a f909 	mul.w	r9, sl, r9
 800526c:	fbb9 f9f5 	udiv	r9, r9, r5
 8005270:	fb0a f500 	mul.w	r5, sl, r0
HAL_Delay(10);
 8005274:	200a      	movs	r0, #10
 8005276:	f7fb f9c7 	bl	8000608 <HAL_Delay>
LON=nb_LON_H*10000+(uint32_t)((nb_LON_M*10000)/60)+(uint32_t)((nb_LON_L*10000)/36000);
 800527a:	fbb5 f5fb 	udiv	r5, r5, fp
p=strchr(p,',');
 800527e:	212c      	movs	r1, #44	; 0x2c
 8005280:	4630      	mov	r0, r6
 8005282:	f000 fe7e 	bl	8005f82 <strchr>
p=strchr(p,',');
 8005286:	212c      	movs	r1, #44	; 0x2c
 8005288:	3001      	adds	r0, #1
 800528a:	f000 fe7a 	bl	8005f82 <strchr>
p=strchr(p,',');
 800528e:	212c      	movs	r1, #44	; 0x2c
 8005290:	3001      	adds	r0, #1
 8005292:	f000 fe76 	bl	8005f82 <strchr>
p=strchr(p,',');
 8005296:	212c      	movs	r1, #44	; 0x2c
 8005298:	3001      	adds	r0, #1
 800529a:	f000 fe72 	bl	8005f82 <strchr>
p=strchr(p,',');
 800529e:	212c      	movs	r1, #44	; 0x2c
 80052a0:	3001      	adds	r0, #1
 80052a2:	f000 fe6e 	bl	8005f82 <strchr>
LON=nb_LON_H*10000+(uint32_t)((nb_LON_M*10000)/60)+(uint32_t)((nb_LON_L*10000)/36000);
 80052a6:	44a9      	add	r9, r5
 80052a8:	fb0a 9508 	mla	r5, sl, r8, r9
p++;
 80052ac:	3001      	adds	r0, #1
 80052ae:	ae08      	add	r6, sp, #32
while (*p!='.'){
 80052b0:	7802      	ldrb	r2, [r0, #0]
 80052b2:	2a2e      	cmp	r2, #46	; 0x2e
 80052b4:	b2e3      	uxtb	r3, r4
 80052b6:	d10e      	bne.n	80052d6 <GPS_GETPOS+0x23a>
ALT[k]='\0';
 80052b8:	2200      	movs	r2, #0
HAL_Delay(10);
 80052ba:	200a      	movs	r0, #10
ALT[k]='\0';
 80052bc:	54f2      	strb	r2, [r6, r3]
HAL_Delay(10);
 80052be:	f7fb f9a3 	bl	8000608 <HAL_Delay>
tab[0]=LAT;
 80052c2:	9b01      	ldr	r3, [sp, #4]
tab[2]=atoi(ALT)*100;
 80052c4:	4630      	mov	r0, r6
tab[1]=LON;
 80052c6:	e887 0028 	stmia.w	r7, {r3, r5}
tab[2]=atoi(ALT)*100;
 80052ca:	f000 fdd6 	bl	8005e7a <atoi>
 80052ce:	2364      	movs	r3, #100	; 0x64
 80052d0:	4358      	muls	r0, r3
 80052d2:	60b8      	str	r0, [r7, #8]
return tab;
 80052d4:	e749      	b.n	800516a <GPS_GETPOS+0xce>
if (*p=='-'){
 80052d6:	2a2d      	cmp	r2, #45	; 0x2d
	p++;
 80052d8:	bf08      	it	eq
 80052da:	3001      	addeq	r0, #1
 80052dc:	3401      	adds	r4, #1
ALT[k]=*p;
 80052de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80052e2:	54f2      	strb	r2, [r6, r3]
 80052e4:	e7e4      	b.n	80052b0 <GPS_GETPOS+0x214>
 80052e6:	bf00      	nop
 80052e8:	20004694 	.word	0x20004694
 80052ec:	080069f1 	.word	0x080069f1
 80052f0:	08006a1d 	.word	0x08006a1d

080052f4 <LORA_AT_SET>:


/* Function used to configure the keys and set the lora */


uint8_t LORA_AT_SET(uint8_t* comm){
 80052f4:	b530      	push	{r4, r5, lr}
	uint8_t buffer[128] = {'\0'};
 80052f6:	2480      	movs	r4, #128	; 0x80
uint8_t LORA_AT_SET(uint8_t* comm){
 80052f8:	b0c1      	sub	sp, #260	; 0x104
 80052fa:	4605      	mov	r5, r0
	uint8_t buffer[128] = {'\0'};
 80052fc:	4622      	mov	r2, r4
 80052fe:	2100      	movs	r1, #0
 8005300:	4668      	mov	r0, sp
 8005302:	f000 fe03 	bl	8005f0c <memset>
	uint8_t recep_buff[128]={'\0'};
 8005306:	4622      	mov	r2, r4
 8005308:	eb0d 0004 	add.w	r0, sp, r4
 800530c:	2100      	movs	r1, #0
 800530e:	f000 fdfd 	bl	8005f0c <memset>
int i=5;
	sprintf(buffer,"%s\r\n",comm);
 8005312:	462a      	mov	r2, r5
 8005314:	490e      	ldr	r1, [pc, #56]	; (8005350 <LORA_AT_SET+0x5c>)
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 8005316:	4c0f      	ldr	r4, [pc, #60]	; (8005354 <LORA_AT_SET+0x60>)
	sprintf(buffer,"%s\r\n",comm);
 8005318:	4668      	mov	r0, sp
 800531a:	f000 fdff 	bl	8005f1c <siprintf>
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 800531e:	4668      	mov	r0, sp
 8005320:	f7fa ff56 	bl	80001d0 <strlen>
 8005324:	4669      	mov	r1, sp
 8005326:	b282      	uxth	r2, r0
 8005328:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800532c:	4620      	mov	r0, r4
 800532e:	f7fe fc84 	bl	8003c3a <HAL_UART_Transmit>
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,4,1000);
 8005332:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005336:	2204      	movs	r2, #4
 8005338:	a920      	add	r1, sp, #128	; 0x80
 800533a:	4620      	mov	r0, r4
 800533c:	f7fe fcd4 	bl	8003ce8 <HAL_UART_Receive>

	if (recep_buff[0]=='O'){
 8005340:	f89d 0080 	ldrb.w	r0, [sp, #128]	; 0x80

	else{
		i--;
		return 0;
	}
}
 8005344:	f1a0 034f 	sub.w	r3, r0, #79	; 0x4f
 8005348:	4258      	negs	r0, r3
 800534a:	4158      	adcs	r0, r3
 800534c:	b041      	add	sp, #260	; 0x104
 800534e:	bd30      	pop	{r4, r5, pc}
 8005350:	08006a25 	.word	0x08006a25
 8005354:	2000461c 	.word	0x2000461c

08005358 <LORA_AT_JOIN_SET>:


/* Function used to define the lora join mode, OTAA =1, ABP=0 */


uint8_t LORA_AT_JOIN_SET(uint8_t ota_mode){
 8005358:	b510      	push	{r4, lr}
 800535a:	b088      	sub	sp, #32
 800535c:	4604      	mov	r4, r0
	uint8_t buffer[32] = {'\0'};
 800535e:	2220      	movs	r2, #32
 8005360:	2100      	movs	r1, #0
 8005362:	4668      	mov	r0, sp
 8005364:	f000 fdd2 	bl	8005f0c <memset>
	sprintf(buffer,"AT+JOIN=%d\r\n",ota_mode != 0);
 8005368:	1c22      	adds	r2, r4, #0
 800536a:	bf18      	it	ne
 800536c:	2201      	movne	r2, #1
 800536e:	490c      	ldr	r1, [pc, #48]	; (80053a0 <LORA_AT_JOIN_SET+0x48>)
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 8005370:	4c0c      	ldr	r4, [pc, #48]	; (80053a4 <LORA_AT_JOIN_SET+0x4c>)
	sprintf(buffer,"AT+JOIN=%d\r\n",ota_mode != 0);
 8005372:	4668      	mov	r0, sp
 8005374:	f000 fdd2 	bl	8005f1c <siprintf>
	HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 8005378:	4668      	mov	r0, sp
 800537a:	f7fa ff29 	bl	80001d0 <strlen>
 800537e:	4669      	mov	r1, sp
 8005380:	b282      	uxth	r2, r0
 8005382:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005386:	4620      	mov	r0, r4
 8005388:	f7fe fc57 	bl	8003c3a <HAL_UART_Transmit>
	HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, buffer,20,6000);
 800538c:	f241 7370 	movw	r3, #6000	; 0x1770
 8005390:	2214      	movs	r2, #20
 8005392:	4669      	mov	r1, sp
 8005394:	4620      	mov	r0, r4
 8005396:	f7fe fca7 	bl	8003ce8 <HAL_UART_Receive>
	return 1;
}
 800539a:	2001      	movs	r0, #1
 800539c:	b008      	add	sp, #32
 800539e:	bd10      	pop	{r4, pc}
 80053a0:	080069f8 	.word	0x080069f8
 80053a4:	2000461c 	.word	0x2000461c

080053a8 <LORA_AT_SEND>:


/* Function used to send data */

void LORA_AT_SEND( const uint8_t* LON,const uint8_t* LAT,const uint8_t* ALT,const uint8_t* DATA_TEMP,const uint8_t* DATA_HUM){
 80053a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053ac:	b0d1      	sub	sp, #324	; 0x144
 80053ae:	4683      	mov	fp, r0
 80053b0:	468a      	mov	sl, r1
 80053b2:	4691      	mov	r9, r2

uint8_t buffer[128] = {'\0'};
 80053b4:	2100      	movs	r1, #0
 80053b6:	2280      	movs	r2, #128	; 0x80
 80053b8:	a810      	add	r0, sp, #64	; 0x40
void LORA_AT_SEND( const uint8_t* LON,const uint8_t* LAT,const uint8_t* ALT,const uint8_t* DATA_TEMP,const uint8_t* DATA_HUM){
 80053ba:	461e      	mov	r6, r3
uint8_t buffer[128] = {'\0'};
 80053bc:	f000 fda6 	bl	8005f0c <memset>
uint8_t comm[]={"AT+SEND=02,"};
uint8_t COMMAND_SIZE=sizeof(comm);
uint8_t recep_buff[128]={'\0'};
 80053c0:	2100      	movs	r1, #0
 80053c2:	2280      	movs	r2, #128	; 0x80
 80053c4:	a830      	add	r0, sp, #192	; 0xc0
 80053c6:	f000 fda1 	bl	8005f0c <memset>
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 80053ca:	4b61      	ldr	r3, [pc, #388]	; (8005550 <LORA_AT_SEND+0x1a8>)
 80053cc:	6818      	ldr	r0, [r3, #0]
 80053ce:	791b      	ldrb	r3, [r3, #4]
 80053d0:	f88d 301c 	strb.w	r3, [sp, #28]
 80053d4:	4b5f      	ldr	r3, [pc, #380]	; (8005554 <LORA_AT_SEND+0x1ac>)
 80053d6:	9006      	str	r0, [sp, #24]
 80053d8:	f10d 0830 	add.w	r8, sp, #48	; 0x30
 80053dc:	af0e      	add	r7, sp, #56	; 0x38
 80053de:	881a      	ldrh	r2, [r3, #0]
 80053e0:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 80053e4:	2300      	movs	r3, #0

char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"};


	uint8_t siz_lon=strlen(LON);
 80053e6:	4658      	mov	r0, fp
char GPS_MASK[5]={"0288"},longi[8]={"\0"},lati[8]={"\0"},alti[8]={"\0"};
 80053e8:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 80053ec:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
 80053f0:	f8a8 2000 	strh.w	r2, [r8]
 80053f4:	f8cd 3032 	str.w	r3, [sp, #50]	; 0x32
 80053f8:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
 80053fc:	803a      	strh	r2, [r7, #0]
 80053fe:	f8cd 303a 	str.w	r3, [sp, #58]	; 0x3a
 8005402:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
char CapTemp[5]={"67"},CapHumi[]={"68"},Hum[3]={"\0"},Temp[5]={"\0"};
 8005406:	f8ad 2014 	strh.w	r2, [sp, #20]
 800540a:	f88d 3016 	strb.w	r3, [sp, #22]
 800540e:	f8ad 2020 	strh.w	r2, [sp, #32]
 8005412:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
 8005416:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 800541a:	9303      	str	r3, [sp, #12]
	uint8_t siz_lon=strlen(LON);
 800541c:	f7fa fed8 	bl	80001d0 <strlen>
 8005420:	9002      	str	r0, [sp, #8]
	uint8_t siz_lat=strlen(LAT);
 8005422:	4650      	mov	r0, sl
 8005424:	f7fa fed4 	bl	80001d0 <strlen>
 8005428:	4605      	mov	r5, r0
	uint8_t siz_alt=strlen(ALT);
 800542a:	4648      	mov	r0, r9
 800542c:	f7fa fed0 	bl	80001d0 <strlen>


					for(uint8_t i=0;i<6-siz_lon;i++){
 8005430:	9a02      	ldr	r2, [sp, #8]
 8005432:	9b03      	ldr	r3, [sp, #12]
 8005434:	b2d2      	uxtb	r2, r2
	uint8_t siz_alt=strlen(ALT);
 8005436:	4604      	mov	r4, r0
					for(uint8_t i=0;i<6-siz_lon;i++){
 8005438:	f1c2 0206 	rsb	r2, r2, #6
 800543c:	b2d9      	uxtb	r1, r3
 800543e:	4291      	cmp	r1, r2
 8005440:	f103 0301 	add.w	r3, r3, #1
 8005444:	db6e      	blt.n	8005524 <LORA_AT_SEND+0x17c>
						strcat(longi,"0");
					}
					strcat(longi,LON);
 8005446:	4659      	mov	r1, fp
 8005448:	a80a      	add	r0, sp, #40	; 0x28
 800544a:	f000 fd8b 	bl	8005f64 <strcat>



					for(uint8_t i=0;i<6-siz_lat;i++){
 800544e:	b2ed      	uxtb	r5, r5
						strcat(lati,"0");
 8005450:	4a41      	ldr	r2, [pc, #260]	; (8005558 <LORA_AT_SEND+0x1b0>)
					for(uint8_t i=0;i<6-siz_lat;i++){
 8005452:	f04f 0b00 	mov.w	fp, #0
 8005456:	f1c5 0506 	rsb	r5, r5, #6
 800545a:	fa5f f38b 	uxtb.w	r3, fp
 800545e:	42ab      	cmp	r3, r5
 8005460:	f10b 0b01 	add.w	fp, fp, #1
 8005464:	db67      	blt.n	8005536 <LORA_AT_SEND+0x18e>
					}
					strcat(lati,LAT);
 8005466:	4651      	mov	r1, sl
 8005468:	a80c      	add	r0, sp, #48	; 0x30
 800546a:	f000 fd7b 	bl	8005f64 <strcat>



					for(uint8_t i=0;i<6-siz_alt;i++){
 800546e:	b2e4      	uxtb	r4, r4
						strcat(alti,"0");
 8005470:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005558 <LORA_AT_SEND+0x1b0>
					for(uint8_t i=0;i<6-siz_alt;i++){
 8005474:	2500      	movs	r5, #0
 8005476:	f1c4 0406 	rsb	r4, r4, #6
 800547a:	b2eb      	uxtb	r3, r5
 800547c:	42a3      	cmp	r3, r4
 800547e:	f105 0501 	add.w	r5, r5, #1
 8005482:	db5f      	blt.n	8005544 <LORA_AT_SEND+0x19c>
					}
					strcat(alti,ALT);
 8005484:	4649      	mov	r1, r9
 8005486:	4638      	mov	r0, r7
 8005488:	f000 fd6c 	bl	8005f64 <strcat>



										if (strlen(DATA_TEMP)==1){
 800548c:	4630      	mov	r0, r6
 800548e:	f7fa fe9f 	bl	80001d0 <strlen>
 8005492:	2801      	cmp	r0, #1
 8005494:	d103      	bne.n	800549e <LORA_AT_SEND+0xf6>
							     	    	 strcat(Temp, "000");
 8005496:	4931      	ldr	r1, [pc, #196]	; (800555c <LORA_AT_SEND+0x1b4>)
 8005498:	a808      	add	r0, sp, #32
 800549a:	f000 fd63 	bl	8005f64 <strcat>
							     	     }
							     	     if (strlen(DATA_TEMP)==2){
 800549e:	4630      	mov	r0, r6
 80054a0:	f7fa fe96 	bl	80001d0 <strlen>
 80054a4:	2802      	cmp	r0, #2
 80054a6:	d103      	bne.n	80054b0 <LORA_AT_SEND+0x108>
							     	     		 strcat(Temp, "00");
 80054a8:	492d      	ldr	r1, [pc, #180]	; (8005560 <LORA_AT_SEND+0x1b8>)
 80054aa:	a808      	add	r0, sp, #32
 80054ac:	f000 fd5a 	bl	8005f64 <strcat>
							     	     }
							     		if (strlen(DATA_TEMP)==3){
 80054b0:	4630      	mov	r0, r6
 80054b2:	f7fa fe8d 	bl	80001d0 <strlen>
 80054b6:	2803      	cmp	r0, #3
 80054b8:	d103      	bne.n	80054c2 <LORA_AT_SEND+0x11a>
							     				strcat(Temp, "0");
 80054ba:	4927      	ldr	r1, [pc, #156]	; (8005558 <LORA_AT_SEND+0x1b0>)
 80054bc:	a808      	add	r0, sp, #32
 80054be:	f000 fd51 	bl	8005f64 <strcat>
							     		}
							     		  strcat(Temp, DATA_TEMP);
 80054c2:	4631      	mov	r1, r6
 80054c4:	a808      	add	r0, sp, #32
 80054c6:	f000 fd4d 	bl	8005f64 <strcat>

							     		 if (strlen(DATA_HUM)==1){
 80054ca:	985a      	ldr	r0, [sp, #360]	; 0x168
 80054cc:	f7fa fe80 	bl	80001d0 <strlen>
 80054d0:	2801      	cmp	r0, #1
 80054d2:	d103      	bne.n	80054dc <LORA_AT_SEND+0x134>
							     			     strcat(Hum, "0");
 80054d4:	4920      	ldr	r1, [pc, #128]	; (8005558 <LORA_AT_SEND+0x1b0>)
 80054d6:	a805      	add	r0, sp, #20
 80054d8:	f000 fd44 	bl	8005f64 <strcat>
							     		 }

							     		 strcat(Hum, DATA_HUM);
 80054dc:	995a      	ldr	r1, [sp, #360]	; 0x168
 80054de:	a805      	add	r0, sp, #20
 80054e0:	f000 fd40 	bl	8005f64 <strcat>





		    sprintf(buffer,"AT+SEND=2,%s%s%s%s,0\r\n",GPS_MASK,longi,lati,alti);
 80054e4:	ab0a      	add	r3, sp, #40	; 0x28
 80054e6:	aa06      	add	r2, sp, #24
 80054e8:	491e      	ldr	r1, [pc, #120]	; (8005564 <LORA_AT_SEND+0x1bc>)
 80054ea:	9701      	str	r7, [sp, #4]
 80054ec:	f8cd 8000 	str.w	r8, [sp]
 80054f0:	a810      	add	r0, sp, #64	; 0x40
 80054f2:	f000 fd13 	bl	8005f1c <siprintf>

		     		HAL_UART_Transmit(&hlpuart1, buffer, strlen(buffer), 1000);
 80054f6:	a810      	add	r0, sp, #64	; 0x40
 80054f8:	f7fa fe6a 	bl	80001d0 <strlen>
 80054fc:	a910      	add	r1, sp, #64	; 0x40
 80054fe:	b282      	uxth	r2, r0
 8005500:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005504:	4818      	ldr	r0, [pc, #96]	; (8005568 <LORA_AT_SEND+0x1c0>)
 8005506:	f7fe fb98 	bl	8003c3a <HAL_UART_Transmit>
		     		HAL_StatusTypeDef status = HAL_UART_Receive(&hlpuart1, recep_buff,8,5000);
 800550a:	f241 3388 	movw	r3, #5000	; 0x1388
 800550e:	2208      	movs	r2, #8
 8005510:	a930      	add	r1, sp, #192	; 0xc0
 8005512:	4815      	ldr	r0, [pc, #84]	; (8005568 <LORA_AT_SEND+0x1c0>)
 8005514:	f7fe fbe8 	bl	8003ce8 <HAL_UART_Receive>


HAL_Delay(100);
 8005518:	2064      	movs	r0, #100	; 0x64
 800551a:	f7fb f875 	bl	8000608 <HAL_Delay>

}
 800551e:	b051      	add	sp, #324	; 0x144
 8005520:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						strcat(longi,"0");
 8005524:	490c      	ldr	r1, [pc, #48]	; (8005558 <LORA_AT_SEND+0x1b0>)
 8005526:	9203      	str	r2, [sp, #12]
 8005528:	a80a      	add	r0, sp, #40	; 0x28
 800552a:	9302      	str	r3, [sp, #8]
 800552c:	f000 fd1a 	bl	8005f64 <strcat>
 8005530:	9a03      	ldr	r2, [sp, #12]
 8005532:	9b02      	ldr	r3, [sp, #8]
 8005534:	e782      	b.n	800543c <LORA_AT_SEND+0x94>
						strcat(lati,"0");
 8005536:	4611      	mov	r1, r2
 8005538:	a80c      	add	r0, sp, #48	; 0x30
 800553a:	9202      	str	r2, [sp, #8]
 800553c:	f000 fd12 	bl	8005f64 <strcat>
 8005540:	9a02      	ldr	r2, [sp, #8]
 8005542:	e78a      	b.n	800545a <LORA_AT_SEND+0xb2>
						strcat(alti,"0");
 8005544:	4651      	mov	r1, sl
 8005546:	a80e      	add	r0, sp, #56	; 0x38
 8005548:	f000 fd0c 	bl	8005f64 <strcat>
 800554c:	e795      	b.n	800547a <LORA_AT_SEND+0xd2>
 800554e:	bf00      	nop
 8005550:	08006a20 	.word	0x08006a20
 8005554:	080069d8 	.word	0x080069d8
 8005558:	08006a07 	.word	0x08006a07
 800555c:	08006a05 	.word	0x08006a05
 8005560:	08006a06 	.word	0x08006a06
 8005564:	08006a09 	.word	0x08006a09
 8005568:	2000461c 	.word	0x2000461c

0800556c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800556c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005570:	b0b8      	sub	sp, #224	; 0xe0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005572:	2244      	movs	r2, #68	; 0x44
 8005574:	2100      	movs	r1, #0
 8005576:	a805      	add	r0, sp, #20
 8005578:	f000 fcc8 	bl	8005f0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800557c:	2214      	movs	r2, #20
 800557e:	2100      	movs	r1, #0
 8005580:	4668      	mov	r0, sp
 8005582:	f000 fcc3 	bl	8005f0c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8005586:	2100      	movs	r1, #0
 8005588:	2288      	movs	r2, #136	; 0x88
 800558a:	a816      	add	r0, sp, #88	; 0x58
 800558c:	f000 fcbe 	bl	8005f0c <memset>

  /**Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8005590:	f7fc fbbe 	bl	8001d10 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8005594:	4a25      	ldr	r2, [pc, #148]	; (800562c <SystemClock_Config+0xc0>)
 8005596:	f8d2 3090 	ldr.w	r3, [r2, #144]	; 0x90
 800559a:	f023 0318 	bic.w	r3, r3, #24
 800559e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80055a2:	2306      	movs	r3, #6
 80055a4:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80055a6:	2310      	movs	r3, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80055a8:	2502      	movs	r5, #2
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80055aa:	2601      	movs	r6, #1
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80055ac:	f44f 7880 	mov.w	r8, #256	; 0x100
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80055b0:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
  RCC_OscInitStruct.PLL.PLLN = 10;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80055b2:	2707      	movs	r7, #7
  RCC_OscInitStruct.PLL.PLLN = 10;
 80055b4:	230a      	movs	r3, #10
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055b6:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80055b8:	2400      	movs	r4, #0
  RCC_OscInitStruct.PLL.PLLN = 10;
 80055ba:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80055bc:	9607      	str	r6, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80055be:	f8cd 8020 	str.w	r8, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80055c2:	950f      	str	r5, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80055c4:	9510      	str	r5, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80055c6:	9611      	str	r6, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80055c8:	9713      	str	r7, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80055ca:	9514      	str	r5, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80055cc:	9515      	str	r5, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80055ce:	f7fc fc8d 	bl	8001eec <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80055d2:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80055d4:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80055d6:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80055d8:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80055da:	e88d 001c 	stmia.w	sp, {r2, r3, r4}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80055de:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80055e0:	9404      	str	r4, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80055e2:	f7fc fea9 	bl	8002338 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_USART1
 80055e6:	4b12      	ldr	r3, [pc, #72]	; (8005630 <SystemClock_Config+0xc4>)
 80055e8:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80055ea:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80055ee:	9334      	str	r3, [sp, #208]	; 0xd0
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 80055f0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80055f4:	9332      	str	r3, [sp, #200]	; 0xc8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80055f6:	2308      	movs	r3, #8
 80055f8:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 80055fa:	2304      	movs	r3, #4
 80055fc:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80055fe:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK|RCC_PLLSAI1_ADC1CLK;
 8005600:	f04f 7388 	mov.w	r3, #17825792	; 0x1100000
 8005604:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005606:	9424      	str	r4, [sp, #144]	; 0x90
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005608:	9425      	str	r4, [sp, #148]	; 0x94
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800560a:	9429      	str	r4, [sp, #164]	; 0xa4
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800560c:	942a      	str	r4, [sp, #168]	; 0xa8
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800560e:	f8cd 80dc 	str.w	r8, [sp, #220]	; 0xdc
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8005612:	9517      	str	r5, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8005614:	9618      	str	r6, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8005616:	971a      	str	r7, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8005618:	951c      	str	r5, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800561a:	f7fd f84f 	bl	80026bc <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800561e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8005622:	f7fc fb97 	bl	8001d54 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8005626:	b038      	add	sp, #224	; 0xe0
 8005628:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800562c:	40021000 	.word	0x40021000
 8005630:	000a4063 	.word	0x000a4063
 8005634:	00000000 	.word	0x00000000

08005638 <main>:
{
 8005638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800563c:	b0a5      	sub	sp, #148	; 0x94
  HAL_Init();
 800563e:	f7fa ffbf 	bl	80005c0 <HAL_Init>
  SystemClock_Config();
 8005642:	f7ff ff93 	bl	800556c <SystemClock_Config>
  MX_GPIO_Init();
 8005646:	f7ff f8ef 	bl	8004828 <MX_GPIO_Init>
  MX_DMA_Init();
 800564a:	f7ff f829 	bl	80046a0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800564e:	f000 fb2b 	bl	8005ca8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8005652:	f7fe ff39 	bl	80044c8 <MX_ADC1_Init>
  MX_I2C1_Init();
 8005656:	f7ff f941 	bl	80048dc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 800565a:	f000 fb07 	bl	8005c6c <MX_USART1_UART_Init>
  MX_SDMMC1_SD_Init();
 800565e:	f000 fa21 	bl	8005aa4 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8005662:	f7ff f835 	bl	80046d0 <MX_FATFS_Init>
  MX_LPUART1_UART_Init();
 8005666:	f000 fae5 	bl	8005c34 <MX_LPUART1_UART_Init>
  MX_RTC_Init();
 800566a:	f000 f915 	bl	8005898 <MX_RTC_Init>
  TEMP_HUM_init();
 800566e:	f7ff f997 	bl	80049a0 <TEMP_HUM_init>
  PRES_init();
 8005672:	f7ff f9ad 	bl	80049d0 <PRES_init>
HAL_Delay(10);
 8005676:	200a      	movs	r0, #10
 8005678:	f7fa ffc6 	bl	8000608 <HAL_Delay>
  LORA_AT_SET("AT+ATZ");
 800567c:	486c      	ldr	r0, [pc, #432]	; (8005830 <main+0x1f8>)
  EraseFlash(ADDR_FLASH_PAGE_19,ADDR_FLASH_PAGE_20);
 800567e:	f8df a204 	ldr.w	sl, [pc, #516]	; 8005884 <main+0x24c>
  LORA_AT_SET("AT+ATZ");
 8005682:	f7ff fe37 	bl	80052f4 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8005686:	486b      	ldr	r0, [pc, #428]	; (8005834 <main+0x1fc>)
 8005688:	f7fe f89e 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 800568c:	4869      	ldr	r0, [pc, #420]	; (8005834 <main+0x1fc>)
 800568e:	f7fe fbcc 	bl	8003e2a <HAL_UART_Init>
  LORA_AT_SET("AT+APPEUI=70b3d57ed0014d9e");//APPEUI=900dcafe00000001");//last = 1
 8005692:	4869      	ldr	r0, [pc, #420]	; (8005838 <main+0x200>)
 8005694:	f7ff fe2e 	bl	80052f4 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 8005698:	4866      	ldr	r0, [pc, #408]	; (8005834 <main+0x1fc>)
 800569a:	f7fe f895 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 800569e:	4865      	ldr	r0, [pc, #404]	; (8005834 <main+0x1fc>)
 80056a0:	f7fe fbc3 	bl	8003e2a <HAL_UART_Init>
  LORA_AT_SET("AT+ASK=9a2e35347a2da3c76f583e31db2fadab");
 80056a4:	4865      	ldr	r0, [pc, #404]	; (800583c <main+0x204>)
 80056a6:	f7ff fe25 	bl	80052f4 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 80056aa:	4862      	ldr	r0, [pc, #392]	; (8005834 <main+0x1fc>)
 80056ac:	f7fe f88c 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 80056b0:	4860      	ldr	r0, [pc, #384]	; (8005834 <main+0x1fc>)
 80056b2:	f7fe fbba 	bl	8003e2a <HAL_UART_Init>
  LORA_AT_SET("AT+NSK=1a47ad204af7bba26a11acd46a43d5c7");
 80056b6:	4862      	ldr	r0, [pc, #392]	; (8005840 <main+0x208>)
 80056b8:	f7ff fe1c 	bl	80052f4 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 80056bc:	485d      	ldr	r0, [pc, #372]	; (8005834 <main+0x1fc>)
 80056be:	f7fe f883 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 80056c2:	485c      	ldr	r0, [pc, #368]	; (8005834 <main+0x1fc>)
 80056c4:	f7fe fbb1 	bl	8003e2a <HAL_UART_Init>
  LORA_AT_SET("AT+ADDR=26011a95");
 80056c8:	485e      	ldr	r0, [pc, #376]	; (8005844 <main+0x20c>)
 80056ca:	f7ff fe13 	bl	80052f4 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 80056ce:	4859      	ldr	r0, [pc, #356]	; (8005834 <main+0x1fc>)
 80056d0:	f7fe f87a 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 80056d4:	4857      	ldr	r0, [pc, #348]	; (8005834 <main+0x1fc>)
 80056d6:	f7fe fba8 	bl	8003e2a <HAL_UART_Init>
  LORA_AT_SET("AT+DC=0");
 80056da:	485b      	ldr	r0, [pc, #364]	; (8005848 <main+0x210>)
 80056dc:	f7ff fe0a 	bl	80052f4 <LORA_AT_SET>
  HAL_UART_DeInit(&hlpuart1);
 80056e0:	4854      	ldr	r0, [pc, #336]	; (8005834 <main+0x1fc>)
 80056e2:	f7fe f871 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 80056e6:	4853      	ldr	r0, [pc, #332]	; (8005834 <main+0x1fc>)
 80056e8:	f7fe fb9f 	bl	8003e2a <HAL_UART_Init>
  LORA_AT_JOIN_SET(0);
 80056ec:	2000      	movs	r0, #0
 80056ee:	f7ff fe33 	bl	8005358 <LORA_AT_JOIN_SET>
  HAL_UART_DeInit(&hlpuart1);
 80056f2:	4850      	ldr	r0, [pc, #320]	; (8005834 <main+0x1fc>)
 80056f4:	f7fe f868 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 80056f8:	484e      	ldr	r0, [pc, #312]	; (8005834 <main+0x1fc>)
 80056fa:	f7fe fb96 	bl	8003e2a <HAL_UART_Init>
  HAL_UART_DeInit(&hlpuart1);
 80056fe:	484d      	ldr	r0, [pc, #308]	; (8005834 <main+0x1fc>)
 8005700:	f7fe f862 	bl	80037c8 <HAL_UART_DeInit>
  HAL_UART_Init(&hlpuart1);
 8005704:	484b      	ldr	r0, [pc, #300]	; (8005834 <main+0x1fc>)
 8005706:	f7fe fb90 	bl	8003e2a <HAL_UART_Init>
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, FLASH_USER_END_ADDR);
 800570a:	f20f 191c 	addw	r9, pc, #284	; 0x11c
 800570e:	e9d9 8900 	ldrd	r8, r9, [r9]
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8005712:	4d4e      	ldr	r5, [pc, #312]	; (800584c <main+0x214>)
  sprintf((char*)showtime,"%02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 8005714:	4c4e      	ldr	r4, [pc, #312]	; (8005850 <main+0x218>)
		  if (toggle==1){
 8005716:	4e4f      	ldr	r6, [pc, #316]	; (8005854 <main+0x21c>)
  HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
 8005718:	2200      	movs	r2, #0
 800571a:	a91f      	add	r1, sp, #124	; 0x7c
 800571c:	4628      	mov	r0, r5
 800571e:	f7fd fc1a 	bl	8002f56 <HAL_RTC_GetTime>
  HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
 8005722:	2200      	movs	r2, #0
 8005724:	a902      	add	r1, sp, #8
 8005726:	4628      	mov	r0, r5
 8005728:	f7fd fc3b 	bl	8002fa2 <HAL_RTC_GetDate>
  sprintf((char*)showtime,"%02d:%02d:%02d",stimestructureget.Hours, stimestructureget.Minutes, stimestructureget.Seconds);
 800572c:	f89d 107e 	ldrb.w	r1, [sp, #126]	; 0x7e
 8005730:	f89d 307d 	ldrb.w	r3, [sp, #125]	; 0x7d
 8005734:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
 8005738:	9100      	str	r1, [sp, #0]
 800573a:	4620      	mov	r0, r4
 800573c:	4946      	ldr	r1, [pc, #280]	; (8005858 <main+0x220>)
 800573e:	f000 fbed 	bl	8005f1c <siprintf>
  HAL_UART_Transmit(&huart2,showtime,50,100);
 8005742:	2364      	movs	r3, #100	; 0x64
 8005744:	2232      	movs	r2, #50	; 0x32
 8005746:	4621      	mov	r1, r4
 8005748:	4844      	ldr	r0, [pc, #272]	; (800585c <main+0x224>)
 800574a:	f7fe fa76 	bl	8003c3a <HAL_UART_Transmit>
		  if (toggle==1){
 800574e:	7833      	ldrb	r3, [r6, #0]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d1e0      	bne.n	8005716 <main+0xde>
			  get_TEMP();				//TEMPERATURE		(C)
 8005754:	f7ff f976 	bl	8004a44 <get_TEMP>
			  get_HUM();				//HUMIDITE			(%)
 8005758:	f7ff fa8c 	bl	8004c74 <get_HUM>
			  get_PRES();				//PRESSION			(mbar ou hPa)
 800575c:	f7ff fb50 	bl	8004e00 <get_PRES>
			  get_MAGN();				//CHAMP MAGNETIQUE	(mgauss)
 8005760:	f7ff fbe0 	bl	8004f24 <get_MAGN>
			  get_ADC();				//GAS				(ppm)
 8005764:	f7ff fc82 	bl	800506c <get_ADC>
			  GPS_GETPOS(GPS_COORD);	//POSITION GPS		(m)
 8005768:	a803      	add	r0, sp, #12
 800576a:	f7ff fc97 	bl	800509c <GPS_GETPOS>
			  cpt=*ptr2;
 800576e:	4b3c      	ldr	r3, [pc, #240]	; (8005860 <main+0x228>)
  EraseFlash(ADDR_FLASH_PAGE_19,ADDR_FLASH_PAGE_20);
 8005770:	4f3c      	ldr	r7, [pc, #240]	; (8005864 <main+0x22c>)
			  cpt=*ptr2;
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681c      	ldr	r4, [r3, #0]
 8005776:	2500      	movs	r5, #0
			  cpt++;
 8005778:	3401      	adds	r4, #1
 800577a:	f145 0500 	adc.w	r5, r5, #0
  EraseFlash(ADDR_FLASH_PAGE_19,ADDR_FLASH_PAGE_20);
 800577e:	4639      	mov	r1, r7
 8005780:	4650      	mov	r0, sl
 8005782:	f7ff f81d 	bl	80047c0 <EraseFlash>
WriteFlash(ADDR_FLASH_PAGE_19, cpt, ADDR_FLASH_PAGE_20);
 8005786:	462b      	mov	r3, r5
 8005788:	4622      	mov	r2, r4
 800578a:	9700      	str	r7, [sp, #0]
 800578c:	4650      	mov	r0, sl
 800578e:	f7ff f82d 	bl	80047ec <WriteFlash>
	itoa(val,tab,16);
 8005792:	2210      	movs	r2, #16
 8005794:	a906      	add	r1, sp, #24
 8005796:	9803      	ldr	r0, [sp, #12]
 8005798:	f000 fbb6 	bl	8005f08 <itoa>
 800579c:	2210      	movs	r2, #16
 800579e:	a90b      	add	r1, sp, #44	; 0x2c
 80057a0:	9804      	ldr	r0, [sp, #16]
 80057a2:	f000 fbb1 	bl	8005f08 <itoa>
 80057a6:	2210      	movs	r2, #16
 80057a8:	a910      	add	r1, sp, #64	; 0x40
 80057aa:	9805      	ldr	r0, [sp, #20]
 80057ac:	f000 fbac 	bl	8005f08 <itoa>
	itoa(val,tab,16);
 80057b0:	4b2d      	ldr	r3, [pc, #180]	; (8005868 <main+0x230>)
 80057b2:	2210      	movs	r2, #16
 80057b4:	a915      	add	r1, sp, #84	; 0x54
 80057b6:	8818      	ldrh	r0, [r3, #0]
 80057b8:	f000 fba6 	bl	8005f08 <itoa>
 80057bc:	4b2b      	ldr	r3, [pc, #172]	; (800586c <main+0x234>)
 80057be:	f10d 0b68 	add.w	fp, sp, #104	; 0x68
 80057c2:	2210      	movs	r2, #16
 80057c4:	4659      	mov	r1, fp
 80057c6:	8818      	ldrh	r0, [r3, #0]
 80057c8:	f000 fb9e 	bl	8005f08 <itoa>
			 LORA_AT_SEND(CONV_CHAR32(GPS_COORD[0],buff_lon),CONV_CHAR32(GPS_COORD[1],buff_lat),CONV_CHAR32(GPS_COORD[2],buff_alt),CONV_CHAR(temp16[0],buff_temp), CONV_CHAR(hum16[0],buff_hum));
 80057cc:	ab15      	add	r3, sp, #84	; 0x54
 80057ce:	aa10      	add	r2, sp, #64	; 0x40
 80057d0:	a90b      	add	r1, sp, #44	; 0x2c
 80057d2:	a806      	add	r0, sp, #24
 80057d4:	f8cd b000 	str.w	fp, [sp]
 80057d8:	f7ff fde6 	bl	80053a8 <LORA_AT_SEND>
						if((cpt)%5 == 0)
 80057dc:	2205      	movs	r2, #5
 80057de:	2300      	movs	r3, #0
 80057e0:	4620      	mov	r0, r4
 80057e2:	4629      	mov	r1, r5
 80057e4:	f7fa fd4c 	bl	8000280 <__aeabi_uldivmod>
 80057e8:	4313      	orrs	r3, r2
 80057ea:	d113      	bne.n	8005814 <main+0x1dc>
			 			  		  	erreur = EraseFlash(FLASH_USER_START_ADDR,ADDR_FLASH_PAGE_255);
 80057ec:	4920      	ldr	r1, [pc, #128]	; (8005870 <main+0x238>)
 80057ee:	4638      	mov	r0, r7
 80057f0:	f7fe ffe6 	bl	80047c0 <EraseFlash>
 80057f4:	4b1f      	ldr	r3, [pc, #124]	; (8005874 <main+0x23c>)
 80057f6:	e9c3 0100 	strd	r0, r1, [r3]
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, FLASH_USER_END_ADDR);
 80057fa:	4b1f      	ldr	r3, [pc, #124]	; (8005878 <main+0x240>)
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	4642      	mov	r2, r8
 8005800:	464b      	mov	r3, r9
 8005802:	4638      	mov	r0, r7
 8005804:	f7fe fff2 	bl	80047ec <WriteFlash>
 8005808:	4b1c      	ldr	r3, [pc, #112]	; (800587c <main+0x244>)
			 			  		  	cpt_flash++;
 800580a:	4a1d      	ldr	r2, [pc, #116]	; (8005880 <main+0x248>)
			 			  		  	erreur_write= WriteFlash(FLASH_USER_START_ADDR, DATA_64, FLASH_USER_END_ADDR);
 800580c:	6018      	str	r0, [r3, #0]
			 			  		  	cpt_flash++;
 800580e:	6813      	ldr	r3, [r2, #0]
 8005810:	3301      	adds	r3, #1
 8005812:	6013      	str	r3, [r2, #0]
			  toggle=0;
 8005814:	2300      	movs	r3, #0
 8005816:	7033      	strb	r3, [r6, #0]
			  MX_RTC_Init();
 8005818:	f000 f83e 	bl	8005898 <MX_RTC_Init>
			  HAL_PWR_EnterSTANDBYMode();
 800581c:	f7fc fa80 	bl	8001d20 <HAL_PWR_EnterSTANDBYMode>
 8005820:	e777      	b.n	8005712 <main+0xda>
 8005822:	bf00      	nop
 8005824:	f3af 8000 	nop.w
 8005828:	aa5a55a5 	.word	0xaa5a55a5
 800582c:	aa5a55a5 	.word	0xaa5a55a5
 8005830:	08006a2a 	.word	0x08006a2a
 8005834:	2000461c 	.word	0x2000461c
 8005838:	08006a31 	.word	0x08006a31
 800583c:	08006a4c 	.word	0x08006a4c
 8005840:	08006a74 	.word	0x08006a74
 8005844:	08006a9c 	.word	0x08006a9c
 8005848:	08006aad 	.word	0x08006aad
 800584c:	20004574 	.word	0x20004574
 8005850:	20000270 	.word	0x20000270
 8005854:	200002b4 	.word	0x200002b4
 8005858:	08006ab5 	.word	0x08006ab5
 800585c:	2000470c 	.word	0x2000470c
 8005860:	20000048 	.word	0x20000048
 8005864:	0800a000 	.word	0x0800a000
 8005868:	200044fc 	.word	0x200044fc
 800586c:	2000454a 	.word	0x2000454a
 8005870:	0807f800 	.word	0x0807f800
 8005874:	200002a8 	.word	0x200002a8
 8005878:	0807ffff 	.word	0x0807ffff
 800587c:	200002b0 	.word	0x200002b0
 8005880:	200002a4 	.word	0x200002a4
 8005884:	08009800 	.word	0x08009800

08005888 <HAL_RTC_AlarmAEventCallback>:

/* USER CODE BEGIN 4 */
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
	//toggle a variable to notify we can exit low power mode and execute the routine
toggle=1;
 8005888:	4b01      	ldr	r3, [pc, #4]	; (8005890 <HAL_RTC_AlarmAEventCallback+0x8>)
 800588a:	2201      	movs	r2, #1
 800588c:	701a      	strb	r2, [r3, #0]
 800588e:	4770      	bx	lr
 8005890:	200002b4 	.word	0x200002b4

08005894 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005894:	4770      	bx	lr
	...

08005898 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8005898:	b510      	push	{r4, lr}
 800589a:	b090      	sub	sp, #64	; 0x40
  RTC_TimeTypeDef sTime = {0};
  RTC_DateTypeDef sDate = {0};
 800589c:	2400      	movs	r4, #0
  RTC_TimeTypeDef sTime = {0};
 800589e:	2214      	movs	r2, #20
 80058a0:	2100      	movs	r1, #0
 80058a2:	a801      	add	r0, sp, #4
 80058a4:	f000 fb32 	bl	8005f0c <memset>
  RTC_AlarmTypeDef sAlarm = {0};
 80058a8:	2228      	movs	r2, #40	; 0x28
 80058aa:	4621      	mov	r1, r4
 80058ac:	a806      	add	r0, sp, #24
  RTC_DateTypeDef sDate = {0};
 80058ae:	9400      	str	r4, [sp, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 80058b0:	f000 fb2c 	bl	8005f0c <memset>

  /**Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 80058b4:	482b      	ldr	r0, [pc, #172]	; (8005964 <MX_RTC_Init+0xcc>)
 80058b6:	4b2c      	ldr	r3, [pc, #176]	; (8005968 <MX_RTC_Init+0xd0>)
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  hrtc.Init.AsynchPrediv = 127;
  hrtc.Init.SynchPrediv = 255;
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80058b8:	6104      	str	r4, [r0, #16]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80058ba:	e880 0018 	stmia.w	r0, {r3, r4}
  hrtc.Init.AsynchPrediv = 127;
 80058be:	237f      	movs	r3, #127	; 0x7f
 80058c0:	6083      	str	r3, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 80058c2:	23ff      	movs	r3, #255	; 0xff
 80058c4:	60c3      	str	r3, [r0, #12]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_POS1;
 80058c6:	2302      	movs	r3, #2
 80058c8:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80058ca:	6184      	str	r4, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80058cc:	61c4      	str	r4, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80058ce:	f7fd f939 	bl	8002b44 <HAL_RTC_Init>
 80058d2:	b108      	cbz	r0, 80058d8 <MX_RTC_Init+0x40>
  {
    Error_Handler();
 80058d4:	f7ff ffde 	bl	8005894 <Error_Handler>
  sTime.Hours = 0x0;
  sTime.Minutes = 0x0;
  sTime.Seconds = 0x0;
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80058d8:	2201      	movs	r2, #1
 80058da:	a901      	add	r1, sp, #4
 80058dc:	4821      	ldr	r0, [pc, #132]	; (8005964 <MX_RTC_Init+0xcc>)
  sTime.Hours = 0x0;
 80058de:	f88d 4004 	strb.w	r4, [sp, #4]
  sTime.Minutes = 0x0;
 80058e2:	f88d 4005 	strb.w	r4, [sp, #5]
  sTime.Seconds = 0x0;
 80058e6:	f88d 4006 	strb.w	r4, [sp, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80058ea:	9404      	str	r4, [sp, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80058ec:	9405      	str	r4, [sp, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80058ee:	f7fd f9f2 	bl	8002cd6 <HAL_RTC_SetTime>
 80058f2:	b108      	cbz	r0, 80058f8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 80058f4:	f7ff ffce 	bl	8005894 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80058f8:	2201      	movs	r2, #1
  sDate.Month = RTC_MONTH_JANUARY;
  sDate.Date = 0x1;
  sDate.Year = 0x0;
 80058fa:	2400      	movs	r4, #0

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80058fc:	4669      	mov	r1, sp
 80058fe:	4819      	ldr	r0, [pc, #100]	; (8005964 <MX_RTC_Init+0xcc>)
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8005900:	f88d 2000 	strb.w	r2, [sp]
  sDate.Month = RTC_MONTH_JANUARY;
 8005904:	f88d 2001 	strb.w	r2, [sp, #1]
  sDate.Date = 0x1;
 8005908:	f88d 2002 	strb.w	r2, [sp, #2]
  sDate.Year = 0x0;
 800590c:	f88d 4003 	strb.w	r4, [sp, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8005910:	f7fd f978 	bl	8002c04 <HAL_RTC_SetDate>
 8005914:	b108      	cbz	r0, 800591a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8005916:	f7ff ffbd 	bl	8005894 <Error_Handler>
  }
  /**Enable the Alarm A 
  */
  sAlarm.AlarmTime.Hours = 0x0;
  sAlarm.AlarmTime.Minutes = 0x0;
  sAlarm.AlarmTime.Seconds = 0x3;
 800591a:	2303      	movs	r3, #3
 800591c:	f88d 301a 	strb.w	r3, [sp, #26]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
  sAlarm.AlarmDateWeekDay = 0x1;
 8005920:	2201      	movs	r2, #1
  sAlarm.Alarm = RTC_ALARM_A;
 8005922:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005926:	a906      	add	r1, sp, #24
 8005928:	480e      	ldr	r0, [pc, #56]	; (8005964 <MX_RTC_Init+0xcc>)
  sAlarm.AlarmTime.Hours = 0x0;
 800592a:	f88d 4018 	strb.w	r4, [sp, #24]
  sAlarm.AlarmTime.Minutes = 0x0;
 800592e:	f88d 4019 	strb.w	r4, [sp, #25]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8005932:	9407      	str	r4, [sp, #28]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8005934:	9409      	str	r4, [sp, #36]	; 0x24
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8005936:	940a      	str	r4, [sp, #40]	; 0x28
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8005938:	940b      	str	r4, [sp, #44]	; 0x2c
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800593a:	940c      	str	r4, [sp, #48]	; 0x30
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800593c:	940d      	str	r4, [sp, #52]	; 0x34
  sAlarm.AlarmDateWeekDay = 0x1;
 800593e:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
  sAlarm.Alarm = RTC_ALARM_A;
 8005942:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8005944:	f7fd fa44 	bl	8002dd0 <HAL_RTC_SetAlarm_IT>
 8005948:	b108      	cbz	r0, 800594e <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 800594a:	f7ff ffa3 	bl	8005894 <Error_Handler>
  }
  /**Enable Calibration 
  */
  if (HAL_RTCEx_SetCalibrationOutPut(&hrtc, RTC_CALIBOUTPUT_1HZ) != HAL_OK)
 800594e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8005952:	4804      	ldr	r0, [pc, #16]	; (8005964 <MX_RTC_Init+0xcc>)
 8005954:	f7fd fb45 	bl	8002fe2 <HAL_RTCEx_SetCalibrationOutPut>
 8005958:	b108      	cbz	r0, 800595e <MX_RTC_Init+0xc6>
  {
    Error_Handler();
 800595a:	f7ff ff9b 	bl	8005894 <Error_Handler>
  }

}
 800595e:	b010      	add	sp, #64	; 0x40
 8005960:	bd10      	pop	{r4, pc}
 8005962:	bf00      	nop
 8005964:	20004574 	.word	0x20004574
 8005968:	40002800 	.word	0x40002800

0800596c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 800596c:	b510      	push	{r4, lr}
 800596e:	4604      	mov	r4, r0
 8005970:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005972:	2214      	movs	r2, #20
 8005974:	2100      	movs	r1, #0
 8005976:	a801      	add	r0, sp, #4
 8005978:	f000 fac8 	bl	8005f0c <memset>
  if(rtcHandle->Instance==RTC)
 800597c:	6822      	ldr	r2, [r4, #0]
 800597e:	4b13      	ldr	r3, [pc, #76]	; (80059cc <HAL_RTC_MspInit+0x60>)
 8005980:	429a      	cmp	r2, r3
 8005982:	d120      	bne.n	80059c6 <HAL_RTC_MspInit+0x5a>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8005984:	f503 33f4 	add.w	r3, r3, #124928	; 0x1e800
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_RTC_50Hz;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005988:	a901      	add	r1, sp, #4
    __HAL_RCC_RTC_ENABLE();
 800598a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800598e:	4810      	ldr	r0, [pc, #64]	; (80059d0 <HAL_RTC_MspInit+0x64>)
    __HAL_RCC_RTC_ENABLE();
 8005990:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005994:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005998:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800599a:	f042 0202 	orr.w	r2, r2, #2
 800599e:	64da      	str	r2, [r3, #76]	; 0x4c
 80059a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80059a2:	f003 0302 	and.w	r3, r3, #2
 80059a6:	9300      	str	r3, [sp, #0]
 80059a8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80059aa:	2304      	movs	r3, #4
 80059ac:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80059ae:	2302      	movs	r3, #2
 80059b0:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80059b2:	f7fb fcdf 	bl	8001374 <HAL_GPIO_Init>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80059b6:	2200      	movs	r2, #0
 80059b8:	2029      	movs	r0, #41	; 0x29
 80059ba:	4611      	mov	r1, r2
 80059bc:	f7fb fa4a 	bl	8000e54 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80059c0:	2029      	movs	r0, #41	; 0x29
 80059c2:	f7fb fa7b 	bl	8000ebc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80059c6:	b006      	add	sp, #24
 80059c8:	bd10      	pop	{r4, pc}
 80059ca:	bf00      	nop
 80059cc:	40002800 	.word	0x40002800
 80059d0:	48000400 	.word	0x48000400

080059d4 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 80059d4:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 80059d6:	4c06      	ldr	r4, [pc, #24]	; (80059f0 <SD_CheckStatus.isra.0+0x1c>)
 80059d8:	2301      	movs	r3, #1
 80059da:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 80059dc:	f7fe fe50 	bl	8004680 <BSP_SD_GetCardState>
 80059e0:	4623      	mov	r3, r4
 80059e2:	b918      	cbnz	r0, 80059ec <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 80059e4:	7822      	ldrb	r2, [r4, #0]
 80059e6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80059ea:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 80059ec:	7818      	ldrb	r0, [r3, #0]
}
 80059ee:	bd10      	pop	{r4, pc}
 80059f0:	2000004c 	.word	0x2000004c

080059f4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 80059f4:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 80059f6:	4c05      	ldr	r4, [pc, #20]	; (8005a0c <SD_initialize+0x18>)
 80059f8:	2301      	movs	r3, #1
 80059fa:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 80059fc:	f7fe fe0e 	bl	800461c <BSP_SD_Init>
 8005a00:	b910      	cbnz	r0, 8005a08 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 8005a02:	f7ff ffe7 	bl	80059d4 <SD_CheckStatus.isra.0>
 8005a06:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8005a08:	7820      	ldrb	r0, [r4, #0]
}
 8005a0a:	bd10      	pop	{r4, pc}
 8005a0c:	2000004c 	.word	0x2000004c

08005a10 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8005a10:	f7ff bfe0 	b.w	80059d4 <SD_CheckStatus.isra.0>

08005a14 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8005a14:	b508      	push	{r3, lr}
 8005a16:	4608      	mov	r0, r1
 8005a18:	4611      	mov	r1, r2
 8005a1a:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8005a1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a20:	f7fe fe0e 	bl	8004640 <BSP_SD_ReadBlocks>
 8005a24:	b920      	cbnz	r0, 8005a30 <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8005a26:	f7fe fe2b 	bl	8004680 <BSP_SD_GetCardState>
 8005a2a:	2800      	cmp	r0, #0
 8005a2c:	d1fb      	bne.n	8005a26 <SD_read+0x12>
 8005a2e:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005a30:	2001      	movs	r0, #1
}
 8005a32:	bd08      	pop	{r3, pc}

08005a34 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8005a34:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005a36:	4b12      	ldr	r3, [pc, #72]	; (8005a80 <SD_ioctl+0x4c>)
 8005a38:	781b      	ldrb	r3, [r3, #0]
 8005a3a:	07db      	lsls	r3, r3, #31
{
 8005a3c:	b088      	sub	sp, #32
 8005a3e:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005a40:	d41b      	bmi.n	8005a7a <SD_ioctl+0x46>

  switch (cmd)
 8005a42:	2903      	cmp	r1, #3
 8005a44:	d803      	bhi.n	8005a4e <SD_ioctl+0x1a>
 8005a46:	e8df f001 	tbb	[pc, r1]
 8005a4a:	0510      	.short	0x0510
 8005a4c:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8005a4e:	2004      	movs	r0, #4
  }

  return res;
}
 8005a50:	b008      	add	sp, #32
 8005a52:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8005a54:	4668      	mov	r0, sp
 8005a56:	f7fe fe1d 	bl	8004694 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8005a5a:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005a5c:	6023      	str	r3, [r4, #0]
 8005a5e:	e004      	b.n	8005a6a <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8005a60:	4668      	mov	r0, sp
 8005a62:	f7fe fe17 	bl	8004694 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8005a66:	9b07      	ldr	r3, [sp, #28]
 8005a68:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8005a6a:	2000      	movs	r0, #0
 8005a6c:	e7f0      	b.n	8005a50 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8005a6e:	4668      	mov	r0, sp
 8005a70:	f7fe fe10 	bl	8004694 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8005a74:	9b07      	ldr	r3, [sp, #28]
 8005a76:	0a5b      	lsrs	r3, r3, #9
 8005a78:	e7f0      	b.n	8005a5c <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8005a7a:	2003      	movs	r0, #3
 8005a7c:	e7e8      	b.n	8005a50 <SD_ioctl+0x1c>
 8005a7e:	bf00      	nop
 8005a80:	2000004c 	.word	0x2000004c

08005a84 <SD_write>:
{
 8005a84:	b508      	push	{r3, lr}
 8005a86:	4608      	mov	r0, r1
 8005a88:	4611      	mov	r1, r2
 8005a8a:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8005a8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005a90:	f7fe fde6 	bl	8004660 <BSP_SD_WriteBlocks>
 8005a94:	b920      	cbnz	r0, 8005aa0 <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8005a96:	f7fe fdf3 	bl	8004680 <BSP_SD_GetCardState>
 8005a9a:	2800      	cmp	r0, #0
 8005a9c:	d1fb      	bne.n	8005a96 <SD_write+0x12>
 8005a9e:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8005aa0:	2001      	movs	r0, #1
}
 8005aa2:	bd08      	pop	{r3, pc}

08005aa4 <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 8005aa4:	4b05      	ldr	r3, [pc, #20]	; (8005abc <MX_SDMMC1_SD_Init+0x18>)
 8005aa6:	4a06      	ldr	r2, [pc, #24]	; (8005ac0 <MX_SDMMC1_SD_Init+0x1c>)
 8005aa8:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8005aaa:	2200      	movs	r2, #0
 8005aac:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8005aae:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8005ab0:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8005ab2:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8005ab4:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8005ab6:	619a      	str	r2, [r3, #24]
 8005ab8:	4770      	bx	lr
 8005aba:	bf00      	nop
 8005abc:	20004598 	.word	0x20004598
 8005ac0:	40012800 	.word	0x40012800

08005ac4 <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8005ac4:	b570      	push	{r4, r5, r6, lr}
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005aca:	2214      	movs	r2, #20
 8005acc:	2100      	movs	r1, #0
 8005ace:	a803      	add	r0, sp, #12
 8005ad0:	f000 fa1c 	bl	8005f0c <memset>
  if(sdHandle->Instance==SDMMC1)
 8005ad4:	6822      	ldr	r2, [r4, #0]
 8005ad6:	4b1e      	ldr	r3, [pc, #120]	; (8005b50 <HAL_SD_MspInit+0x8c>)
 8005ad8:	429a      	cmp	r2, r3
 8005ada:	d136      	bne.n	8005b4a <HAL_SD_MspInit+0x86>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005adc:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005ae0:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005ae2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005ae4:	481b      	ldr	r0, [pc, #108]	; (8005b54 <HAL_SD_MspInit+0x90>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8005ae6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005aea:	661a      	str	r2, [r3, #96]	; 0x60
 8005aec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005aee:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8005af2:	9200      	str	r2, [sp, #0]
 8005af4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005af6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005af8:	f042 0204 	orr.w	r2, r2, #4
 8005afc:	64da      	str	r2, [r3, #76]	; 0x4c
 8005afe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b00:	f002 0204 	and.w	r2, r2, #4
 8005b04:	9201      	str	r2, [sp, #4]
 8005b06:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005b08:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005b0a:	f042 0208 	orr.w	r2, r2, #8
 8005b0e:	64da      	str	r2, [r3, #76]	; 0x4c
 8005b10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005b12:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8005b14:	f003 0308 	and.w	r3, r3, #8
 8005b18:	9302      	str	r3, [sp, #8]
 8005b1a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b1c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8005b1e:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b22:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b24:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8005b28:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b2a:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b2c:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005b2e:	f7fb fc21 	bl	8001374 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8005b32:	2304      	movs	r3, #4
 8005b34:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b36:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b3a:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b3c:	4806      	ldr	r0, [pc, #24]	; (8005b58 <HAL_SD_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005b3e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b40:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005b42:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8005b44:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8005b46:	f7fb fc15 	bl	8001374 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8005b4a:	b008      	add	sp, #32
 8005b4c:	bd70      	pop	{r4, r5, r6, pc}
 8005b4e:	bf00      	nop
 8005b50:	40012800 	.word	0x40012800
 8005b54:	48000800 	.word	0x48000800
 8005b58:	48000c00 	.word	0x48000c00

08005b5c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b5c:	4b0a      	ldr	r3, [pc, #40]	; (8005b88 <HAL_MspInit+0x2c>)
 8005b5e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005b60:	f042 0201 	orr.w	r2, r2, #1
 8005b64:	661a      	str	r2, [r3, #96]	; 0x60
 8005b66:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8005b68:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005b6a:	f002 0201 	and.w	r2, r2, #1
 8005b6e:	9200      	str	r2, [sp, #0]
 8005b70:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005b72:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005b74:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005b78:	659a      	str	r2, [r3, #88]	; 0x58
 8005b7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b80:	9301      	str	r3, [sp, #4]
 8005b82:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005b84:	b002      	add	sp, #8
 8005b86:	4770      	bx	lr
 8005b88:	40021000 	.word	0x40021000

08005b8c <NMI_Handler>:
 8005b8c:	4770      	bx	lr

08005b8e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8005b8e:	e7fe      	b.n	8005b8e <HardFault_Handler>

08005b90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8005b90:	e7fe      	b.n	8005b90 <MemManage_Handler>

08005b92 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8005b92:	e7fe      	b.n	8005b92 <BusFault_Handler>

08005b94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8005b94:	e7fe      	b.n	8005b94 <UsageFault_Handler>

08005b96 <SVC_Handler>:
 8005b96:	4770      	bx	lr

08005b98 <DebugMon_Handler>:
 8005b98:	4770      	bx	lr

08005b9a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8005b9a:	4770      	bx	lr

08005b9c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8005b9c:	f7fa bd26 	b.w	80005ec <HAL_IncTick>

08005ba0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8005ba0:	4801      	ldr	r0, [pc, #4]	; (8005ba8 <DMA1_Channel1_IRQHandler+0x8>)
 8005ba2:	f7fb ba0f 	b.w	8000fc4 <HAL_DMA_IRQHandler>
 8005ba6:	bf00      	nop
 8005ba8:	2000032c 	.word	0x2000032c

08005bac <RTC_Alarm_IRQHandler>:
void RTC_Alarm_IRQHandler(void)
{
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8005bac:	4801      	ldr	r0, [pc, #4]	; (8005bb4 <RTC_Alarm_IRQHandler+0x8>)
 8005bae:	f7fc bf6d 	b.w	8002a8c <HAL_RTC_AlarmIRQHandler>
 8005bb2:	bf00      	nop
 8005bb4:	20004574 	.word	0x20004574

08005bb8 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8005bb8:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8005bba:	4b0a      	ldr	r3, [pc, #40]	; (8005be4 <_sbrk+0x2c>)
 8005bbc:	6819      	ldr	r1, [r3, #0]
{
 8005bbe:	4602      	mov	r2, r0
	if (heap_end == 0)
 8005bc0:	b909      	cbnz	r1, 8005bc6 <_sbrk+0xe>
		heap_end = &end;
 8005bc2:	4909      	ldr	r1, [pc, #36]	; (8005be8 <_sbrk+0x30>)
 8005bc4:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8005bc6:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8005bc8:	4669      	mov	r1, sp
 8005bca:	4402      	add	r2, r0
 8005bcc:	428a      	cmp	r2, r1
 8005bce:	d906      	bls.n	8005bde <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8005bd0:	f000 f958 	bl	8005e84 <__errno>
 8005bd4:	230c      	movs	r3, #12
 8005bd6:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8005bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bdc:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8005bde:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8005be0:	bd08      	pop	{r3, pc}
 8005be2:	bf00      	nop
 8005be4:	200002b8 	.word	0x200002b8
 8005be8:	20004788 	.word	0x20004788

08005bec <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005bec:	490f      	ldr	r1, [pc, #60]	; (8005c2c <SystemInit+0x40>)
 8005bee:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8005bf2:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005bf6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8005bfa:	4b0d      	ldr	r3, [pc, #52]	; (8005c30 <SystemInit+0x44>)
 8005bfc:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8005bfe:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8005c00:	f042 0201 	orr.w	r2, r2, #1
 8005c04:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8005c06:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8005c08:	681a      	ldr	r2, [r3, #0]
 8005c0a:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8005c0e:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8005c12:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8005c14:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005c18:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005c20:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8005c22:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005c24:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005c28:	608b      	str	r3, [r1, #8]
 8005c2a:	4770      	bx	lr
 8005c2c:	e000ed00 	.word	0xe000ed00
 8005c30:	40021000 	.word	0x40021000

08005c34 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef huart2;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8005c34:	b508      	push	{r3, lr}

  hlpuart1.Instance = LPUART1;
 8005c36:	480b      	ldr	r0, [pc, #44]	; (8005c64 <MX_LPUART1_UART_Init+0x30>)
  hlpuart1.Init.BaudRate = 38400;
 8005c38:	4b0b      	ldr	r3, [pc, #44]	; (8005c68 <MX_LPUART1_UART_Init+0x34>)
 8005c3a:	f44f 4e16 	mov.w	lr, #38400	; 0x9600
 8005c3e:	e880 4008 	stmia.w	r0, {r3, lr}
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
  hlpuart1.Init.Parity = UART_PARITY_NONE;
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005c42:	220c      	movs	r2, #12
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c44:	2300      	movs	r3, #0
 8005c46:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005c48:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8005c4a:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005c4c:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c4e:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c50:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c52:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005c54:	f7fe f8e9 	bl	8003e2a <HAL_UART_Init>
 8005c58:	b118      	cbz	r0, 8005c62 <MX_LPUART1_UART_Init+0x2e>
  {
    Error_Handler();
  }

}
 8005c5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005c5e:	f7ff be19 	b.w	8005894 <Error_Handler>
 8005c62:	bd08      	pop	{r3, pc}
 8005c64:	2000461c 	.word	0x2000461c
 8005c68:	40008000 	.word	0x40008000

08005c6c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005c6c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8005c6e:	480c      	ldr	r0, [pc, #48]	; (8005ca0 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 9600;
 8005c70:	4b0c      	ldr	r3, [pc, #48]	; (8005ca4 <MX_USART1_UART_Init+0x38>)
 8005c72:	f44f 5e16 	mov.w	lr, #9600	; 0x2580
 8005c76:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005c7a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8005c80:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8005c82:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8005c84:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005c86:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8005c88:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005c8a:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005c8c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8005c8e:	f7fe f8cc 	bl	8003e2a <HAL_UART_Init>
 8005c92:	b118      	cbz	r0, 8005c9c <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8005c94:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005c98:	f7ff bdfc 	b.w	8005894 <Error_Handler>
 8005c9c:	bd08      	pop	{r3, pc}
 8005c9e:	bf00      	nop
 8005ca0:	20004694 	.word	0x20004694
 8005ca4:	40013800 	.word	0x40013800

08005ca8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8005ca8:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8005caa:	480c      	ldr	r0, [pc, #48]	; (8005cdc <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;//115200
 8005cac:	4b0c      	ldr	r3, [pc, #48]	; (8005ce0 <MX_USART2_UART_Init+0x38>)
 8005cae:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8005cb2:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005cb6:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8005cb8:	2300      	movs	r3, #0
 8005cba:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8005cbc:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8005cbe:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8005cc0:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005cc2:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8005cc4:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8005cc6:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005cc8:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8005cca:	f7fe f8ae 	bl	8003e2a <HAL_UART_Init>
 8005cce:	b118      	cbz	r0, 8005cd8 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8005cd0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8005cd4:	f7ff bdde 	b.w	8005894 <Error_Handler>
 8005cd8:	bd08      	pop	{r3, pc}
 8005cda:	bf00      	nop
 8005cdc:	2000470c 	.word	0x2000470c
 8005ce0:	40004400 	.word	0x40004400

08005ce4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8005ce4:	b510      	push	{r4, lr}
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	b08c      	sub	sp, #48	; 0x30

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005cea:	2214      	movs	r2, #20
 8005cec:	2100      	movs	r1, #0
 8005cee:	a807      	add	r0, sp, #28
 8005cf0:	f000 f90c 	bl	8005f0c <memset>
  if(uartHandle->Instance==LPUART1)
 8005cf4:	6823      	ldr	r3, [r4, #0]
 8005cf6:	4a2f      	ldr	r2, [pc, #188]	; (8005db4 <HAL_UART_MspInit+0xd0>)
 8005cf8:	4293      	cmp	r3, r2
 8005cfa:	d11f      	bne.n	8005d3c <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005cfc:	4b2e      	ldr	r3, [pc, #184]	; (8005db8 <HAL_UART_MspInit+0xd4>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005cfe:	482f      	ldr	r0, [pc, #188]	; (8005dbc <HAL_UART_MspInit+0xd8>)
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005d00:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d02:	f042 0201 	orr.w	r2, r2, #1
 8005d06:	65da      	str	r2, [r3, #92]	; 0x5c
 8005d08:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005d0a:	f002 0201 	and.w	r2, r2, #1
 8005d0e:	9201      	str	r2, [sp, #4]
 8005d10:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005d12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d14:	f042 0204 	orr.w	r2, r2, #4
 8005d18:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d1c:	f003 0304 	and.w	r3, r3, #4
 8005d20:	9302      	str	r3, [sp, #8]
 8005d22:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8005d24:	2303      	movs	r3, #3
 8005d26:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d28:	2202      	movs	r2, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d2a:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005d2c:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d2e:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8005d30:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005d32:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d34:	f7fb fb1e 	bl	8001374 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8005d38:	b00c      	add	sp, #48	; 0x30
 8005d3a:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART1)
 8005d3c:	4a20      	ldr	r2, [pc, #128]	; (8005dc0 <HAL_UART_MspInit+0xdc>)
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d11f      	bne.n	8005d82 <HAL_UART_MspInit+0x9e>
    __HAL_RCC_USART1_CLK_ENABLE();
 8005d42:	4b1d      	ldr	r3, [pc, #116]	; (8005db8 <HAL_UART_MspInit+0xd4>)
 8005d44:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d46:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d4a:	661a      	str	r2, [r3, #96]	; 0x60
 8005d4c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005d4e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8005d52:	9203      	str	r2, [sp, #12]
 8005d54:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d58:	f042 0201 	orr.w	r2, r2, #1
 8005d5c:	64da      	str	r2, [r3, #76]	; 0x4c
 8005d5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d60:	f003 0301 	and.w	r3, r3, #1
 8005d64:	9304      	str	r3, [sp, #16]
 8005d66:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8005d68:	f44f 63c0 	mov.w	r3, #1536	; 0x600
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005d6c:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005d6e:	2302      	movs	r3, #2
 8005d70:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005d72:	2303      	movs	r3, #3
 8005d74:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8005d76:	2307      	movs	r3, #7
 8005d78:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005d7a:	a907      	add	r1, sp, #28
 8005d7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005d80:	e7d8      	b.n	8005d34 <HAL_UART_MspInit+0x50>
  else if(uartHandle->Instance==USART2)
 8005d82:	4a10      	ldr	r2, [pc, #64]	; (8005dc4 <HAL_UART_MspInit+0xe0>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d1d7      	bne.n	8005d38 <HAL_UART_MspInit+0x54>
    __HAL_RCC_USART2_CLK_ENABLE();
 8005d88:	4b0b      	ldr	r3, [pc, #44]	; (8005db8 <HAL_UART_MspInit+0xd4>)
 8005d8a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d8c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005d90:	659a      	str	r2, [r3, #88]	; 0x58
 8005d92:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8005d94:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8005d98:	9205      	str	r2, [sp, #20]
 8005d9a:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d9c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d9e:	f042 0201 	orr.w	r2, r2, #1
 8005da2:	64da      	str	r2, [r3, #76]	; 0x4c
 8005da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005da6:	f003 0301 	and.w	r3, r3, #1
 8005daa:	9306      	str	r3, [sp, #24]
 8005dac:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8005dae:	230c      	movs	r3, #12
 8005db0:	e7dc      	b.n	8005d6c <HAL_UART_MspInit+0x88>
 8005db2:	bf00      	nop
 8005db4:	40008000 	.word	0x40008000
 8005db8:	40021000 	.word	0x40021000
 8005dbc:	48000800 	.word	0x48000800
 8005dc0:	40013800 	.word	0x40013800
 8005dc4:	40004400 	.word	0x40004400

08005dc8 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{

  if(uartHandle->Instance==LPUART1)
 8005dc8:	6803      	ldr	r3, [r0, #0]
 8005dca:	4a13      	ldr	r2, [pc, #76]	; (8005e18 <HAL_UART_MspDeInit+0x50>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d109      	bne.n	8005de4 <HAL_UART_MspDeInit+0x1c>
  {
  /* USER CODE BEGIN LPUART1_MspDeInit 0 */

  /* USER CODE END LPUART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8005dd0:	f502 32c8 	add.w	r2, r2, #102400	; 0x19000
  
    /**LPUART1 GPIO Configuration    
    PC0     ------> LPUART1_RX
    PC1     ------> LPUART1_TX 
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 8005dd4:	4811      	ldr	r0, [pc, #68]	; (8005e1c <HAL_UART_MspDeInit+0x54>)
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8005dd6:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 8005dd8:	f023 0301 	bic.w	r3, r3, #1
 8005ddc:	65d3      	str	r3, [r2, #92]	; 0x5c
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 8005dde:	2103      	movs	r1, #3
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8005de0:	f7fb bba4 	b.w	800152c <HAL_GPIO_DeInit>
  else if(uartHandle->Instance==USART1)
 8005de4:	4a0e      	ldr	r2, [pc, #56]	; (8005e20 <HAL_UART_MspDeInit+0x58>)
 8005de6:	4293      	cmp	r3, r2
 8005de8:	d10a      	bne.n	8005e00 <HAL_UART_MspDeInit+0x38>
    __HAL_RCC_USART1_CLK_DISABLE();
 8005dea:	f502 4258 	add.w	r2, r2, #55296	; 0xd800
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 8005dee:	f44f 61c0 	mov.w	r1, #1536	; 0x600
    __HAL_RCC_USART1_CLK_DISABLE();
 8005df2:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8005df4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005df8:	6613      	str	r3, [r2, #96]	; 0x60
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8005dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005dfe:	e7ef      	b.n	8005de0 <HAL_UART_MspDeInit+0x18>
  else if(uartHandle->Instance==USART2)
 8005e00:	4a08      	ldr	r2, [pc, #32]	; (8005e24 <HAL_UART_MspDeInit+0x5c>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d107      	bne.n	8005e16 <HAL_UART_MspDeInit+0x4e>
    __HAL_RCC_USART2_CLK_DISABLE();
 8005e06:	f502 32e6 	add.w	r2, r2, #117760	; 0x1cc00
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 8005e0a:	210c      	movs	r1, #12
    __HAL_RCC_USART2_CLK_DISABLE();
 8005e0c:	6d93      	ldr	r3, [r2, #88]	; 0x58
 8005e0e:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8005e12:	6593      	str	r3, [r2, #88]	; 0x58
 8005e14:	e7f1      	b.n	8005dfa <HAL_UART_MspDeInit+0x32>
 8005e16:	4770      	bx	lr
 8005e18:	40008000 	.word	0x40008000
 8005e1c:	48000800 	.word	0x48000800
 8005e20:	40013800 	.word	0x40013800
 8005e24:	40004400 	.word	0x40004400

08005e28 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005e60 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8005e2c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8005e2e:	e003      	b.n	8005e38 <LoopCopyDataInit>

08005e30 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005e30:	4b0c      	ldr	r3, [pc, #48]	; (8005e64 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005e32:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005e34:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005e36:	3104      	adds	r1, #4

08005e38 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005e38:	480b      	ldr	r0, [pc, #44]	; (8005e68 <LoopForever+0xa>)
	ldr	r3, =_edata
 8005e3a:	4b0c      	ldr	r3, [pc, #48]	; (8005e6c <LoopForever+0xe>)
	adds	r2, r0, r1
 8005e3c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005e3e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005e40:	d3f6      	bcc.n	8005e30 <CopyDataInit>
	ldr	r2, =_sbss
 8005e42:	4a0b      	ldr	r2, [pc, #44]	; (8005e70 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005e44:	e002      	b.n	8005e4c <LoopFillZerobss>

08005e46 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005e46:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005e48:	f842 3b04 	str.w	r3, [r2], #4

08005e4c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005e4c:	4b09      	ldr	r3, [pc, #36]	; (8005e74 <LoopForever+0x16>)
	cmp	r2, r3
 8005e4e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005e50:	d3f9      	bcc.n	8005e46 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005e52:	f7ff fecb 	bl	8005bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005e56:	f000 f81b 	bl	8005e90 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005e5a:	f7ff fbed 	bl	8005638 <main>

08005e5e <LoopForever>:

LoopForever:
    b LoopForever
 8005e5e:	e7fe      	b.n	8005e5e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005e60:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005e64:	08006c94 	.word	0x08006c94
	ldr	r0, =_sdata
 8005e68:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8005e6c:	20000224 	.word	0x20000224
	ldr	r2, =_sbss
 8005e70:	20000228 	.word	0x20000228
	ldr	r3, = _ebss
 8005e74:	20004788 	.word	0x20004788

08005e78 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005e78:	e7fe      	b.n	8005e78 <ADC1_2_IRQHandler>

08005e7a <atoi>:
 8005e7a:	220a      	movs	r2, #10
 8005e7c:	2100      	movs	r1, #0
 8005e7e:	f000 b929 	b.w	80060d4 <strtol>
	...

08005e84 <__errno>:
 8005e84:	4b01      	ldr	r3, [pc, #4]	; (8005e8c <__errno+0x8>)
 8005e86:	6818      	ldr	r0, [r3, #0]
 8005e88:	4770      	bx	lr
 8005e8a:	bf00      	nop
 8005e8c:	20000054 	.word	0x20000054

08005e90 <__libc_init_array>:
 8005e90:	b570      	push	{r4, r5, r6, lr}
 8005e92:	4e0d      	ldr	r6, [pc, #52]	; (8005ec8 <__libc_init_array+0x38>)
 8005e94:	4c0d      	ldr	r4, [pc, #52]	; (8005ecc <__libc_init_array+0x3c>)
 8005e96:	1ba4      	subs	r4, r4, r6
 8005e98:	10a4      	asrs	r4, r4, #2
 8005e9a:	2500      	movs	r5, #0
 8005e9c:	42a5      	cmp	r5, r4
 8005e9e:	d109      	bne.n	8005eb4 <__libc_init_array+0x24>
 8005ea0:	4e0b      	ldr	r6, [pc, #44]	; (8005ed0 <__libc_init_array+0x40>)
 8005ea2:	4c0c      	ldr	r4, [pc, #48]	; (8005ed4 <__libc_init_array+0x44>)
 8005ea4:	f000 fd86 	bl	80069b4 <_init>
 8005ea8:	1ba4      	subs	r4, r4, r6
 8005eaa:	10a4      	asrs	r4, r4, #2
 8005eac:	2500      	movs	r5, #0
 8005eae:	42a5      	cmp	r5, r4
 8005eb0:	d105      	bne.n	8005ebe <__libc_init_array+0x2e>
 8005eb2:	bd70      	pop	{r4, r5, r6, pc}
 8005eb4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005eb8:	4798      	blx	r3
 8005eba:	3501      	adds	r5, #1
 8005ebc:	e7ee      	b.n	8005e9c <__libc_init_array+0xc>
 8005ebe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005ec2:	4798      	blx	r3
 8005ec4:	3501      	adds	r5, #1
 8005ec6:	e7f2      	b.n	8005eae <__libc_init_array+0x1e>
 8005ec8:	08006c8c 	.word	0x08006c8c
 8005ecc:	08006c8c 	.word	0x08006c8c
 8005ed0:	08006c8c 	.word	0x08006c8c
 8005ed4:	08006c90 	.word	0x08006c90

08005ed8 <__itoa>:
 8005ed8:	1e93      	subs	r3, r2, #2
 8005eda:	2b22      	cmp	r3, #34	; 0x22
 8005edc:	b510      	push	{r4, lr}
 8005ede:	460c      	mov	r4, r1
 8005ee0:	d904      	bls.n	8005eec <__itoa+0x14>
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	700b      	strb	r3, [r1, #0]
 8005ee6:	461c      	mov	r4, r3
 8005ee8:	4620      	mov	r0, r4
 8005eea:	bd10      	pop	{r4, pc}
 8005eec:	2a0a      	cmp	r2, #10
 8005eee:	d109      	bne.n	8005f04 <__itoa+0x2c>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	da07      	bge.n	8005f04 <__itoa+0x2c>
 8005ef4:	232d      	movs	r3, #45	; 0x2d
 8005ef6:	700b      	strb	r3, [r1, #0]
 8005ef8:	4240      	negs	r0, r0
 8005efa:	2101      	movs	r1, #1
 8005efc:	4421      	add	r1, r4
 8005efe:	f000 f8ff 	bl	8006100 <__utoa>
 8005f02:	e7f1      	b.n	8005ee8 <__itoa+0x10>
 8005f04:	2100      	movs	r1, #0
 8005f06:	e7f9      	b.n	8005efc <__itoa+0x24>

08005f08 <itoa>:
 8005f08:	f7ff bfe6 	b.w	8005ed8 <__itoa>

08005f0c <memset>:
 8005f0c:	4402      	add	r2, r0
 8005f0e:	4603      	mov	r3, r0
 8005f10:	4293      	cmp	r3, r2
 8005f12:	d100      	bne.n	8005f16 <memset+0xa>
 8005f14:	4770      	bx	lr
 8005f16:	f803 1b01 	strb.w	r1, [r3], #1
 8005f1a:	e7f9      	b.n	8005f10 <memset+0x4>

08005f1c <siprintf>:
 8005f1c:	b40e      	push	{r1, r2, r3}
 8005f1e:	b500      	push	{lr}
 8005f20:	b09c      	sub	sp, #112	; 0x70
 8005f22:	f44f 7102 	mov.w	r1, #520	; 0x208
 8005f26:	ab1d      	add	r3, sp, #116	; 0x74
 8005f28:	f8ad 1014 	strh.w	r1, [sp, #20]
 8005f2c:	9002      	str	r0, [sp, #8]
 8005f2e:	9006      	str	r0, [sp, #24]
 8005f30:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005f34:	480a      	ldr	r0, [pc, #40]	; (8005f60 <siprintf+0x44>)
 8005f36:	9104      	str	r1, [sp, #16]
 8005f38:	9107      	str	r1, [sp, #28]
 8005f3a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005f3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f42:	f8ad 1016 	strh.w	r1, [sp, #22]
 8005f46:	6800      	ldr	r0, [r0, #0]
 8005f48:	9301      	str	r3, [sp, #4]
 8005f4a:	a902      	add	r1, sp, #8
 8005f4c:	f000 f988 	bl	8006260 <_svfiprintf_r>
 8005f50:	9b02      	ldr	r3, [sp, #8]
 8005f52:	2200      	movs	r2, #0
 8005f54:	701a      	strb	r2, [r3, #0]
 8005f56:	b01c      	add	sp, #112	; 0x70
 8005f58:	f85d eb04 	ldr.w	lr, [sp], #4
 8005f5c:	b003      	add	sp, #12
 8005f5e:	4770      	bx	lr
 8005f60:	20000054 	.word	0x20000054

08005f64 <strcat>:
 8005f64:	b510      	push	{r4, lr}
 8005f66:	4602      	mov	r2, r0
 8005f68:	4613      	mov	r3, r2
 8005f6a:	3201      	adds	r2, #1
 8005f6c:	781c      	ldrb	r4, [r3, #0]
 8005f6e:	2c00      	cmp	r4, #0
 8005f70:	d1fa      	bne.n	8005f68 <strcat+0x4>
 8005f72:	3b01      	subs	r3, #1
 8005f74:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f78:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f7c:	2a00      	cmp	r2, #0
 8005f7e:	d1f9      	bne.n	8005f74 <strcat+0x10>
 8005f80:	bd10      	pop	{r4, pc}

08005f82 <strchr>:
 8005f82:	b2c9      	uxtb	r1, r1
 8005f84:	4603      	mov	r3, r0
 8005f86:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005f8a:	b11a      	cbz	r2, 8005f94 <strchr+0x12>
 8005f8c:	4291      	cmp	r1, r2
 8005f8e:	d1f9      	bne.n	8005f84 <strchr+0x2>
 8005f90:	4618      	mov	r0, r3
 8005f92:	4770      	bx	lr
 8005f94:	2900      	cmp	r1, #0
 8005f96:	bf0c      	ite	eq
 8005f98:	4618      	moveq	r0, r3
 8005f9a:	2000      	movne	r0, #0
 8005f9c:	4770      	bx	lr

08005f9e <strstr>:
 8005f9e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005fa0:	7803      	ldrb	r3, [r0, #0]
 8005fa2:	b133      	cbz	r3, 8005fb2 <strstr+0x14>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	1c5e      	adds	r6, r3, #1
 8005faa:	781b      	ldrb	r3, [r3, #0]
 8005fac:	b933      	cbnz	r3, 8005fbc <strstr+0x1e>
 8005fae:	4618      	mov	r0, r3
 8005fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fb2:	780b      	ldrb	r3, [r1, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	bf18      	it	ne
 8005fb8:	2000      	movne	r0, #0
 8005fba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fbc:	1e4d      	subs	r5, r1, #1
 8005fbe:	1e44      	subs	r4, r0, #1
 8005fc0:	f815 2f01 	ldrb.w	r2, [r5, #1]!
 8005fc4:	2a00      	cmp	r2, #0
 8005fc6:	d0f3      	beq.n	8005fb0 <strstr+0x12>
 8005fc8:	f814 7f01 	ldrb.w	r7, [r4, #1]!
 8005fcc:	4297      	cmp	r7, r2
 8005fce:	4633      	mov	r3, r6
 8005fd0:	d0f6      	beq.n	8005fc0 <strstr+0x22>
 8005fd2:	e7e8      	b.n	8005fa6 <strstr+0x8>

08005fd4 <_strtol_l.isra.0>:
 8005fd4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd8:	4680      	mov	r8, r0
 8005fda:	4689      	mov	r9, r1
 8005fdc:	4692      	mov	sl, r2
 8005fde:	461f      	mov	r7, r3
 8005fe0:	468b      	mov	fp, r1
 8005fe2:	465d      	mov	r5, fp
 8005fe4:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005fe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fea:	f000 f8c9 	bl	8006180 <__locale_ctype_ptr_l>
 8005fee:	4420      	add	r0, r4
 8005ff0:	7846      	ldrb	r6, [r0, #1]
 8005ff2:	f016 0608 	ands.w	r6, r6, #8
 8005ff6:	d10b      	bne.n	8006010 <_strtol_l.isra.0+0x3c>
 8005ff8:	2c2d      	cmp	r4, #45	; 0x2d
 8005ffa:	d10b      	bne.n	8006014 <_strtol_l.isra.0+0x40>
 8005ffc:	782c      	ldrb	r4, [r5, #0]
 8005ffe:	2601      	movs	r6, #1
 8006000:	f10b 0502 	add.w	r5, fp, #2
 8006004:	b167      	cbz	r7, 8006020 <_strtol_l.isra.0+0x4c>
 8006006:	2f10      	cmp	r7, #16
 8006008:	d114      	bne.n	8006034 <_strtol_l.isra.0+0x60>
 800600a:	2c30      	cmp	r4, #48	; 0x30
 800600c:	d00a      	beq.n	8006024 <_strtol_l.isra.0+0x50>
 800600e:	e011      	b.n	8006034 <_strtol_l.isra.0+0x60>
 8006010:	46ab      	mov	fp, r5
 8006012:	e7e6      	b.n	8005fe2 <_strtol_l.isra.0+0xe>
 8006014:	2c2b      	cmp	r4, #43	; 0x2b
 8006016:	bf04      	itt	eq
 8006018:	782c      	ldrbeq	r4, [r5, #0]
 800601a:	f10b 0502 	addeq.w	r5, fp, #2
 800601e:	e7f1      	b.n	8006004 <_strtol_l.isra.0+0x30>
 8006020:	2c30      	cmp	r4, #48	; 0x30
 8006022:	d127      	bne.n	8006074 <_strtol_l.isra.0+0xa0>
 8006024:	782b      	ldrb	r3, [r5, #0]
 8006026:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800602a:	2b58      	cmp	r3, #88	; 0x58
 800602c:	d14b      	bne.n	80060c6 <_strtol_l.isra.0+0xf2>
 800602e:	786c      	ldrb	r4, [r5, #1]
 8006030:	2710      	movs	r7, #16
 8006032:	3502      	adds	r5, #2
 8006034:	2e00      	cmp	r6, #0
 8006036:	bf0c      	ite	eq
 8006038:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800603c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8006040:	2200      	movs	r2, #0
 8006042:	fbb1 fef7 	udiv	lr, r1, r7
 8006046:	4610      	mov	r0, r2
 8006048:	fb07 1c1e 	mls	ip, r7, lr, r1
 800604c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8006050:	2b09      	cmp	r3, #9
 8006052:	d811      	bhi.n	8006078 <_strtol_l.isra.0+0xa4>
 8006054:	461c      	mov	r4, r3
 8006056:	42a7      	cmp	r7, r4
 8006058:	dd1d      	ble.n	8006096 <_strtol_l.isra.0+0xc2>
 800605a:	1c53      	adds	r3, r2, #1
 800605c:	d007      	beq.n	800606e <_strtol_l.isra.0+0x9a>
 800605e:	4586      	cmp	lr, r0
 8006060:	d316      	bcc.n	8006090 <_strtol_l.isra.0+0xbc>
 8006062:	d101      	bne.n	8006068 <_strtol_l.isra.0+0x94>
 8006064:	45a4      	cmp	ip, r4
 8006066:	db13      	blt.n	8006090 <_strtol_l.isra.0+0xbc>
 8006068:	fb00 4007 	mla	r0, r0, r7, r4
 800606c:	2201      	movs	r2, #1
 800606e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006072:	e7eb      	b.n	800604c <_strtol_l.isra.0+0x78>
 8006074:	270a      	movs	r7, #10
 8006076:	e7dd      	b.n	8006034 <_strtol_l.isra.0+0x60>
 8006078:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800607c:	2b19      	cmp	r3, #25
 800607e:	d801      	bhi.n	8006084 <_strtol_l.isra.0+0xb0>
 8006080:	3c37      	subs	r4, #55	; 0x37
 8006082:	e7e8      	b.n	8006056 <_strtol_l.isra.0+0x82>
 8006084:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8006088:	2b19      	cmp	r3, #25
 800608a:	d804      	bhi.n	8006096 <_strtol_l.isra.0+0xc2>
 800608c:	3c57      	subs	r4, #87	; 0x57
 800608e:	e7e2      	b.n	8006056 <_strtol_l.isra.0+0x82>
 8006090:	f04f 32ff 	mov.w	r2, #4294967295
 8006094:	e7eb      	b.n	800606e <_strtol_l.isra.0+0x9a>
 8006096:	1c53      	adds	r3, r2, #1
 8006098:	d108      	bne.n	80060ac <_strtol_l.isra.0+0xd8>
 800609a:	2322      	movs	r3, #34	; 0x22
 800609c:	f8c8 3000 	str.w	r3, [r8]
 80060a0:	4608      	mov	r0, r1
 80060a2:	f1ba 0f00 	cmp.w	sl, #0
 80060a6:	d107      	bne.n	80060b8 <_strtol_l.isra.0+0xe4>
 80060a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ac:	b106      	cbz	r6, 80060b0 <_strtol_l.isra.0+0xdc>
 80060ae:	4240      	negs	r0, r0
 80060b0:	f1ba 0f00 	cmp.w	sl, #0
 80060b4:	d00c      	beq.n	80060d0 <_strtol_l.isra.0+0xfc>
 80060b6:	b122      	cbz	r2, 80060c2 <_strtol_l.isra.0+0xee>
 80060b8:	3d01      	subs	r5, #1
 80060ba:	f8ca 5000 	str.w	r5, [sl]
 80060be:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060c2:	464d      	mov	r5, r9
 80060c4:	e7f9      	b.n	80060ba <_strtol_l.isra.0+0xe6>
 80060c6:	2430      	movs	r4, #48	; 0x30
 80060c8:	2f00      	cmp	r7, #0
 80060ca:	d1b3      	bne.n	8006034 <_strtol_l.isra.0+0x60>
 80060cc:	2708      	movs	r7, #8
 80060ce:	e7b1      	b.n	8006034 <_strtol_l.isra.0+0x60>
 80060d0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080060d4 <strtol>:
 80060d4:	4b08      	ldr	r3, [pc, #32]	; (80060f8 <strtol+0x24>)
 80060d6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060d8:	681c      	ldr	r4, [r3, #0]
 80060da:	4d08      	ldr	r5, [pc, #32]	; (80060fc <strtol+0x28>)
 80060dc:	6a23      	ldr	r3, [r4, #32]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	bf08      	it	eq
 80060e2:	462b      	moveq	r3, r5
 80060e4:	9300      	str	r3, [sp, #0]
 80060e6:	4613      	mov	r3, r2
 80060e8:	460a      	mov	r2, r1
 80060ea:	4601      	mov	r1, r0
 80060ec:	4620      	mov	r0, r4
 80060ee:	f7ff ff71 	bl	8005fd4 <_strtol_l.isra.0>
 80060f2:	b003      	add	sp, #12
 80060f4:	bd30      	pop	{r4, r5, pc}
 80060f6:	bf00      	nop
 80060f8:	20000054 	.word	0x20000054
 80060fc:	200000b8 	.word	0x200000b8

08006100 <__utoa>:
 8006100:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006102:	4c1e      	ldr	r4, [pc, #120]	; (800617c <__utoa+0x7c>)
 8006104:	b08b      	sub	sp, #44	; 0x2c
 8006106:	4603      	mov	r3, r0
 8006108:	460f      	mov	r7, r1
 800610a:	466d      	mov	r5, sp
 800610c:	f104 0e20 	add.w	lr, r4, #32
 8006110:	6820      	ldr	r0, [r4, #0]
 8006112:	6861      	ldr	r1, [r4, #4]
 8006114:	462e      	mov	r6, r5
 8006116:	c603      	stmia	r6!, {r0, r1}
 8006118:	3408      	adds	r4, #8
 800611a:	4574      	cmp	r4, lr
 800611c:	4635      	mov	r5, r6
 800611e:	d1f7      	bne.n	8006110 <__utoa+0x10>
 8006120:	7921      	ldrb	r1, [r4, #4]
 8006122:	7131      	strb	r1, [r6, #4]
 8006124:	1e91      	subs	r1, r2, #2
 8006126:	6820      	ldr	r0, [r4, #0]
 8006128:	6030      	str	r0, [r6, #0]
 800612a:	2922      	cmp	r1, #34	; 0x22
 800612c:	f04f 0100 	mov.w	r1, #0
 8006130:	d904      	bls.n	800613c <__utoa+0x3c>
 8006132:	7039      	strb	r1, [r7, #0]
 8006134:	460f      	mov	r7, r1
 8006136:	4638      	mov	r0, r7
 8006138:	b00b      	add	sp, #44	; 0x2c
 800613a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800613c:	1e78      	subs	r0, r7, #1
 800613e:	4606      	mov	r6, r0
 8006140:	fbb3 f5f2 	udiv	r5, r3, r2
 8006144:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8006148:	fb02 3315 	mls	r3, r2, r5, r3
 800614c:	4473      	add	r3, lr
 800614e:	1c4c      	adds	r4, r1, #1
 8006150:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006154:	f806 3f01 	strb.w	r3, [r6, #1]!
 8006158:	462b      	mov	r3, r5
 800615a:	b965      	cbnz	r5, 8006176 <__utoa+0x76>
 800615c:	553d      	strb	r5, [r7, r4]
 800615e:	187a      	adds	r2, r7, r1
 8006160:	1acc      	subs	r4, r1, r3
 8006162:	42a3      	cmp	r3, r4
 8006164:	dae7      	bge.n	8006136 <__utoa+0x36>
 8006166:	7844      	ldrb	r4, [r0, #1]
 8006168:	7815      	ldrb	r5, [r2, #0]
 800616a:	f800 5f01 	strb.w	r5, [r0, #1]!
 800616e:	3301      	adds	r3, #1
 8006170:	f802 4901 	strb.w	r4, [r2], #-1
 8006174:	e7f4      	b.n	8006160 <__utoa+0x60>
 8006176:	4621      	mov	r1, r4
 8006178:	e7e2      	b.n	8006140 <__utoa+0x40>
 800617a:	bf00      	nop
 800617c:	08006b20 	.word	0x08006b20

08006180 <__locale_ctype_ptr_l>:
 8006180:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8006184:	4770      	bx	lr

08006186 <__ascii_mbtowc>:
 8006186:	b082      	sub	sp, #8
 8006188:	b901      	cbnz	r1, 800618c <__ascii_mbtowc+0x6>
 800618a:	a901      	add	r1, sp, #4
 800618c:	b142      	cbz	r2, 80061a0 <__ascii_mbtowc+0x1a>
 800618e:	b14b      	cbz	r3, 80061a4 <__ascii_mbtowc+0x1e>
 8006190:	7813      	ldrb	r3, [r2, #0]
 8006192:	600b      	str	r3, [r1, #0]
 8006194:	7812      	ldrb	r2, [r2, #0]
 8006196:	1c10      	adds	r0, r2, #0
 8006198:	bf18      	it	ne
 800619a:	2001      	movne	r0, #1
 800619c:	b002      	add	sp, #8
 800619e:	4770      	bx	lr
 80061a0:	4610      	mov	r0, r2
 80061a2:	e7fb      	b.n	800619c <__ascii_mbtowc+0x16>
 80061a4:	f06f 0001 	mvn.w	r0, #1
 80061a8:	e7f8      	b.n	800619c <__ascii_mbtowc+0x16>

080061aa <__ssputs_r>:
 80061aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061ae:	688e      	ldr	r6, [r1, #8]
 80061b0:	429e      	cmp	r6, r3
 80061b2:	4682      	mov	sl, r0
 80061b4:	460c      	mov	r4, r1
 80061b6:	4691      	mov	r9, r2
 80061b8:	4698      	mov	r8, r3
 80061ba:	d835      	bhi.n	8006228 <__ssputs_r+0x7e>
 80061bc:	898a      	ldrh	r2, [r1, #12]
 80061be:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80061c2:	d031      	beq.n	8006228 <__ssputs_r+0x7e>
 80061c4:	6825      	ldr	r5, [r4, #0]
 80061c6:	6909      	ldr	r1, [r1, #16]
 80061c8:	1a6f      	subs	r7, r5, r1
 80061ca:	6965      	ldr	r5, [r4, #20]
 80061cc:	2302      	movs	r3, #2
 80061ce:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061d2:	fb95 f5f3 	sdiv	r5, r5, r3
 80061d6:	f108 0301 	add.w	r3, r8, #1
 80061da:	443b      	add	r3, r7
 80061dc:	429d      	cmp	r5, r3
 80061de:	bf38      	it	cc
 80061e0:	461d      	movcc	r5, r3
 80061e2:	0553      	lsls	r3, r2, #21
 80061e4:	d531      	bpl.n	800624a <__ssputs_r+0xa0>
 80061e6:	4629      	mov	r1, r5
 80061e8:	f000 fb44 	bl	8006874 <_malloc_r>
 80061ec:	4606      	mov	r6, r0
 80061ee:	b950      	cbnz	r0, 8006206 <__ssputs_r+0x5c>
 80061f0:	230c      	movs	r3, #12
 80061f2:	f8ca 3000 	str.w	r3, [sl]
 80061f6:	89a3      	ldrh	r3, [r4, #12]
 80061f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80061fc:	81a3      	strh	r3, [r4, #12]
 80061fe:	f04f 30ff 	mov.w	r0, #4294967295
 8006202:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006206:	463a      	mov	r2, r7
 8006208:	6921      	ldr	r1, [r4, #16]
 800620a:	f000 fac0 	bl	800678e <memcpy>
 800620e:	89a3      	ldrh	r3, [r4, #12]
 8006210:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006214:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006218:	81a3      	strh	r3, [r4, #12]
 800621a:	6126      	str	r6, [r4, #16]
 800621c:	6165      	str	r5, [r4, #20]
 800621e:	443e      	add	r6, r7
 8006220:	1bed      	subs	r5, r5, r7
 8006222:	6026      	str	r6, [r4, #0]
 8006224:	60a5      	str	r5, [r4, #8]
 8006226:	4646      	mov	r6, r8
 8006228:	4546      	cmp	r6, r8
 800622a:	bf28      	it	cs
 800622c:	4646      	movcs	r6, r8
 800622e:	4632      	mov	r2, r6
 8006230:	4649      	mov	r1, r9
 8006232:	6820      	ldr	r0, [r4, #0]
 8006234:	f000 fab6 	bl	80067a4 <memmove>
 8006238:	68a3      	ldr	r3, [r4, #8]
 800623a:	1b9b      	subs	r3, r3, r6
 800623c:	60a3      	str	r3, [r4, #8]
 800623e:	6823      	ldr	r3, [r4, #0]
 8006240:	441e      	add	r6, r3
 8006242:	6026      	str	r6, [r4, #0]
 8006244:	2000      	movs	r0, #0
 8006246:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624a:	462a      	mov	r2, r5
 800624c:	f000 fb70 	bl	8006930 <_realloc_r>
 8006250:	4606      	mov	r6, r0
 8006252:	2800      	cmp	r0, #0
 8006254:	d1e1      	bne.n	800621a <__ssputs_r+0x70>
 8006256:	6921      	ldr	r1, [r4, #16]
 8006258:	4650      	mov	r0, sl
 800625a:	f000 fabd 	bl	80067d8 <_free_r>
 800625e:	e7c7      	b.n	80061f0 <__ssputs_r+0x46>

08006260 <_svfiprintf_r>:
 8006260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006264:	b09d      	sub	sp, #116	; 0x74
 8006266:	4680      	mov	r8, r0
 8006268:	9303      	str	r3, [sp, #12]
 800626a:	898b      	ldrh	r3, [r1, #12]
 800626c:	061c      	lsls	r4, r3, #24
 800626e:	460d      	mov	r5, r1
 8006270:	4616      	mov	r6, r2
 8006272:	d50f      	bpl.n	8006294 <_svfiprintf_r+0x34>
 8006274:	690b      	ldr	r3, [r1, #16]
 8006276:	b96b      	cbnz	r3, 8006294 <_svfiprintf_r+0x34>
 8006278:	2140      	movs	r1, #64	; 0x40
 800627a:	f000 fafb 	bl	8006874 <_malloc_r>
 800627e:	6028      	str	r0, [r5, #0]
 8006280:	6128      	str	r0, [r5, #16]
 8006282:	b928      	cbnz	r0, 8006290 <_svfiprintf_r+0x30>
 8006284:	230c      	movs	r3, #12
 8006286:	f8c8 3000 	str.w	r3, [r8]
 800628a:	f04f 30ff 	mov.w	r0, #4294967295
 800628e:	e0c5      	b.n	800641c <_svfiprintf_r+0x1bc>
 8006290:	2340      	movs	r3, #64	; 0x40
 8006292:	616b      	str	r3, [r5, #20]
 8006294:	2300      	movs	r3, #0
 8006296:	9309      	str	r3, [sp, #36]	; 0x24
 8006298:	2320      	movs	r3, #32
 800629a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800629e:	2330      	movs	r3, #48	; 0x30
 80062a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062a4:	f04f 0b01 	mov.w	fp, #1
 80062a8:	4637      	mov	r7, r6
 80062aa:	463c      	mov	r4, r7
 80062ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d13c      	bne.n	800632e <_svfiprintf_r+0xce>
 80062b4:	ebb7 0a06 	subs.w	sl, r7, r6
 80062b8:	d00b      	beq.n	80062d2 <_svfiprintf_r+0x72>
 80062ba:	4653      	mov	r3, sl
 80062bc:	4632      	mov	r2, r6
 80062be:	4629      	mov	r1, r5
 80062c0:	4640      	mov	r0, r8
 80062c2:	f7ff ff72 	bl	80061aa <__ssputs_r>
 80062c6:	3001      	adds	r0, #1
 80062c8:	f000 80a3 	beq.w	8006412 <_svfiprintf_r+0x1b2>
 80062cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062ce:	4453      	add	r3, sl
 80062d0:	9309      	str	r3, [sp, #36]	; 0x24
 80062d2:	783b      	ldrb	r3, [r7, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	f000 809c 	beq.w	8006412 <_svfiprintf_r+0x1b2>
 80062da:	2300      	movs	r3, #0
 80062dc:	f04f 32ff 	mov.w	r2, #4294967295
 80062e0:	9304      	str	r3, [sp, #16]
 80062e2:	9307      	str	r3, [sp, #28]
 80062e4:	9205      	str	r2, [sp, #20]
 80062e6:	9306      	str	r3, [sp, #24]
 80062e8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80062ec:	931a      	str	r3, [sp, #104]	; 0x68
 80062ee:	2205      	movs	r2, #5
 80062f0:	7821      	ldrb	r1, [r4, #0]
 80062f2:	4850      	ldr	r0, [pc, #320]	; (8006434 <_svfiprintf_r+0x1d4>)
 80062f4:	f7f9 ff74 	bl	80001e0 <memchr>
 80062f8:	1c67      	adds	r7, r4, #1
 80062fa:	9b04      	ldr	r3, [sp, #16]
 80062fc:	b9d8      	cbnz	r0, 8006336 <_svfiprintf_r+0xd6>
 80062fe:	06d9      	lsls	r1, r3, #27
 8006300:	bf44      	itt	mi
 8006302:	2220      	movmi	r2, #32
 8006304:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006308:	071a      	lsls	r2, r3, #28
 800630a:	bf44      	itt	mi
 800630c:	222b      	movmi	r2, #43	; 0x2b
 800630e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006312:	7822      	ldrb	r2, [r4, #0]
 8006314:	2a2a      	cmp	r2, #42	; 0x2a
 8006316:	d016      	beq.n	8006346 <_svfiprintf_r+0xe6>
 8006318:	9a07      	ldr	r2, [sp, #28]
 800631a:	2100      	movs	r1, #0
 800631c:	200a      	movs	r0, #10
 800631e:	4627      	mov	r7, r4
 8006320:	3401      	adds	r4, #1
 8006322:	783b      	ldrb	r3, [r7, #0]
 8006324:	3b30      	subs	r3, #48	; 0x30
 8006326:	2b09      	cmp	r3, #9
 8006328:	d951      	bls.n	80063ce <_svfiprintf_r+0x16e>
 800632a:	b1c9      	cbz	r1, 8006360 <_svfiprintf_r+0x100>
 800632c:	e011      	b.n	8006352 <_svfiprintf_r+0xf2>
 800632e:	2b25      	cmp	r3, #37	; 0x25
 8006330:	d0c0      	beq.n	80062b4 <_svfiprintf_r+0x54>
 8006332:	4627      	mov	r7, r4
 8006334:	e7b9      	b.n	80062aa <_svfiprintf_r+0x4a>
 8006336:	4a3f      	ldr	r2, [pc, #252]	; (8006434 <_svfiprintf_r+0x1d4>)
 8006338:	1a80      	subs	r0, r0, r2
 800633a:	fa0b f000 	lsl.w	r0, fp, r0
 800633e:	4318      	orrs	r0, r3
 8006340:	9004      	str	r0, [sp, #16]
 8006342:	463c      	mov	r4, r7
 8006344:	e7d3      	b.n	80062ee <_svfiprintf_r+0x8e>
 8006346:	9a03      	ldr	r2, [sp, #12]
 8006348:	1d11      	adds	r1, r2, #4
 800634a:	6812      	ldr	r2, [r2, #0]
 800634c:	9103      	str	r1, [sp, #12]
 800634e:	2a00      	cmp	r2, #0
 8006350:	db01      	blt.n	8006356 <_svfiprintf_r+0xf6>
 8006352:	9207      	str	r2, [sp, #28]
 8006354:	e004      	b.n	8006360 <_svfiprintf_r+0x100>
 8006356:	4252      	negs	r2, r2
 8006358:	f043 0302 	orr.w	r3, r3, #2
 800635c:	9207      	str	r2, [sp, #28]
 800635e:	9304      	str	r3, [sp, #16]
 8006360:	783b      	ldrb	r3, [r7, #0]
 8006362:	2b2e      	cmp	r3, #46	; 0x2e
 8006364:	d10e      	bne.n	8006384 <_svfiprintf_r+0x124>
 8006366:	787b      	ldrb	r3, [r7, #1]
 8006368:	2b2a      	cmp	r3, #42	; 0x2a
 800636a:	f107 0101 	add.w	r1, r7, #1
 800636e:	d132      	bne.n	80063d6 <_svfiprintf_r+0x176>
 8006370:	9b03      	ldr	r3, [sp, #12]
 8006372:	1d1a      	adds	r2, r3, #4
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	9203      	str	r2, [sp, #12]
 8006378:	2b00      	cmp	r3, #0
 800637a:	bfb8      	it	lt
 800637c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006380:	3702      	adds	r7, #2
 8006382:	9305      	str	r3, [sp, #20]
 8006384:	4c2c      	ldr	r4, [pc, #176]	; (8006438 <_svfiprintf_r+0x1d8>)
 8006386:	7839      	ldrb	r1, [r7, #0]
 8006388:	2203      	movs	r2, #3
 800638a:	4620      	mov	r0, r4
 800638c:	f7f9 ff28 	bl	80001e0 <memchr>
 8006390:	b138      	cbz	r0, 80063a2 <_svfiprintf_r+0x142>
 8006392:	2340      	movs	r3, #64	; 0x40
 8006394:	1b00      	subs	r0, r0, r4
 8006396:	fa03 f000 	lsl.w	r0, r3, r0
 800639a:	9b04      	ldr	r3, [sp, #16]
 800639c:	4303      	orrs	r3, r0
 800639e:	9304      	str	r3, [sp, #16]
 80063a0:	3701      	adds	r7, #1
 80063a2:	7839      	ldrb	r1, [r7, #0]
 80063a4:	4825      	ldr	r0, [pc, #148]	; (800643c <_svfiprintf_r+0x1dc>)
 80063a6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063aa:	2206      	movs	r2, #6
 80063ac:	1c7e      	adds	r6, r7, #1
 80063ae:	f7f9 ff17 	bl	80001e0 <memchr>
 80063b2:	2800      	cmp	r0, #0
 80063b4:	d035      	beq.n	8006422 <_svfiprintf_r+0x1c2>
 80063b6:	4b22      	ldr	r3, [pc, #136]	; (8006440 <_svfiprintf_r+0x1e0>)
 80063b8:	b9fb      	cbnz	r3, 80063fa <_svfiprintf_r+0x19a>
 80063ba:	9b03      	ldr	r3, [sp, #12]
 80063bc:	3307      	adds	r3, #7
 80063be:	f023 0307 	bic.w	r3, r3, #7
 80063c2:	3308      	adds	r3, #8
 80063c4:	9303      	str	r3, [sp, #12]
 80063c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063c8:	444b      	add	r3, r9
 80063ca:	9309      	str	r3, [sp, #36]	; 0x24
 80063cc:	e76c      	b.n	80062a8 <_svfiprintf_r+0x48>
 80063ce:	fb00 3202 	mla	r2, r0, r2, r3
 80063d2:	2101      	movs	r1, #1
 80063d4:	e7a3      	b.n	800631e <_svfiprintf_r+0xbe>
 80063d6:	2300      	movs	r3, #0
 80063d8:	9305      	str	r3, [sp, #20]
 80063da:	4618      	mov	r0, r3
 80063dc:	240a      	movs	r4, #10
 80063de:	460f      	mov	r7, r1
 80063e0:	3101      	adds	r1, #1
 80063e2:	783a      	ldrb	r2, [r7, #0]
 80063e4:	3a30      	subs	r2, #48	; 0x30
 80063e6:	2a09      	cmp	r2, #9
 80063e8:	d903      	bls.n	80063f2 <_svfiprintf_r+0x192>
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d0ca      	beq.n	8006384 <_svfiprintf_r+0x124>
 80063ee:	9005      	str	r0, [sp, #20]
 80063f0:	e7c8      	b.n	8006384 <_svfiprintf_r+0x124>
 80063f2:	fb04 2000 	mla	r0, r4, r0, r2
 80063f6:	2301      	movs	r3, #1
 80063f8:	e7f1      	b.n	80063de <_svfiprintf_r+0x17e>
 80063fa:	ab03      	add	r3, sp, #12
 80063fc:	9300      	str	r3, [sp, #0]
 80063fe:	462a      	mov	r2, r5
 8006400:	4b10      	ldr	r3, [pc, #64]	; (8006444 <_svfiprintf_r+0x1e4>)
 8006402:	a904      	add	r1, sp, #16
 8006404:	4640      	mov	r0, r8
 8006406:	f3af 8000 	nop.w
 800640a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800640e:	4681      	mov	r9, r0
 8006410:	d1d9      	bne.n	80063c6 <_svfiprintf_r+0x166>
 8006412:	89ab      	ldrh	r3, [r5, #12]
 8006414:	065b      	lsls	r3, r3, #25
 8006416:	f53f af38 	bmi.w	800628a <_svfiprintf_r+0x2a>
 800641a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800641c:	b01d      	add	sp, #116	; 0x74
 800641e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006422:	ab03      	add	r3, sp, #12
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	462a      	mov	r2, r5
 8006428:	4b06      	ldr	r3, [pc, #24]	; (8006444 <_svfiprintf_r+0x1e4>)
 800642a:	a904      	add	r1, sp, #16
 800642c:	4640      	mov	r0, r8
 800642e:	f000 f881 	bl	8006534 <_printf_i>
 8006432:	e7ea      	b.n	800640a <_svfiprintf_r+0x1aa>
 8006434:	08006b4f 	.word	0x08006b4f
 8006438:	08006b55 	.word	0x08006b55
 800643c:	08006b59 	.word	0x08006b59
 8006440:	00000000 	.word	0x00000000
 8006444:	080061ab 	.word	0x080061ab

08006448 <_printf_common>:
 8006448:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800644c:	4691      	mov	r9, r2
 800644e:	461f      	mov	r7, r3
 8006450:	688a      	ldr	r2, [r1, #8]
 8006452:	690b      	ldr	r3, [r1, #16]
 8006454:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006458:	4293      	cmp	r3, r2
 800645a:	bfb8      	it	lt
 800645c:	4613      	movlt	r3, r2
 800645e:	f8c9 3000 	str.w	r3, [r9]
 8006462:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006466:	4606      	mov	r6, r0
 8006468:	460c      	mov	r4, r1
 800646a:	b112      	cbz	r2, 8006472 <_printf_common+0x2a>
 800646c:	3301      	adds	r3, #1
 800646e:	f8c9 3000 	str.w	r3, [r9]
 8006472:	6823      	ldr	r3, [r4, #0]
 8006474:	0699      	lsls	r1, r3, #26
 8006476:	bf42      	ittt	mi
 8006478:	f8d9 3000 	ldrmi.w	r3, [r9]
 800647c:	3302      	addmi	r3, #2
 800647e:	f8c9 3000 	strmi.w	r3, [r9]
 8006482:	6825      	ldr	r5, [r4, #0]
 8006484:	f015 0506 	ands.w	r5, r5, #6
 8006488:	d107      	bne.n	800649a <_printf_common+0x52>
 800648a:	f104 0a19 	add.w	sl, r4, #25
 800648e:	68e3      	ldr	r3, [r4, #12]
 8006490:	f8d9 2000 	ldr.w	r2, [r9]
 8006494:	1a9b      	subs	r3, r3, r2
 8006496:	429d      	cmp	r5, r3
 8006498:	db29      	blt.n	80064ee <_printf_common+0xa6>
 800649a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800649e:	6822      	ldr	r2, [r4, #0]
 80064a0:	3300      	adds	r3, #0
 80064a2:	bf18      	it	ne
 80064a4:	2301      	movne	r3, #1
 80064a6:	0692      	lsls	r2, r2, #26
 80064a8:	d42e      	bmi.n	8006508 <_printf_common+0xc0>
 80064aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064ae:	4639      	mov	r1, r7
 80064b0:	4630      	mov	r0, r6
 80064b2:	47c0      	blx	r8
 80064b4:	3001      	adds	r0, #1
 80064b6:	d021      	beq.n	80064fc <_printf_common+0xb4>
 80064b8:	6823      	ldr	r3, [r4, #0]
 80064ba:	68e5      	ldr	r5, [r4, #12]
 80064bc:	f8d9 2000 	ldr.w	r2, [r9]
 80064c0:	f003 0306 	and.w	r3, r3, #6
 80064c4:	2b04      	cmp	r3, #4
 80064c6:	bf08      	it	eq
 80064c8:	1aad      	subeq	r5, r5, r2
 80064ca:	68a3      	ldr	r3, [r4, #8]
 80064cc:	6922      	ldr	r2, [r4, #16]
 80064ce:	bf0c      	ite	eq
 80064d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80064d4:	2500      	movne	r5, #0
 80064d6:	4293      	cmp	r3, r2
 80064d8:	bfc4      	itt	gt
 80064da:	1a9b      	subgt	r3, r3, r2
 80064dc:	18ed      	addgt	r5, r5, r3
 80064de:	f04f 0900 	mov.w	r9, #0
 80064e2:	341a      	adds	r4, #26
 80064e4:	454d      	cmp	r5, r9
 80064e6:	d11b      	bne.n	8006520 <_printf_common+0xd8>
 80064e8:	2000      	movs	r0, #0
 80064ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064ee:	2301      	movs	r3, #1
 80064f0:	4652      	mov	r2, sl
 80064f2:	4639      	mov	r1, r7
 80064f4:	4630      	mov	r0, r6
 80064f6:	47c0      	blx	r8
 80064f8:	3001      	adds	r0, #1
 80064fa:	d103      	bne.n	8006504 <_printf_common+0xbc>
 80064fc:	f04f 30ff 	mov.w	r0, #4294967295
 8006500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006504:	3501      	adds	r5, #1
 8006506:	e7c2      	b.n	800648e <_printf_common+0x46>
 8006508:	18e1      	adds	r1, r4, r3
 800650a:	1c5a      	adds	r2, r3, #1
 800650c:	2030      	movs	r0, #48	; 0x30
 800650e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006512:	4422      	add	r2, r4
 8006514:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006518:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800651c:	3302      	adds	r3, #2
 800651e:	e7c4      	b.n	80064aa <_printf_common+0x62>
 8006520:	2301      	movs	r3, #1
 8006522:	4622      	mov	r2, r4
 8006524:	4639      	mov	r1, r7
 8006526:	4630      	mov	r0, r6
 8006528:	47c0      	blx	r8
 800652a:	3001      	adds	r0, #1
 800652c:	d0e6      	beq.n	80064fc <_printf_common+0xb4>
 800652e:	f109 0901 	add.w	r9, r9, #1
 8006532:	e7d7      	b.n	80064e4 <_printf_common+0x9c>

08006534 <_printf_i>:
 8006534:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006538:	4617      	mov	r7, r2
 800653a:	7e0a      	ldrb	r2, [r1, #24]
 800653c:	b085      	sub	sp, #20
 800653e:	2a6e      	cmp	r2, #110	; 0x6e
 8006540:	4698      	mov	r8, r3
 8006542:	4606      	mov	r6, r0
 8006544:	460c      	mov	r4, r1
 8006546:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006548:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800654c:	f000 80bc 	beq.w	80066c8 <_printf_i+0x194>
 8006550:	d81a      	bhi.n	8006588 <_printf_i+0x54>
 8006552:	2a63      	cmp	r2, #99	; 0x63
 8006554:	d02e      	beq.n	80065b4 <_printf_i+0x80>
 8006556:	d80a      	bhi.n	800656e <_printf_i+0x3a>
 8006558:	2a00      	cmp	r2, #0
 800655a:	f000 80c8 	beq.w	80066ee <_printf_i+0x1ba>
 800655e:	2a58      	cmp	r2, #88	; 0x58
 8006560:	f000 808a 	beq.w	8006678 <_printf_i+0x144>
 8006564:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006568:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800656c:	e02a      	b.n	80065c4 <_printf_i+0x90>
 800656e:	2a64      	cmp	r2, #100	; 0x64
 8006570:	d001      	beq.n	8006576 <_printf_i+0x42>
 8006572:	2a69      	cmp	r2, #105	; 0x69
 8006574:	d1f6      	bne.n	8006564 <_printf_i+0x30>
 8006576:	6821      	ldr	r1, [r4, #0]
 8006578:	681a      	ldr	r2, [r3, #0]
 800657a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800657e:	d023      	beq.n	80065c8 <_printf_i+0x94>
 8006580:	1d11      	adds	r1, r2, #4
 8006582:	6019      	str	r1, [r3, #0]
 8006584:	6813      	ldr	r3, [r2, #0]
 8006586:	e027      	b.n	80065d8 <_printf_i+0xa4>
 8006588:	2a73      	cmp	r2, #115	; 0x73
 800658a:	f000 80b4 	beq.w	80066f6 <_printf_i+0x1c2>
 800658e:	d808      	bhi.n	80065a2 <_printf_i+0x6e>
 8006590:	2a6f      	cmp	r2, #111	; 0x6f
 8006592:	d02a      	beq.n	80065ea <_printf_i+0xb6>
 8006594:	2a70      	cmp	r2, #112	; 0x70
 8006596:	d1e5      	bne.n	8006564 <_printf_i+0x30>
 8006598:	680a      	ldr	r2, [r1, #0]
 800659a:	f042 0220 	orr.w	r2, r2, #32
 800659e:	600a      	str	r2, [r1, #0]
 80065a0:	e003      	b.n	80065aa <_printf_i+0x76>
 80065a2:	2a75      	cmp	r2, #117	; 0x75
 80065a4:	d021      	beq.n	80065ea <_printf_i+0xb6>
 80065a6:	2a78      	cmp	r2, #120	; 0x78
 80065a8:	d1dc      	bne.n	8006564 <_printf_i+0x30>
 80065aa:	2278      	movs	r2, #120	; 0x78
 80065ac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80065b0:	496e      	ldr	r1, [pc, #440]	; (800676c <_printf_i+0x238>)
 80065b2:	e064      	b.n	800667e <_printf_i+0x14a>
 80065b4:	681a      	ldr	r2, [r3, #0]
 80065b6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80065ba:	1d11      	adds	r1, r2, #4
 80065bc:	6019      	str	r1, [r3, #0]
 80065be:	6813      	ldr	r3, [r2, #0]
 80065c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065c4:	2301      	movs	r3, #1
 80065c6:	e0a3      	b.n	8006710 <_printf_i+0x1dc>
 80065c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80065cc:	f102 0104 	add.w	r1, r2, #4
 80065d0:	6019      	str	r1, [r3, #0]
 80065d2:	d0d7      	beq.n	8006584 <_printf_i+0x50>
 80065d4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	da03      	bge.n	80065e4 <_printf_i+0xb0>
 80065dc:	222d      	movs	r2, #45	; 0x2d
 80065de:	425b      	negs	r3, r3
 80065e0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80065e4:	4962      	ldr	r1, [pc, #392]	; (8006770 <_printf_i+0x23c>)
 80065e6:	220a      	movs	r2, #10
 80065e8:	e017      	b.n	800661a <_printf_i+0xe6>
 80065ea:	6820      	ldr	r0, [r4, #0]
 80065ec:	6819      	ldr	r1, [r3, #0]
 80065ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80065f2:	d003      	beq.n	80065fc <_printf_i+0xc8>
 80065f4:	1d08      	adds	r0, r1, #4
 80065f6:	6018      	str	r0, [r3, #0]
 80065f8:	680b      	ldr	r3, [r1, #0]
 80065fa:	e006      	b.n	800660a <_printf_i+0xd6>
 80065fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006600:	f101 0004 	add.w	r0, r1, #4
 8006604:	6018      	str	r0, [r3, #0]
 8006606:	d0f7      	beq.n	80065f8 <_printf_i+0xc4>
 8006608:	880b      	ldrh	r3, [r1, #0]
 800660a:	4959      	ldr	r1, [pc, #356]	; (8006770 <_printf_i+0x23c>)
 800660c:	2a6f      	cmp	r2, #111	; 0x6f
 800660e:	bf14      	ite	ne
 8006610:	220a      	movne	r2, #10
 8006612:	2208      	moveq	r2, #8
 8006614:	2000      	movs	r0, #0
 8006616:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800661a:	6865      	ldr	r5, [r4, #4]
 800661c:	60a5      	str	r5, [r4, #8]
 800661e:	2d00      	cmp	r5, #0
 8006620:	f2c0 809c 	blt.w	800675c <_printf_i+0x228>
 8006624:	6820      	ldr	r0, [r4, #0]
 8006626:	f020 0004 	bic.w	r0, r0, #4
 800662a:	6020      	str	r0, [r4, #0]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d13f      	bne.n	80066b0 <_printf_i+0x17c>
 8006630:	2d00      	cmp	r5, #0
 8006632:	f040 8095 	bne.w	8006760 <_printf_i+0x22c>
 8006636:	4675      	mov	r5, lr
 8006638:	2a08      	cmp	r2, #8
 800663a:	d10b      	bne.n	8006654 <_printf_i+0x120>
 800663c:	6823      	ldr	r3, [r4, #0]
 800663e:	07da      	lsls	r2, r3, #31
 8006640:	d508      	bpl.n	8006654 <_printf_i+0x120>
 8006642:	6923      	ldr	r3, [r4, #16]
 8006644:	6862      	ldr	r2, [r4, #4]
 8006646:	429a      	cmp	r2, r3
 8006648:	bfde      	ittt	le
 800664a:	2330      	movle	r3, #48	; 0x30
 800664c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006650:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006654:	ebae 0305 	sub.w	r3, lr, r5
 8006658:	6123      	str	r3, [r4, #16]
 800665a:	f8cd 8000 	str.w	r8, [sp]
 800665e:	463b      	mov	r3, r7
 8006660:	aa03      	add	r2, sp, #12
 8006662:	4621      	mov	r1, r4
 8006664:	4630      	mov	r0, r6
 8006666:	f7ff feef 	bl	8006448 <_printf_common>
 800666a:	3001      	adds	r0, #1
 800666c:	d155      	bne.n	800671a <_printf_i+0x1e6>
 800666e:	f04f 30ff 	mov.w	r0, #4294967295
 8006672:	b005      	add	sp, #20
 8006674:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006678:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800667c:	493c      	ldr	r1, [pc, #240]	; (8006770 <_printf_i+0x23c>)
 800667e:	6822      	ldr	r2, [r4, #0]
 8006680:	6818      	ldr	r0, [r3, #0]
 8006682:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006686:	f100 0504 	add.w	r5, r0, #4
 800668a:	601d      	str	r5, [r3, #0]
 800668c:	d001      	beq.n	8006692 <_printf_i+0x15e>
 800668e:	6803      	ldr	r3, [r0, #0]
 8006690:	e002      	b.n	8006698 <_printf_i+0x164>
 8006692:	0655      	lsls	r5, r2, #25
 8006694:	d5fb      	bpl.n	800668e <_printf_i+0x15a>
 8006696:	8803      	ldrh	r3, [r0, #0]
 8006698:	07d0      	lsls	r0, r2, #31
 800669a:	bf44      	itt	mi
 800669c:	f042 0220 	orrmi.w	r2, r2, #32
 80066a0:	6022      	strmi	r2, [r4, #0]
 80066a2:	b91b      	cbnz	r3, 80066ac <_printf_i+0x178>
 80066a4:	6822      	ldr	r2, [r4, #0]
 80066a6:	f022 0220 	bic.w	r2, r2, #32
 80066aa:	6022      	str	r2, [r4, #0]
 80066ac:	2210      	movs	r2, #16
 80066ae:	e7b1      	b.n	8006614 <_printf_i+0xe0>
 80066b0:	4675      	mov	r5, lr
 80066b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80066b6:	fb02 3310 	mls	r3, r2, r0, r3
 80066ba:	5ccb      	ldrb	r3, [r1, r3]
 80066bc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80066c0:	4603      	mov	r3, r0
 80066c2:	2800      	cmp	r0, #0
 80066c4:	d1f5      	bne.n	80066b2 <_printf_i+0x17e>
 80066c6:	e7b7      	b.n	8006638 <_printf_i+0x104>
 80066c8:	6808      	ldr	r0, [r1, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	6949      	ldr	r1, [r1, #20]
 80066ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80066d2:	d004      	beq.n	80066de <_printf_i+0x1aa>
 80066d4:	1d10      	adds	r0, r2, #4
 80066d6:	6018      	str	r0, [r3, #0]
 80066d8:	6813      	ldr	r3, [r2, #0]
 80066da:	6019      	str	r1, [r3, #0]
 80066dc:	e007      	b.n	80066ee <_printf_i+0x1ba>
 80066de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80066e2:	f102 0004 	add.w	r0, r2, #4
 80066e6:	6018      	str	r0, [r3, #0]
 80066e8:	6813      	ldr	r3, [r2, #0]
 80066ea:	d0f6      	beq.n	80066da <_printf_i+0x1a6>
 80066ec:	8019      	strh	r1, [r3, #0]
 80066ee:	2300      	movs	r3, #0
 80066f0:	6123      	str	r3, [r4, #16]
 80066f2:	4675      	mov	r5, lr
 80066f4:	e7b1      	b.n	800665a <_printf_i+0x126>
 80066f6:	681a      	ldr	r2, [r3, #0]
 80066f8:	1d11      	adds	r1, r2, #4
 80066fa:	6019      	str	r1, [r3, #0]
 80066fc:	6815      	ldr	r5, [r2, #0]
 80066fe:	6862      	ldr	r2, [r4, #4]
 8006700:	2100      	movs	r1, #0
 8006702:	4628      	mov	r0, r5
 8006704:	f7f9 fd6c 	bl	80001e0 <memchr>
 8006708:	b108      	cbz	r0, 800670e <_printf_i+0x1da>
 800670a:	1b40      	subs	r0, r0, r5
 800670c:	6060      	str	r0, [r4, #4]
 800670e:	6863      	ldr	r3, [r4, #4]
 8006710:	6123      	str	r3, [r4, #16]
 8006712:	2300      	movs	r3, #0
 8006714:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006718:	e79f      	b.n	800665a <_printf_i+0x126>
 800671a:	6923      	ldr	r3, [r4, #16]
 800671c:	462a      	mov	r2, r5
 800671e:	4639      	mov	r1, r7
 8006720:	4630      	mov	r0, r6
 8006722:	47c0      	blx	r8
 8006724:	3001      	adds	r0, #1
 8006726:	d0a2      	beq.n	800666e <_printf_i+0x13a>
 8006728:	6823      	ldr	r3, [r4, #0]
 800672a:	079b      	lsls	r3, r3, #30
 800672c:	d507      	bpl.n	800673e <_printf_i+0x20a>
 800672e:	2500      	movs	r5, #0
 8006730:	f104 0919 	add.w	r9, r4, #25
 8006734:	68e3      	ldr	r3, [r4, #12]
 8006736:	9a03      	ldr	r2, [sp, #12]
 8006738:	1a9b      	subs	r3, r3, r2
 800673a:	429d      	cmp	r5, r3
 800673c:	db05      	blt.n	800674a <_printf_i+0x216>
 800673e:	68e0      	ldr	r0, [r4, #12]
 8006740:	9b03      	ldr	r3, [sp, #12]
 8006742:	4298      	cmp	r0, r3
 8006744:	bfb8      	it	lt
 8006746:	4618      	movlt	r0, r3
 8006748:	e793      	b.n	8006672 <_printf_i+0x13e>
 800674a:	2301      	movs	r3, #1
 800674c:	464a      	mov	r2, r9
 800674e:	4639      	mov	r1, r7
 8006750:	4630      	mov	r0, r6
 8006752:	47c0      	blx	r8
 8006754:	3001      	adds	r0, #1
 8006756:	d08a      	beq.n	800666e <_printf_i+0x13a>
 8006758:	3501      	adds	r5, #1
 800675a:	e7eb      	b.n	8006734 <_printf_i+0x200>
 800675c:	2b00      	cmp	r3, #0
 800675e:	d1a7      	bne.n	80066b0 <_printf_i+0x17c>
 8006760:	780b      	ldrb	r3, [r1, #0]
 8006762:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006766:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800676a:	e765      	b.n	8006638 <_printf_i+0x104>
 800676c:	08006b71 	.word	0x08006b71
 8006770:	08006b60 	.word	0x08006b60

08006774 <__ascii_wctomb>:
 8006774:	b149      	cbz	r1, 800678a <__ascii_wctomb+0x16>
 8006776:	2aff      	cmp	r2, #255	; 0xff
 8006778:	bf85      	ittet	hi
 800677a:	238a      	movhi	r3, #138	; 0x8a
 800677c:	6003      	strhi	r3, [r0, #0]
 800677e:	700a      	strbls	r2, [r1, #0]
 8006780:	f04f 30ff 	movhi.w	r0, #4294967295
 8006784:	bf98      	it	ls
 8006786:	2001      	movls	r0, #1
 8006788:	4770      	bx	lr
 800678a:	4608      	mov	r0, r1
 800678c:	4770      	bx	lr

0800678e <memcpy>:
 800678e:	b510      	push	{r4, lr}
 8006790:	1e43      	subs	r3, r0, #1
 8006792:	440a      	add	r2, r1
 8006794:	4291      	cmp	r1, r2
 8006796:	d100      	bne.n	800679a <memcpy+0xc>
 8006798:	bd10      	pop	{r4, pc}
 800679a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800679e:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067a2:	e7f7      	b.n	8006794 <memcpy+0x6>

080067a4 <memmove>:
 80067a4:	4288      	cmp	r0, r1
 80067a6:	b510      	push	{r4, lr}
 80067a8:	eb01 0302 	add.w	r3, r1, r2
 80067ac:	d803      	bhi.n	80067b6 <memmove+0x12>
 80067ae:	1e42      	subs	r2, r0, #1
 80067b0:	4299      	cmp	r1, r3
 80067b2:	d10c      	bne.n	80067ce <memmove+0x2a>
 80067b4:	bd10      	pop	{r4, pc}
 80067b6:	4298      	cmp	r0, r3
 80067b8:	d2f9      	bcs.n	80067ae <memmove+0xa>
 80067ba:	1881      	adds	r1, r0, r2
 80067bc:	1ad2      	subs	r2, r2, r3
 80067be:	42d3      	cmn	r3, r2
 80067c0:	d100      	bne.n	80067c4 <memmove+0x20>
 80067c2:	bd10      	pop	{r4, pc}
 80067c4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067c8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80067cc:	e7f7      	b.n	80067be <memmove+0x1a>
 80067ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067d2:	f802 4f01 	strb.w	r4, [r2, #1]!
 80067d6:	e7eb      	b.n	80067b0 <memmove+0xc>

080067d8 <_free_r>:
 80067d8:	b538      	push	{r3, r4, r5, lr}
 80067da:	4605      	mov	r5, r0
 80067dc:	2900      	cmp	r1, #0
 80067de:	d045      	beq.n	800686c <_free_r+0x94>
 80067e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067e4:	1f0c      	subs	r4, r1, #4
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	bfb8      	it	lt
 80067ea:	18e4      	addlt	r4, r4, r3
 80067ec:	f000 f8d6 	bl	800699c <__malloc_lock>
 80067f0:	4a1f      	ldr	r2, [pc, #124]	; (8006870 <_free_r+0x98>)
 80067f2:	6813      	ldr	r3, [r2, #0]
 80067f4:	4610      	mov	r0, r2
 80067f6:	b933      	cbnz	r3, 8006806 <_free_r+0x2e>
 80067f8:	6063      	str	r3, [r4, #4]
 80067fa:	6014      	str	r4, [r2, #0]
 80067fc:	4628      	mov	r0, r5
 80067fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006802:	f000 b8cc 	b.w	800699e <__malloc_unlock>
 8006806:	42a3      	cmp	r3, r4
 8006808:	d90c      	bls.n	8006824 <_free_r+0x4c>
 800680a:	6821      	ldr	r1, [r4, #0]
 800680c:	1862      	adds	r2, r4, r1
 800680e:	4293      	cmp	r3, r2
 8006810:	bf04      	itt	eq
 8006812:	681a      	ldreq	r2, [r3, #0]
 8006814:	685b      	ldreq	r3, [r3, #4]
 8006816:	6063      	str	r3, [r4, #4]
 8006818:	bf04      	itt	eq
 800681a:	1852      	addeq	r2, r2, r1
 800681c:	6022      	streq	r2, [r4, #0]
 800681e:	6004      	str	r4, [r0, #0]
 8006820:	e7ec      	b.n	80067fc <_free_r+0x24>
 8006822:	4613      	mov	r3, r2
 8006824:	685a      	ldr	r2, [r3, #4]
 8006826:	b10a      	cbz	r2, 800682c <_free_r+0x54>
 8006828:	42a2      	cmp	r2, r4
 800682a:	d9fa      	bls.n	8006822 <_free_r+0x4a>
 800682c:	6819      	ldr	r1, [r3, #0]
 800682e:	1858      	adds	r0, r3, r1
 8006830:	42a0      	cmp	r0, r4
 8006832:	d10b      	bne.n	800684c <_free_r+0x74>
 8006834:	6820      	ldr	r0, [r4, #0]
 8006836:	4401      	add	r1, r0
 8006838:	1858      	adds	r0, r3, r1
 800683a:	4282      	cmp	r2, r0
 800683c:	6019      	str	r1, [r3, #0]
 800683e:	d1dd      	bne.n	80067fc <_free_r+0x24>
 8006840:	6810      	ldr	r0, [r2, #0]
 8006842:	6852      	ldr	r2, [r2, #4]
 8006844:	605a      	str	r2, [r3, #4]
 8006846:	4401      	add	r1, r0
 8006848:	6019      	str	r1, [r3, #0]
 800684a:	e7d7      	b.n	80067fc <_free_r+0x24>
 800684c:	d902      	bls.n	8006854 <_free_r+0x7c>
 800684e:	230c      	movs	r3, #12
 8006850:	602b      	str	r3, [r5, #0]
 8006852:	e7d3      	b.n	80067fc <_free_r+0x24>
 8006854:	6820      	ldr	r0, [r4, #0]
 8006856:	1821      	adds	r1, r4, r0
 8006858:	428a      	cmp	r2, r1
 800685a:	bf04      	itt	eq
 800685c:	6811      	ldreq	r1, [r2, #0]
 800685e:	6852      	ldreq	r2, [r2, #4]
 8006860:	6062      	str	r2, [r4, #4]
 8006862:	bf04      	itt	eq
 8006864:	1809      	addeq	r1, r1, r0
 8006866:	6021      	streq	r1, [r4, #0]
 8006868:	605c      	str	r4, [r3, #4]
 800686a:	e7c7      	b.n	80067fc <_free_r+0x24>
 800686c:	bd38      	pop	{r3, r4, r5, pc}
 800686e:	bf00      	nop
 8006870:	200002bc 	.word	0x200002bc

08006874 <_malloc_r>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	1ccd      	adds	r5, r1, #3
 8006878:	f025 0503 	bic.w	r5, r5, #3
 800687c:	3508      	adds	r5, #8
 800687e:	2d0c      	cmp	r5, #12
 8006880:	bf38      	it	cc
 8006882:	250c      	movcc	r5, #12
 8006884:	2d00      	cmp	r5, #0
 8006886:	4606      	mov	r6, r0
 8006888:	db01      	blt.n	800688e <_malloc_r+0x1a>
 800688a:	42a9      	cmp	r1, r5
 800688c:	d903      	bls.n	8006896 <_malloc_r+0x22>
 800688e:	230c      	movs	r3, #12
 8006890:	6033      	str	r3, [r6, #0]
 8006892:	2000      	movs	r0, #0
 8006894:	bd70      	pop	{r4, r5, r6, pc}
 8006896:	f000 f881 	bl	800699c <__malloc_lock>
 800689a:	4a23      	ldr	r2, [pc, #140]	; (8006928 <_malloc_r+0xb4>)
 800689c:	6814      	ldr	r4, [r2, #0]
 800689e:	4621      	mov	r1, r4
 80068a0:	b991      	cbnz	r1, 80068c8 <_malloc_r+0x54>
 80068a2:	4c22      	ldr	r4, [pc, #136]	; (800692c <_malloc_r+0xb8>)
 80068a4:	6823      	ldr	r3, [r4, #0]
 80068a6:	b91b      	cbnz	r3, 80068b0 <_malloc_r+0x3c>
 80068a8:	4630      	mov	r0, r6
 80068aa:	f000 f867 	bl	800697c <_sbrk_r>
 80068ae:	6020      	str	r0, [r4, #0]
 80068b0:	4629      	mov	r1, r5
 80068b2:	4630      	mov	r0, r6
 80068b4:	f000 f862 	bl	800697c <_sbrk_r>
 80068b8:	1c43      	adds	r3, r0, #1
 80068ba:	d126      	bne.n	800690a <_malloc_r+0x96>
 80068bc:	230c      	movs	r3, #12
 80068be:	6033      	str	r3, [r6, #0]
 80068c0:	4630      	mov	r0, r6
 80068c2:	f000 f86c 	bl	800699e <__malloc_unlock>
 80068c6:	e7e4      	b.n	8006892 <_malloc_r+0x1e>
 80068c8:	680b      	ldr	r3, [r1, #0]
 80068ca:	1b5b      	subs	r3, r3, r5
 80068cc:	d41a      	bmi.n	8006904 <_malloc_r+0x90>
 80068ce:	2b0b      	cmp	r3, #11
 80068d0:	d90f      	bls.n	80068f2 <_malloc_r+0x7e>
 80068d2:	600b      	str	r3, [r1, #0]
 80068d4:	50cd      	str	r5, [r1, r3]
 80068d6:	18cc      	adds	r4, r1, r3
 80068d8:	4630      	mov	r0, r6
 80068da:	f000 f860 	bl	800699e <__malloc_unlock>
 80068de:	f104 000b 	add.w	r0, r4, #11
 80068e2:	1d23      	adds	r3, r4, #4
 80068e4:	f020 0007 	bic.w	r0, r0, #7
 80068e8:	1ac3      	subs	r3, r0, r3
 80068ea:	d01b      	beq.n	8006924 <_malloc_r+0xb0>
 80068ec:	425a      	negs	r2, r3
 80068ee:	50e2      	str	r2, [r4, r3]
 80068f0:	bd70      	pop	{r4, r5, r6, pc}
 80068f2:	428c      	cmp	r4, r1
 80068f4:	bf0d      	iteet	eq
 80068f6:	6863      	ldreq	r3, [r4, #4]
 80068f8:	684b      	ldrne	r3, [r1, #4]
 80068fa:	6063      	strne	r3, [r4, #4]
 80068fc:	6013      	streq	r3, [r2, #0]
 80068fe:	bf18      	it	ne
 8006900:	460c      	movne	r4, r1
 8006902:	e7e9      	b.n	80068d8 <_malloc_r+0x64>
 8006904:	460c      	mov	r4, r1
 8006906:	6849      	ldr	r1, [r1, #4]
 8006908:	e7ca      	b.n	80068a0 <_malloc_r+0x2c>
 800690a:	1cc4      	adds	r4, r0, #3
 800690c:	f024 0403 	bic.w	r4, r4, #3
 8006910:	42a0      	cmp	r0, r4
 8006912:	d005      	beq.n	8006920 <_malloc_r+0xac>
 8006914:	1a21      	subs	r1, r4, r0
 8006916:	4630      	mov	r0, r6
 8006918:	f000 f830 	bl	800697c <_sbrk_r>
 800691c:	3001      	adds	r0, #1
 800691e:	d0cd      	beq.n	80068bc <_malloc_r+0x48>
 8006920:	6025      	str	r5, [r4, #0]
 8006922:	e7d9      	b.n	80068d8 <_malloc_r+0x64>
 8006924:	bd70      	pop	{r4, r5, r6, pc}
 8006926:	bf00      	nop
 8006928:	200002bc 	.word	0x200002bc
 800692c:	200002c0 	.word	0x200002c0

08006930 <_realloc_r>:
 8006930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006932:	4607      	mov	r7, r0
 8006934:	4614      	mov	r4, r2
 8006936:	460e      	mov	r6, r1
 8006938:	b921      	cbnz	r1, 8006944 <_realloc_r+0x14>
 800693a:	4611      	mov	r1, r2
 800693c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006940:	f7ff bf98 	b.w	8006874 <_malloc_r>
 8006944:	b922      	cbnz	r2, 8006950 <_realloc_r+0x20>
 8006946:	f7ff ff47 	bl	80067d8 <_free_r>
 800694a:	4625      	mov	r5, r4
 800694c:	4628      	mov	r0, r5
 800694e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006950:	f000 f826 	bl	80069a0 <_malloc_usable_size_r>
 8006954:	4284      	cmp	r4, r0
 8006956:	d90f      	bls.n	8006978 <_realloc_r+0x48>
 8006958:	4621      	mov	r1, r4
 800695a:	4638      	mov	r0, r7
 800695c:	f7ff ff8a 	bl	8006874 <_malloc_r>
 8006960:	4605      	mov	r5, r0
 8006962:	2800      	cmp	r0, #0
 8006964:	d0f2      	beq.n	800694c <_realloc_r+0x1c>
 8006966:	4631      	mov	r1, r6
 8006968:	4622      	mov	r2, r4
 800696a:	f7ff ff10 	bl	800678e <memcpy>
 800696e:	4631      	mov	r1, r6
 8006970:	4638      	mov	r0, r7
 8006972:	f7ff ff31 	bl	80067d8 <_free_r>
 8006976:	e7e9      	b.n	800694c <_realloc_r+0x1c>
 8006978:	4635      	mov	r5, r6
 800697a:	e7e7      	b.n	800694c <_realloc_r+0x1c>

0800697c <_sbrk_r>:
 800697c:	b538      	push	{r3, r4, r5, lr}
 800697e:	4c06      	ldr	r4, [pc, #24]	; (8006998 <_sbrk_r+0x1c>)
 8006980:	2300      	movs	r3, #0
 8006982:	4605      	mov	r5, r0
 8006984:	4608      	mov	r0, r1
 8006986:	6023      	str	r3, [r4, #0]
 8006988:	f7ff f916 	bl	8005bb8 <_sbrk>
 800698c:	1c43      	adds	r3, r0, #1
 800698e:	d102      	bne.n	8006996 <_sbrk_r+0x1a>
 8006990:	6823      	ldr	r3, [r4, #0]
 8006992:	b103      	cbz	r3, 8006996 <_sbrk_r+0x1a>
 8006994:	602b      	str	r3, [r5, #0]
 8006996:	bd38      	pop	{r3, r4, r5, pc}
 8006998:	20004784 	.word	0x20004784

0800699c <__malloc_lock>:
 800699c:	4770      	bx	lr

0800699e <__malloc_unlock>:
 800699e:	4770      	bx	lr

080069a0 <_malloc_usable_size_r>:
 80069a0:	f851 0c04 	ldr.w	r0, [r1, #-4]
 80069a4:	2800      	cmp	r0, #0
 80069a6:	f1a0 0004 	sub.w	r0, r0, #4
 80069aa:	bfbc      	itt	lt
 80069ac:	580b      	ldrlt	r3, [r1, r0]
 80069ae:	18c0      	addlt	r0, r0, r3
 80069b0:	4770      	bx	lr
	...

080069b4 <_init>:
 80069b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069b6:	bf00      	nop
 80069b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069ba:	bc08      	pop	{r3}
 80069bc:	469e      	mov	lr, r3
 80069be:	4770      	bx	lr

080069c0 <_fini>:
 80069c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069c2:	bf00      	nop
 80069c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80069c6:	bc08      	pop	{r3}
 80069c8:	469e      	mov	lr, r3
 80069ca:	4770      	bx	lr
