{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652474509314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652474509314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 13 15:41:49 2022 " "Processing started: Fri May 13 15:41:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652474509314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652474509314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica4 -c Practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652474509314 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1652474509947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cafe_/documents/4_semestre/diseno_de_sistemas_digitales/enterlapps-dsd/anexos/divisorfrecuencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cafe_/documents/4_semestre/diseno_de_sistemas_digitales/enterlapps-dsd/anexos/divisorfrecuencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivisorDeFrecuencia-DivFrec " "Found design unit 1: DivisorDeFrecuencia-DivFrec" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510735 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivisorDeFrecuencia " "Found entity 1: DivisorDeFrecuencia" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652474510735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cafe_/documents/4_semestre/diseno_de_sistemas_digitales/enterlapps-dsd/anexos/decodificadordecimalnumerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cafe_/documents/4_semestre/diseno_de_sistemas_digitales/enterlapps-dsd/anexos/decodificadordecimalnumerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodifiadorDecimalNumerico-DecoDecNum " "Found design unit 1: DecodifiadorDecimalNumerico-DecoDecNum" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510751 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodifiadorDecimalNumerico " "Found entity 1: DecodifiadorDecimalNumerico" {  } { { "../Anexos/DecodificadorDecimalNumerico.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/DecodificadorDecimalNumerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652474510751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/cafe_/documents/4_semestre/diseno_de_sistemas_digitales/enterlapps-dsd/anexos/contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/cafe_/documents/4_semestre/diseno_de_sistemas_digitales/enterlapps-dsd/anexos/contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Contador-ContadorArch " "Found design unit 1: Contador-ContadorArch" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510756 ""} { "Info" "ISGN_ENTITY_NAME" "1 Contador " "Found entity 1: Contador" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652474510756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica4 " "Found entity 1: Practica4" {  } { { "Practica4.bdf" "" { Schematic "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652474510760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652474510760 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica4 " "Elaborating entity \"Practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1652474510859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorDeFrecuencia DivisorDeFrecuencia:inst1 " "Elaborating entity \"DivisorDeFrecuencia\" for hierarchy \"DivisorDeFrecuencia:inst1\"" {  } { { "Practica4.bdf" "inst1" { Schematic "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 176 288 448 256 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652474510909 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "limite DivisorFrecuencia.vhd(18) " "VHDL Signal Declaration warning at DivisorFrecuencia.vhd(18): used explicit default value for signal \"limite\" because signal was never assigned a value" {  } { { "../Anexos/DivisorFrecuencia.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/DivisorFrecuencia.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1652474510914 "|Practica4|DivisorDeFrecuencia:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Contador Contador:inst2 " "Elaborating entity \"Contador\" for hierarchy \"Contador:inst2\"" {  } { { "Practica4.bdf" "inst2" { Schematic "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 176 456 616 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1652474510958 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[0\] Contador.vhd(18) " "Can't infer register for \"count\[0\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510960 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] Contador.vhd(16) " "Inferred latch for \"count\[0\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510960 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[1\] Contador.vhd(18) " "Can't infer register for \"count\[1\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510961 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] Contador.vhd(16) " "Inferred latch for \"count\[1\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510961 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[2\] Contador.vhd(18) " "Can't infer register for \"count\[2\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510961 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] Contador.vhd(16) " "Inferred latch for \"count\[2\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510961 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[3\] Contador.vhd(18) " "Can't infer register for \"count\[3\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510961 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] Contador.vhd(16) " "Inferred latch for \"count\[3\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510961 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[4\] Contador.vhd(18) " "Can't infer register for \"count\[4\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510961 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] Contador.vhd(16) " "Inferred latch for \"count\[4\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510961 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[5\] Contador.vhd(18) " "Can't infer register for \"count\[5\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510961 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[5\] Contador.vhd(16) " "Inferred latch for \"count\[5\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510962 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[6\] Contador.vhd(18) " "Can't infer register for \"count\[6\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510962 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[6\] Contador.vhd(16) " "Inferred latch for \"count\[6\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510962 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "count\[7\] Contador.vhd(18) " "Can't infer register for \"count\[7\]\" at Contador.vhd(18) because it does not hold its value outside the clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Quartus II" 0 -1 1652474510962 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[7\] Contador.vhd(16) " "Inferred latch for \"count\[7\]\" at Contador.vhd(16)" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1652474510962 "|Practica4|Contador:inst2"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "Contador.vhd(18) " "HDL error at Contador.vhd(18): couldn't implement registers for assignments on this clock edge" {  } { { "../Anexos/Contador.vhd" "" { Text "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Anexos/Contador.vhd" 18 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Quartus II" 0 -1 1652474510962 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "Contador:inst2 " "Can't elaborate user hierarchy \"Contador:inst2\"" {  } { { "Practica4.bdf" "inst2" { Schematic "C:/Users/cafe_/Documents/4_Semestre/Diseno_de_Sistemas_Digitales/Enterlapps-DSD/Practica 4/Practica4.bdf" { { 176 456 616 256 "inst2" "" } } } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652474510963 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652474511135 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 13 15:41:51 2022 " "Processing ended: Fri May 13 15:41:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652474511135 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652474511135 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652474511135 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652474511135 ""}
