
---------- Begin Simulation Statistics ----------
final_tick                                87375610500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 285679                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683056                       # Number of bytes of host memory used
host_op_rate                                   286240                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   350.04                       # Real time elapsed on the host
host_tick_rate                              249614099                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.087376                       # Number of seconds simulated
sim_ticks                                 87375610500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.618141                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095622                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103655                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81391                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728118                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                293                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             998                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478237                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65358                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.747512                       # CPI: cycles per instruction
system.cpu.discardedOps                        190825                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610581                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403316                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        42012633                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.572242                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        174751221                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132738588                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       194995                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        394311                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          168                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            7                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       708509                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          441                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1417769                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            448                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              73892                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       146883                       # Transaction distribution
system.membus.trans_dist::CleanEvict            48098                       # Transaction distribution
system.membus.trans_dist::ReadExReq            125438                       # Transaction distribution
system.membus.trans_dist::ReadExResp           125437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         73892                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       593640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 593640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     44315136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                44315136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            199330                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  199330    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              199330                       # Request fanout histogram
system.membus.respLayer1.occupancy         1879140750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1615177500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            420039                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       791121                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          304                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          112502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289220                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           542                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2125640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2127028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       108288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    173178240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              173286528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          195418                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18801024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           904678                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000689                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026526                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 904062     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    609      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      7      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             904678                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1997968500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1771794995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1355000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  114                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               509811                       # number of demand (read+write) hits
system.l2.demand_hits::total                   509925                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 114                       # number of overall hits
system.l2.overall_hits::.cpu.data              509811                       # number of overall hits
system.l2.overall_hits::total                  509925                       # number of overall hits
system.l2.demand_misses::.cpu.inst                428                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             198907                       # number of demand (read+write) misses
system.l2.demand_misses::total                 199335                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               428                       # number of overall misses
system.l2.overall_misses::.cpu.data            198907                       # number of overall misses
system.l2.overall_misses::total                199335                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18911742500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18948356000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36613500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18911742500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18948356000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              542                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           708718                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               709260                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             542                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          708718                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              709260                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.789668                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.280657                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281046                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.789668                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.280657                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281046                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85545.560748                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95078.315494                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95057.847342                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85545.560748                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95078.315494                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95057.847342                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              146883                       # number of writebacks
system.l2.writebacks::total                    146883                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        198902                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            199330                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       198902                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           199330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32333500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16922383000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16954716500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32333500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16922383000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16954716500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.789668                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.280650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281039                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.789668                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.280650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281039                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75545.560748                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85078.998703                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 85058.528571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75545.560748                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85078.998703                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 85058.528571                       # average overall mshr miss latency
system.l2.replacements                         195418                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       644238                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           644238                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       644238                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       644238                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          291                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              291                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          291                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          291                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            11                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            163783                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                163783                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          125438                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              125438                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12198680000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12198680000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.433710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.433710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97248.680623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97248.680623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       125438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         125438                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10944310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10944310000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.433710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.433710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87248.760344                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87248.760344                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                114                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              428                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36613500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36613500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            542                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.789668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.789668                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85545.560748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85545.560748                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          428                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32333500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32333500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.789668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.789668                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75545.560748                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75545.560748                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        346028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            346028                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        73469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           73469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6713062500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6713062500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       419497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419497                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.175136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.175136                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 91372.721828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91372.721828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        73464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        73464                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5978073000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5978073000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.175124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.175124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81374.183273                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81374.183273                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4019.953057                       # Cycle average of tags in use
system.l2.tags.total_refs                     1417584                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    199514                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.105186                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      14.634821                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        17.753855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3987.564381                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981434                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          439                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2860                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          663                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22881130                       # Number of tag accesses
system.l2.tags.data_accesses                 22881130                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          54784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25459456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           25514240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         54784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     18801024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        18801024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             428                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          198902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              199330                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       146883                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             146883                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            626994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291379435                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             292006429                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       626994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           626994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      215174737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            215174737                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      215174737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           626994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291379435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            507181166                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    293766.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       856.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    396614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.023686465500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17307                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17307                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              743530                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             276743                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      199330                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     146883                       # Number of write requests accepted
system.mem_ctrls.readBursts                    398660                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   293766                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1190                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             26069                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23901                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             24723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             27376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             26346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             23305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             24316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             25286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            23259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            24730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             18209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             21246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             19930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             17738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             18652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             18888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            17036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            17304                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            19238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            19270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18210                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9021418000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1987350000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16473980500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     22697.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41447.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   293372                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  202837                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.81                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                398660                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               293766                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  168843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  170165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   29910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   28533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  19063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  19988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  18560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       194985                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    226.864959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   165.346853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.661924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        10063      5.16%      5.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       144355     74.03%     79.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16101      8.26%     87.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3282      1.68%     89.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2016      1.03%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1833      0.94%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1096      0.56%     91.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1019      0.52%     92.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15220      7.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       194985                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.964465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.629181                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         17228     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           66      0.38%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            3      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17307                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.972266                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.927835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.255122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10046     58.05%     58.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              183      1.06%     59.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5782     33.41%     92.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              215      1.24%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1006      5.81%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               43      0.25%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               29      0.17%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17307                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               25438080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   76160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                18799296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                25514240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             18801024                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       291.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       215.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    292.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    215.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   87375577000                       # Total gap between requests
system.mem_ctrls.avgGap                     252375.21                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        54784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     25383296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     18799296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 626994.188498402480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 290507795.650824069977                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 215154960.204827398062                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          856                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       397804                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       293766                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     27351500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16446629000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2097109888750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31952.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41343.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7138708.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            687981840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            365644455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1407094080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          759447360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6896875440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22565569260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14549650080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        47232262515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.565751                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37581173000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2917460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  46876977500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            704318160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            374323620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1430841720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          773870220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6896875440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22755795360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14389459680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        47325484200                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.632658                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  37162405000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2917460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47295745500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050667                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050667                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050667                       # number of overall hits
system.cpu.icache.overall_hits::total         8050667                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39257500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39257500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39257500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39257500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8051209                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8051209                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8051209                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8051209                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72430.811808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72430.811808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72430.811808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72430.811808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          304                       # number of writebacks
system.cpu.icache.writebacks::total               304                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          542                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          542                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          542                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38715500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38715500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38715500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38715500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71430.811808                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71430.811808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71430.811808                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71430.811808                       # average overall mshr miss latency
system.cpu.icache.replacements                    304                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050667                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050667                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39257500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39257500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8051209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8051209                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72430.811808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72430.811808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          542                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38715500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38715500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71430.811808                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71430.811808                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           205.611213                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8051209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               542                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14854.629151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   205.611213                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102960                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102960                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51327239                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51327239                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51327803                       # number of overall hits
system.cpu.dcache.overall_hits::total        51327803                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       740489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         740489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       748343                       # number of overall misses
system.cpu.dcache.overall_misses::total        748343                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  28174746500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  28174746500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  28174746500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  28174746500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52067728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52067728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076146                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014222                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014222                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014370                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014370                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38048.838673                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38048.838673                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 37649.508982                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37649.508982                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       644238                       # number of writebacks
system.cpu.dcache.writebacks::total            644238                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35726                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35726                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35726                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       704763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       704763                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       708718                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       708718                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  25036663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  25036663500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25360756500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25360756500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013536                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013536                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013609                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013609                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35524.940299                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35524.940299                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35783.988131                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35783.988131                       # average overall mshr miss latency
system.cpu.dcache.replacements                 708205                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40699501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40699501                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11224488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11224488500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41117649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41117649                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010170                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 26843.338961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26843.338961                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2606                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       415542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       415542                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  10678442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  10678442500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010106                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 25697.625029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25697.625029                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10627738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10627738                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322341                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16950258000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16950258000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029437                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52584.865096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52584.865096                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        33120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33120                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14358221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14358221000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026413                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49644.462193                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49644.462193                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           564                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7854                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.933001                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    324093000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    324093000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469827                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81945.132743                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81945.132743                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.633481                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52036596                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            708717                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.423660                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.633481                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          158                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104861161                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104861161                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  87375610500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
