// Seed: 1555722953
module module_0 (
    output tri1 id_0
    , id_2
);
  wire id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    output wand id_0,
    output supply1 id_1,
    input tri id_2,
    input tri0 id_3,
    input wand id_4,
    output wor id_5,
    output supply1 id_6
);
  logic id_8 = id_2;
  module_0 modCall_1 (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_14 = ~id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_5,
      id_6,
      id_2,
      id_6,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1
  );
  initial begin : LABEL_0
    $clog2(91);
    ;
    id_4[-1 :-1] <= 1;
  end
endmodule
