{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715611539332 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715611539333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 16:45:39 2024 " "Processing started: Mon May 13 16:45:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715611539333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611539333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL " "Command: quartus_map --read_settings_files=on --write_settings_files=off HybridControl_theta_phi_CL -c TOP_HybridControl_theta_phi_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611539333 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715611540128 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1715611540128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debug.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 debug_display " "Found entity 1: debug_display" {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/control.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 PI " "Found entity 1: PI" {  } { { "../blocks/control.v" "" { Text "C:/FPGA/Projects/blocks/control.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548815 ""} { "Info" "ISGN_ENTITY_NAME" "2 saturation " "Found entity 2: saturation" {  } { { "../blocks/control.v" "" { Text "C:/FPGA/Projects/blocks/control.v" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/trigonometry.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/trigonometry.v" { { "Info" "ISGN_ENTITY_NAME" "1 trigonometry_deg " "Found entity 1: trigonometry_deg" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548838 ""} { "Info" "ISGN_ENTITY_NAME" "2 trigonometry_rad " "Found entity 2: trigonometry_rad" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 1155 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/regularization.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/regularization.v" { { "Info" "ISGN_ENTITY_NAME" "1 regularization_core " "Found entity 1: regularization_core" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548843 ""} { "Info" "ISGN_ENTITY_NAME" "2 regularization " "Found entity 2: regularization" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/rectifier_sensing.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/rectifier_sensing.v" { { "Info" "ISGN_ENTITY_NAME" "1 sensing_Ibat " "Found entity 1: sensing_Ibat" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548847 ""} { "Info" "ISGN_ENTITY_NAME" "2 sensing_Vbat " "Found entity 2: sensing_Vbat" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../blocks/PLL.v" "" { Text "C:/FPGA/Projects/blocks/PLL.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/manual_value_control.v 4 4 " "Found 4 design units, including 4 entities, in source file /fpga/projects/blocks/manual_value_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 value_control " "Found entity 1: value_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548859 ""} { "Info" "ISGN_ENTITY_NAME" "2 theta_control " "Found entity 2: theta_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548859 ""} { "Info" "ISGN_ENTITY_NAME" "3 phi_control " "Found entity 3: phi_control" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548859 ""} { "Info" "ISGN_ENTITY_NAME" "4 angle_control_theta_phi " "Found entity 4: angle_control_theta_phi" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta_phi.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta_phi " "Found entity 1: hybrid_control_theta_phi" {  } { { "../blocks/hybrid_control_theta_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta_phi.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548864 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "hybrid_control_theta.v(103) " "Verilog HDL information at hybrid_control_theta.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1715611548869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_theta.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_theta.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_theta " "Found entity 1: hybrid_control_theta" {  } { { "../blocks/hybrid_control_theta.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_theta.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_phi.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/hybrid_control_phi.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_phi_x " "Found entity 1: hybrid_control_phi_x" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548875 ""} { "Info" "ISGN_ENTITY_NAME" "2 hybrid_control_phi " "Found entity 2: hybrid_control_phi" {  } { { "../blocks/hybrid_control_phi.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_phi.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/hybrid_control_mixed.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/hybrid_control_mixed.v" { { "Info" "ISGN_ENTITY_NAME" "1 hybrid_control_mixed " "Found entity 1: hybrid_control_mixed" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/frequency_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/frequency_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_control " "Found entity 1: frequency_control" {  } { { "../blocks/frequency_control.v" "" { Text "C:/FPGA/Projects/blocks/frequency_control.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548886 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(190) " "Verilog HDL warning at display_7seg.v(190): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 190 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715611548890 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "display_7seg.v(309) " "Verilog HDL warning at display_7seg.v(309): extended using \"x\" or \"z\"" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 309 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1715611548891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/display_7seg.v 5 5 " "Found 5 design units, including 5 entities, in source file /fpga/projects/blocks/display_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2seg " "Found entity 1: hex2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548892 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec2hex " "Found entity 2: dec2hex" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548892 ""} { "Info" "ISGN_ENTITY_NAME" "3 dec2seg " "Found entity 3: dec2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548892 ""} { "Info" "ISGN_ENTITY_NAME" "4 num2seg " "Found entity 4: num2seg" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548892 ""} { "Info" "ISGN_ENTITY_NAME" "5 hex2seg_couple " "Found entity 5: hex2seg_couple" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/debounce.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce_core " "Found entity 1: debounce_core" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548897 ""} { "Info" "ISGN_ENTITY_NAME" "2 debounce " "Found entity 2: debounce" {  } { { "../blocks/debounce.v" "" { Text "C:/FPGA/Projects/blocks/debounce.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/dead_time.v 2 2 " "Found 2 design units, including 2 entities, in source file /fpga/projects/blocks/dead_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 dead_time_core " "Found entity 1: dead_time_core" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548901 ""} { "Info" "ISGN_ENTITY_NAME" "2 dead_time " "Found entity 2: dead_time" {  } { { "../blocks/dead_time.v" "" { Text "C:/FPGA/Projects/blocks/dead_time.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_up " "Found entity 1: counter_up" {  } { { "../blocks/counter.v" "" { Text "C:/FPGA/Projects/blocks/counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/blocks/abs.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/blocks/abs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ABS " "Found entity 1: ABS" {  } { { "../blocks/ABS.v" "" { Text "C:/FPGA/Projects/blocks/ABS.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/projects/hybridcontrol_theta_phi_ol/pll_theta_phi_ol.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_theta_phi_OL " "Found entity 1: PLL_theta_phi_OL" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611548915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611548915 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C0 hybrid_control_mixed.v(87) " "Verilog HDL Implicit Net warning at hybrid_control_mixed.v(87): created implicit net for \"C0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611548916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BUTTON button top_hybridcontrol_theta_phi_cl.v(83) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_cl.v(83): object \"BUTTON\" differs only in case from object \"button\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715611549490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw top_hybridcontrol_theta_phi_cl.v(82) " "Verilog HDL Declaration information at top_hybridcontrol_theta_phi_cl.v(82): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1715611549490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_hybridcontrol_theta_phi_cl.v 1 1 " "Using design file top_hybridcontrol_theta_phi_cl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_HybridControl_theta_phi_CL " "Found entity 1: TOP_HybridControl_theta_phi_CL" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611549492 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1715611549492 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VG top_hybridcontrol_theta_phi_cl.v(248) " "Verilog HDL Implicit Net warning at top_hybridcontrol_theta_phi_cl.v(248): created implicit net for \"VG\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 248 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549492 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP_HybridControl_theta_phi_CL " "Elaborating entity \"TOP_HybridControl_theta_phi_CL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715611549503 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAA_copy top_hybridcontrol_theta_phi_cl.v(113) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(113): object \"DAA_copy\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715611549523 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deadtime top_hybridcontrol_theta_phi_cl.v(123) " "Verilog HDL or VHDL warning at top_hybridcontrol_theta_phi_cl.v(123): object \"deadtime\" assigned a value but never read" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1715611549524 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "test top_hybridcontrol_theta_phi_cl.v(130) " "Verilog HDL warning at top_hybridcontrol_theta_phi_cl.v(130): object test used but never assigned" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 130 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715611549525 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "test 0 top_hybridcontrol_theta_phi_cl.v(130) " "Net \"test\" at top_hybridcontrol_theta_phi_cl.v(130) has no driver or initial value, using a default initial value '0'" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[35..25\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[35..25\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[23\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[23\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[21\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[21\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[19\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[19\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[17\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[17\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[15\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[15\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549541 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[13\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[13\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549542 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[11\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[11\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549542 "|TOP_HybridControl_theta_phi_CL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO0\[9..0\] top_hybridcontrol_theta_phi_cl.v(89) " "Output port \"GPIO0\[9..0\]\" at top_hybridcontrol_theta_phi_cl.v(89) has no driver" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549542 "|TOP_HybridControl_theta_phi_CL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_theta_phi_OL PLL_theta_phi_OL:PLL_inst " "Elaborating entity \"PLL_theta_phi_OL\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "PLL_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\"" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "altpll_component" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\"" {  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component " "Instantiated megafunction \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 6 " "Parameter \"clk0_multiply_by\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 50 " "Parameter \"clk2_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 500 " "Parameter \"clk3_divide_by\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 5000 " "Parameter \"clk4_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 10 " "Parameter \"clk4_duty_cycle\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 1 " "Parameter \"clk4_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbout PORT_UNUSED " "Parameter \"port_fbout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk6 PORT_UNUSED " "Parameter \"port_clk6\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk7 PORT_UNUSED " "Parameter \"port_clk7\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk8 PORT_UNUSED " "Parameter \"port_clk8\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk9 PORT_UNUSED " "Parameter \"port_clk9\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "using_fbmimicbidir_port OFF " "Parameter \"using_fbmimicbidir_port\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 10 " "Parameter \"width_clock\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611549707 ""}  } { { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611549707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611549853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611549853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hybrid_control_mixed hybrid_control_mixed:hybrid_control_mixed_inst " "Elaborating entity \"hybrid_control_mixed\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "hybrid_control_mixed_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549865 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "S3 hybrid_control_mixed.v(58) " "Verilog HDL warning at hybrid_control_mixed.v(58): object S3 used but never assigned" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 58 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1715611549869 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "31 30 hybrid_control_mixed.v(110) " "Verilog HDL assignment warning at hybrid_control_mixed.v(110): truncated value with size 31 to match size of target (30)" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549869 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "S3\[30..17\] 0 hybrid_control_mixed.v(58) " "Net \"S3\[30..17\]\" at hybrid_control_mixed.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1715611549869 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trigonometry_deg hybrid_control_mixed:hybrid_control_mixed_inst\|trigonometry_deg:trigonometry_ZVS_inst " "Elaborating entity \"trigonometry_deg\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|trigonometry_deg:trigonometry_ZVS_inst\"" {  } { { "../blocks/hybrid_control_mixed.v" "trigonometry_ZVS_inst" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549872 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(40) " "Verilog HDL Case Statement warning at trigonometry.v(40): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 40 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715611549897 "|TOP_HybridControl_theta_phi_CL|hybrid_control_theta:hybrid_control_theta_inst|trigonometry_deg:trigonometry_inst"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "trigonometry.v(585) " "Verilog HDL Case Statement warning at trigonometry.v(585): can't check case statement for completeness because the case expression has too many possible states" {  } { { "../blocks/trigonometry.v" "" { Text "C:/FPGA/Projects/blocks/trigonometry.v" 585 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1715611549897 "|TOP_HybridControl_theta_phi_CL|hybrid_control_theta:hybrid_control_theta_inst|trigonometry_deg:trigonometry_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularization hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst " "Elaborating entity \"regularization\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\"" {  } { { "../blocks/hybrid_control_mixed.v" "regularization_4bit_inst" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549920 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "o_signal\[2\] regularization.v(71) " "Output port \"o_signal\[2\]\" at regularization.v(71) has no driver" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 71 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1715611549922 "|TOP_HybridControl_theta_phi_CL|hybrid_control_phi_x:hybrid_control_inst|regularization:regularization_4bit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regularization_core hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core " "Elaborating entity \"regularization_core\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\"" {  } { { "../blocks/regularization.v" "REG\[0\].reg_core" { Text "C:/FPGA/Projects/blocks/regularization.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst\"" {  } { { "../blocks/regularization.v" "debounce_inst" { Text "C:/FPGA/Projects/blocks/regularization.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_core hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst\|debounce_core:DB\[0\].db_core " "Elaborating entity \"debounce_core\" for hierarchy \"hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|debounce:debounce_inst\|debounce_core:DB\[0\].db_core\"" {  } { { "../blocks/debounce.v" "DB\[0\].db_core" { Text "C:/FPGA/Projects/blocks/debounce.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_control value_control:phi_control " "Elaborating entity \"value_control\" for hierarchy \"value_control:phi_control\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "phi_control" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(75) " "Verilog HDL assignment warning at manual_value_control.v(75): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549944 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(82) " "Verilog HDL assignment warning at manual_value_control.v(82): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549945 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(84) " "Verilog HDL assignment warning at manual_value_control.v(84): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549945 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(88) " "Verilog HDL assignment warning at manual_value_control.v(88): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549945 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(90) " "Verilog HDL assignment warning at manual_value_control.v(90): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549945 "|TOP_HybridControl_theta_phi_CL|value_control:phi_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex value_control:phi_control\|dec2hex:dec2hex_inst " "Elaborating entity \"dec2hex\" for hierarchy \"value_control:phi_control\|dec2hex:dec2hex_inst\"" {  } { { "../blocks/manual_value_control.v" "dec2hex_inst" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg value_control:phi_control\|hex2seg:seven_segment_0_inst " "Elaborating entity \"hex2seg\" for hierarchy \"value_control:phi_control\|hex2seg:seven_segment_0_inst\"" {  } { { "../blocks/manual_value_control.v" "seven_segment_0_inst" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "value_control value_control:delta_control " "Elaborating entity \"value_control\" for hierarchy \"value_control:delta_control\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta_control" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(75) " "Verilog HDL assignment warning at manual_value_control.v(75): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549960 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(82) " "Verilog HDL assignment warning at manual_value_control.v(82): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549960 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(84) " "Verilog HDL assignment warning at manual_value_control.v(84): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549960 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(88) " "Verilog HDL assignment warning at manual_value_control.v(88): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549960 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 manual_value_control.v(90) " "Verilog HDL assignment warning at manual_value_control.v(90): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/manual_value_control.v" "" { Text "C:/FPGA/Projects/blocks/manual_value_control.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611549960 "|TOP_HybridControl_theta_phi_CL|value_control:delta_control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PI PI:PI_inst " "Elaborating entity \"PI\" for hierarchy \"PI:PI_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "PI_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saturation saturation:sat_test " "Elaborating entity \"saturation\" for hierarchy \"saturation:sat_test\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "sat_test" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_1 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_1\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_1" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_1\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_1\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_2 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_2\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_2" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_2\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_2\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_4 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_4\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_4" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_4\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_4\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611549996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time dead_time:dead_time_inst_6 " "Elaborating entity \"dead_time\" for hierarchy \"dead_time:dead_time_inst_6\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "dead_time_inst_6" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dead_time_core dead_time:dead_time_inst_6\|dead_time_core:DT\[0\].dt_core " "Elaborating entity \"dead_time_core\" for hierarchy \"dead_time:dead_time_inst_6\|dead_time_core:DT\[0\].dt_core\"" {  } { { "../blocks/dead_time.v" "DT\[0\].dt_core" { Text "C:/FPGA/Projects/blocks/dead_time.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_4bit_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_4bit_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "debounce_4bit_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce_core debounce:debounce_4bit_inst\|debounce_core:DB\[0\].db_core " "Elaborating entity \"debounce_core\" for hierarchy \"debounce:debounce_4bit_inst\|debounce_core:DB\[0\].db_core\"" {  } { { "../blocks/debounce.v" "DB\[0\].db_core" { Text "C:/FPGA/Projects/blocks/debounce.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_up counter_up:counter_up_inst " "Elaborating entity \"counter_up\" for hierarchy \"counter_up:counter_up_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "counter_up_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensing_Ibat sensing_Ibat:sensing_Ibat_inst " "Elaborating entity \"sensing_Ibat\" for hierarchy \"sensing_Ibat:sensing_Ibat_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "sensing_Ibat_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550022 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rectifier_sensing.v(40) " "Verilog HDL assignment warning at rectifier_sensing.v(40): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611550024 "|TOP_HybridControl_theta_phi_CL|sensing_Ibat:sensing_Ibat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2seg_couple sensing_Ibat:sensing_Ibat_inst\|hex2seg_couple:IbatHEX2display " "Elaborating entity \"hex2seg_couple\" for hierarchy \"sensing_Ibat:sensing_Ibat_inst\|hex2seg_couple:IbatHEX2display\"" {  } { { "../blocks/rectifier_sensing.v" "IbatHEX2display" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "num2seg sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat " "Elaborating entity \"num2seg\" for hierarchy \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\"" {  } { { "../blocks/rectifier_sensing.v" "num2seg_Ibat" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensing_Vbat sensing_Vbat:sensing_Vbat_inst " "Elaborating entity \"sensing_Vbat\" for hierarchy \"sensing_Vbat:sensing_Vbat_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "sensing_Vbat_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550041 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rectifier_sensing.v(96) " "Verilog HDL assignment warning at rectifier_sensing.v(96): truncated value with size 32 to match size of target (8)" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1715611550043 "|TOP_HybridControl_theta_phi_CL|sensing_Vbat:sensing_Vbat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debug_display debug_display:debug_display_inst " "Elaborating entity \"debug_display\" for hierarchy \"debug_display:debug_display_inst\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "debug_display_inst" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611550055 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "debug.v(35) " "Verilog HDL Case Statement information at debug.v(35): all case item expressions in this case statement are onehot" {  } { { "../blocks/debug.v" "" { Text "C:/FPGA/Projects/blocks/debug.v" 35 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1715611550057 "|TOP_HybridControl_theta_phi_CL|debug_display:debug_display_inst"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[31\] " "Net \"delta\[31\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[31\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[30\] " "Net \"delta\[30\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[30\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[29\] " "Net \"delta\[29\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[29\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[28\] " "Net \"delta\[28\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[28\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[27\] " "Net \"delta\[27\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[27\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[26\] " "Net \"delta\[26\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[26\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[25\] " "Net \"delta\[25\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[25\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[24\] " "Net \"delta\[24\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[24\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[23\] " "Net \"delta\[23\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[23\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[22\] " "Net \"delta\[22\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[22\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[21\] " "Net \"delta\[21\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[21\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[20\] " "Net \"delta\[20\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[20\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[19\] " "Net \"delta\[19\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[19\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[18\] " "Net \"delta\[18\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[18\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[17\] " "Net \"delta\[17\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[17\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[16\] " "Net \"delta\[16\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[16\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[15\] " "Net \"delta\[15\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[15\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[14\] " "Net \"delta\[14\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[14\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[13\] " "Net \"delta\[13\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[13\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[12\] " "Net \"delta\[12\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[12\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[11\] " "Net \"delta\[11\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[11\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[10\] " "Net \"delta\[10\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[10\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[9\] " "Net \"delta\[9\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[9\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[8\] " "Net \"delta\[8\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[8\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550393 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715611550393 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[31\] " "Net \"delta\[31\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[31\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[30\] " "Net \"delta\[30\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[30\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[29\] " "Net \"delta\[29\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[29\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[28\] " "Net \"delta\[28\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[28\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[27\] " "Net \"delta\[27\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[27\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[26\] " "Net \"delta\[26\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[26\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[25\] " "Net \"delta\[25\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[25\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[24\] " "Net \"delta\[24\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[24\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[23\] " "Net \"delta\[23\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[23\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[22\] " "Net \"delta\[22\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[22\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[21\] " "Net \"delta\[21\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[21\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[20\] " "Net \"delta\[20\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[20\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[19\] " "Net \"delta\[19\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[19\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[18\] " "Net \"delta\[18\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[18\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[17\] " "Net \"delta\[17\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[17\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[16\] " "Net \"delta\[16\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[16\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[15\] " "Net \"delta\[15\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[15\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[14\] " "Net \"delta\[14\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[14\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[13\] " "Net \"delta\[13\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[13\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[12\] " "Net \"delta\[12\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[12\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[11\] " "Net \"delta\[11\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[11\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[10\] " "Net \"delta\[10\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[10\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[9\] " "Net \"delta\[9\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[9\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "delta\[8\] " "Net \"delta\[8\]\" is missing source, defaulting to GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "delta\[8\]" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 133 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1715611550397 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1715611550397 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[1\].reg_core\|o_signal " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[1\].reg_core\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1715611550995 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[1].reg_core|o_signal"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|o_signal " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|regularization:regularization_4bit_inst\|regularization_core:REG\[0\].reg_core\|o_signal" {  } { { "../blocks/regularization.v" "" { Text "C:/FPGA/Projects/blocks/regularization.v" 24 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1715611550995 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|regularization:regularization_4bit_inst|regularization_core:REG[0].reg_core|o_signal"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1715611550995 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"sensing_Vbat:sensing_Vbat_inst\|num2seg:num2seg_Vbat\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"sensing_Ibat:sensing_Ibat_inst\|num2seg:num2seg_Ibat\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"value_control:delta_control\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[0\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[0\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[1\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[1\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[2\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[2\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[3\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[3\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[4\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[4\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[5\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[5\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[6\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[6\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[7\] " "Converted tri-state buffer \"value_control:phi_control\|dec2hex:dec2hex_inst\|o_seg\[7\]\" feeding internal logic into a wire" {  } { { "../blocks/display_7seg.v" "" { Text "C:/FPGA/Projects/blocks/display_7seg.v" 80 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1715611551065 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1715611551065 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_OR~0 " "Found clock multiplexer hybrid_control_mixed:hybrid_control_mixed_inst\|CLK_jump_OR~0" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 66 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1715611551941 "|TOP_HybridControl_theta_phi_CL|hybrid_control_mixed:hybrid_control_mixed_inst|CLK_jump_OR~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1715611551941 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sensing_Vbat:sensing_Vbat_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensing_Vbat:sensing_Vbat_inst\|Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "Mult0" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult0\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult0" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sensing_Ibat:sensing_Ibat_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sensing_Ibat:sensing_Ibat_inst\|Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "Mult0" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult2\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult2" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult1\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult1" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 174 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult3\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult3" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult4\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult4" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "hybrid_control_mixed:hybrid_control_mixed_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"hybrid_control_mixed:hybrid_control_mixed_inst\|Mult5\"" {  } { { "../blocks/hybrid_control_mixed.v" "Mult5" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611558061 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1715611558061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 12 " "Parameter \"LPM_WIDTHP\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 12 " "Parameter \"LPM_WIDTHR\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558180 ""}  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611558180 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558273 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558319 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7ch " "Found entity 1: add_sub_7ch" {  } { { "db/add_sub_7ch.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_7ch.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611558508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611558508 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensing_Vbat:sensing_Vbat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 96 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611558569 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611558569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558584 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9hh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9hh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9hh " "Found entity 1: add_sub_9hh" {  } { { "db/add_sub_9hh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_9hh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611558713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611558713 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f6h " "Found entity 1: add_sub_f6h" {  } { { "db/add_sub_f6h.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_f6h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611558842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611558842 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558850 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dhh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dhh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dhh " "Found entity 1: add_sub_dhh" {  } { { "db/add_sub_dhh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_dhh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611558965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611558965 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 173 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611558973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559035 ""}  } { { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611559035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idh " "Found entity 1: add_sub_idh" {  } { { "db/add_sub_idh.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/add_sub_idh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611559301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611559301 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sensing_Ibat:sensing_Ibat_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../blocks/rectifier_sensing.v" "" { Text "C:/FPGA/Projects/blocks/rectifier_sensing.v" 43 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559340 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611559340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q2t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q2t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q2t " "Found entity 1: mult_q2t" {  } { { "db/mult_q2t.tdf" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/mult_q2t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715611559470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611559470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 174 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559487 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 174 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611559487 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4\"" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611559551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"hybrid_control_mixed:hybrid_control_mixed_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 22 " "Parameter \"LPM_WIDTHA\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 33 " "Parameter \"LPM_WIDTHR\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1715611559551 ""}  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 178 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1715611559551 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1715611560956 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_N\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 60 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715611561090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_A_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_A_P\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 61 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715611561090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_N " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_N\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 62 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715611561090 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "FPGA_CLK_B_P " "Inserted always-enabled tri-state buffer between \"FPGA_CLK_B_P\" and its non-tri-state driver." {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 63 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1715611561090 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1715611561090 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SCLK VCC pin " "The pin \"AD_SCLK\" is fed by VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 54 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1715611561090 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "AD_SDIO GND pin " "The pin \"AD_SDIO\" is fed by GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 55 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1715611561090 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1715611561090 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AD_SCLK~synth " "Node \"AD_SCLK~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611604349 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_N~synth " "Node \"FPGA_CLK_A_N~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611604349 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_A_P~synth " "Node \"FPGA_CLK_A_P~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611604349 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_N~synth " "Node \"FPGA_CLK_B_N~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611604349 ""} { "Warning" "WMLS_MLS_NODE_NAME" "FPGA_CLK_B_P~synth " "Node \"FPGA_CLK_B_P~synth\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 63 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611604349 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1715611604349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[3\] GND " "Pin \"DA\[3\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[4\] GND " "Pin \"DA\[4\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[5\] GND " "Pin \"DA\[5\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[6\] GND " "Pin \"DA\[6\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[9\] GND " "Pin \"DA\[9\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[10\] GND " "Pin \"DA\[10\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[11\] GND " "Pin \"DA\[11\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[12\] GND " "Pin \"DA\[12\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DA\[13\] GND " "Pin \"DA\[13\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_OE GND " "Pin \"ADA_OE\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|ADA_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADA_SPI_CS VCC " "Pin \"ADA_SPI_CS\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|ADA_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_OE GND " "Pin \"ADB_OE\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 58 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|ADB_OE"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADB_SPI_CS VCC " "Pin \"ADB_SPI_CS\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|ADB_SPI_CS"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[7\] GND " "Pin \"EX\[7\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|EX[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "EX\[8\] GND " "Pin \"EX\[8\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 80 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|EX[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG0\[7\] VCC " "Pin \"SEG0\[7\]\" is stuck at VCC" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|SEG0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[0\] GND " "Pin \"GPIO0\[0\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[1\] GND " "Pin \"GPIO0\[1\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[2\] GND " "Pin \"GPIO0\[2\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[3\] GND " "Pin \"GPIO0\[3\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[4\] GND " "Pin \"GPIO0\[4\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[5\] GND " "Pin \"GPIO0\[5\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[6\] GND " "Pin \"GPIO0\[6\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[7\] GND " "Pin \"GPIO0\[7\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[8\] GND " "Pin \"GPIO0\[8\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[9\] GND " "Pin \"GPIO0\[9\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[11\] GND " "Pin \"GPIO0\[11\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[13\] GND " "Pin \"GPIO0\[13\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[15\] GND " "Pin \"GPIO0\[15\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[17\] GND " "Pin \"GPIO0\[17\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[19\] GND " "Pin \"GPIO0\[19\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[21\] GND " "Pin \"GPIO0\[21\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[23\] GND " "Pin \"GPIO0\[23\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[25\] GND " "Pin \"GPIO0\[25\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[26\] GND " "Pin \"GPIO0\[26\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[27\] GND " "Pin \"GPIO0\[27\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[28\] GND " "Pin \"GPIO0\[28\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[29\] GND " "Pin \"GPIO0\[29\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[30\] GND " "Pin \"GPIO0\[30\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[31\] GND " "Pin \"GPIO0\[31\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[32\] GND " "Pin \"GPIO0\[32\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[33\] GND " "Pin \"GPIO0\[33\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[34\] GND " "Pin \"GPIO0\[34\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO0\[35\] GND " "Pin \"GPIO0\[35\]\" is stuck at GND" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1715611604351 "|TOP_HybridControl_theta_phi_CL|GPIO0[35]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1715611604351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715611604841 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "hybrid_control_mixed:hybrid_control_mixed_inst\|counter\[1\] High " "Register hybrid_control_mixed:hybrid_control_mixed_inst\|counter\[1\] will power up to High" {  } { { "../blocks/hybrid_control_mixed.v" "" { Text "C:/FPGA/Projects/blocks/hybrid_control_mixed.v" 167 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1715611609108 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1715611609108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg " "Generated suppressed messages file C:/FPGA/Projects/HybridControl_theta_phi_CL/output_files/TOP_HybridControl_theta_phi_CL.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611621867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715611622535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715611622535 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 268 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1715611622766 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"PLL_theta_phi_OL:PLL_inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/fpga/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "../HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_OL/PLL_theta_phi_OL.v" 117 0 0 } } { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 268 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1715611622766 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADA_OR " "No output dependent on input pin \"ADA_OR\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611623173 "|TOP_HybridControl_theta_phi_CL|ADA_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADB_OR " "No output dependent on input pin \"ADB_OR\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611623173 "|TOP_HybridControl_theta_phi_CL|ADB_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "top_hybridcontrol_theta_phi_cl.v" "" { Text "C:/FPGA/Projects/HybridControl_theta_phi_CL/top_hybridcontrol_theta_phi_cl.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1715611623173 "|TOP_HybridControl_theta_phi_CL|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1715611623173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2792 " "Implemented 2792 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715611623204 ""} { "Info" "ICUT_CUT_TM_OPINS" "111 " "Implemented 111 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715611623204 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "6 " "Implemented 6 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1715611623204 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2590 " "Implemented 2590 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715611623204 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1715611623204 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1715611623204 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715611623204 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715611623311 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 16:47:03 2024 " "Processing ended: Mon May 13 16:47:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715611623311 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715611623311 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715611623311 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715611623311 ""}
