/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [11:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  reg [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [16:0] celloutsig_0_6z;
  reg [28:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire [18:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [15:0] celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [20:0] celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [10:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = !(celloutsig_0_2z ? in_data[94] : celloutsig_0_1z);
  assign celloutsig_0_1z = !(celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_24z = ~celloutsig_0_12z[0];
  assign celloutsig_1_11z = celloutsig_1_6z[3] | ~(celloutsig_1_6z[1]);
  assign celloutsig_0_20z = ~(celloutsig_0_1z ^ celloutsig_0_14z[1]);
  assign celloutsig_1_12z = { celloutsig_1_1z[8:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_8z } & { celloutsig_1_3z[8:4], celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_9z = { celloutsig_0_7z[20:7], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z } & { celloutsig_0_6z[16:6], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_9z = in_data[113:104] / { 1'h1, celloutsig_1_3z[9:2], celloutsig_1_4z };
  assign celloutsig_1_10z = { celloutsig_1_9z[5:2], celloutsig_1_5z } / { 1'h1, celloutsig_1_6z[2:0], in_data[96] };
  assign celloutsig_1_19z = celloutsig_1_10z[4:1] / { 1'h1, celloutsig_1_12z[9:7] };
  assign celloutsig_0_12z = { celloutsig_0_3z[4], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z } / { 1'h1, celloutsig_0_7z[26:23] };
  assign celloutsig_0_17z = celloutsig_0_10z[8:5] / { 1'h1, in_data[45:43] };
  assign celloutsig_1_4z = { celloutsig_1_1z[9:0], celloutsig_1_2z } > { in_data[186:179], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_15z = { celloutsig_1_7z[8:1], celloutsig_1_8z, celloutsig_1_4z } > { in_data[155:154], celloutsig_1_4z, celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_9z[18:13] > { celloutsig_0_12z, celloutsig_0_11z };
  assign celloutsig_1_5z = celloutsig_1_1z[7:4] <= { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_15z = { celloutsig_0_7z[23:9], celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_4z } <= { celloutsig_0_7z[24:2], celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_3z[6:0], celloutsig_1_2z } < celloutsig_1_3z[9:2];
  assign celloutsig_1_14z = celloutsig_1_9z[5:1] < celloutsig_1_13z[13:9];
  assign celloutsig_0_23z = { in_data[56:50], celloutsig_0_20z, celloutsig_0_0z } < { celloutsig_0_17z[3:2], celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[72:65] < { in_data[92:87], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_8z = - { celloutsig_0_7z[24:11], celloutsig_0_4z };
  assign celloutsig_0_30z = celloutsig_0_8z[8:0] !== { celloutsig_0_10z[7:0], celloutsig_0_15z };
  assign celloutsig_1_2z = in_data[107:98] !== { in_data[174:166], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[55] & in_data[73];
  assign celloutsig_1_0z = in_data[156] & in_data[179];
  assign celloutsig_0_11z = ~^ { celloutsig_0_6z[10:6], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_29z = ~^ { celloutsig_0_14z[3], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_4z = ^ { celloutsig_0_3z[3:0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_13z = in_data[137:124] << { celloutsig_1_1z[3:1], celloutsig_1_3z };
  assign celloutsig_1_18z = in_data[150:145] <<< { celloutsig_1_17z[7:3], celloutsig_1_4z };
  assign celloutsig_1_3z = { in_data[105:98], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z } >>> { celloutsig_1_1z[9:1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = { celloutsig_1_1z[9:2], celloutsig_1_5z, celloutsig_1_4z } >>> { celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[140:130] >>> { in_data[104:96], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[190:186] - celloutsig_1_1z[9:5];
  assign celloutsig_1_17z = { celloutsig_1_3z[7:2], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_15z, celloutsig_1_15z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_10z } - { celloutsig_1_1z[10:7], celloutsig_1_0z, celloutsig_1_12z };
  assign celloutsig_0_14z = celloutsig_0_9z[5:1] - { celloutsig_0_12z[4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_13z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_3z = 7'h00;
    else if (clkin_data[0]) celloutsig_0_3z = { in_data[16:14], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 17'h00000;
    else if (!clkin_data[32]) celloutsig_0_6z = { in_data[41:28], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_7z = 29'h00000000;
    else if (clkin_data[32]) celloutsig_0_7z = { in_data[25:2], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_10z = 12'h000;
    else if (clkin_data[0]) celloutsig_0_10z = { celloutsig_0_9z[15:13], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign { out_data[133:128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
