<stg><name>rasterization1_odd_m</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:0  %triangle_2d_z_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_z_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_z_V_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:1  %triangle_2d_y2_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y2_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_y2_V_rea"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:2  %triangle_2d_x2_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x2_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_x2_V_rea"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:3  %triangle_2d_y1_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y1_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_y1_V_rea"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:4  %triangle_2d_x1_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x1_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_x1_V_rea"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:5  %triangle_2d_y0_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_y0_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_y0_V_rea"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
codeRepl:6  %triangle_2d_x0_V_rea = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %triangle_2d_x0_V)

]]></Node>
<StgValue><ssdm name="triangle_2d_x0_V_rea"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:7  %lhs_V_1 = zext i8 %triangle_2d_x2_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:8  %rhs_V_1 = zext i8 %triangle_2d_x0_V_rea to i9

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:9  %ret_V_1 = sub i9 %lhs_V_1, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:10  %lhs_V_2 = zext i8 %triangle_2d_y1_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:11  %rhs_V_2 = zext i8 %triangle_2d_y0_V_rea to i9

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:12  %ret_V_2 = sub i9 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_2"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="18" op_0_bw="9">
<![CDATA[
codeRepl:13  %lhs_V_3 = sext i9 %ret_V_1 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="9">
<![CDATA[
codeRepl:14  %rhs_V_3 = sext i9 %ret_V_2 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:15  %ret_V_3 = mul i18 %rhs_V_3, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_3"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="17" op_0_bw="18">
<![CDATA[
codeRepl:16  %trunc_ln1352 = trunc i18 %ret_V_3 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln1352"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:17  %lhs_V_4 = zext i8 %triangle_2d_y2_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:18  %ret_V_4 = sub i9 %lhs_V_4, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="8">
<![CDATA[
codeRepl:19  %lhs_V_5 = zext i8 %triangle_2d_x1_V_rea to i9

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
codeRepl:20  %ret_V_5 = sub i9 %lhs_V_5, %rhs_V_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="9">
<![CDATA[
codeRepl:21  %lhs_V_6 = sext i9 %ret_V_4 to i18

]]></Node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="9">
<![CDATA[
codeRepl:22  %rhs_V_4 = sext i9 %ret_V_5 to i18

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:23  %ret_V_6 = mul i18 %rhs_V_4, %lhs_V_6

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="17" op_0_bw="18">
<![CDATA[
codeRepl:24  %trunc_ln1352_1 = trunc i18 %ret_V_6 to i17

]]></Node>
<StgValue><ssdm name="trunc_ln1352_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
codeRepl:25  %ret_V_7 = sub i18 %ret_V_3, %ret_V_6

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
codeRepl:26  %icmp_ln209 = icmp eq i17 %trunc_ln1352, %trunc_ln1352_1

]]></Node>
<StgValue><ssdm name="icmp_ln209"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:27  %max_min_V_0_load = load i8* @max_min_V_0, align 1

]]></Node>
<StgValue><ssdm name="max_min_V_0_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:28  %max_min_V_1_load = load i8* @max_min_V_1, align 1

]]></Node>
<StgValue><ssdm name="max_min_V_1_load"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8">
<![CDATA[
codeRepl:29  %max_min_V_2_load = load i8* @max_min_V_2, align 1

]]></Node>
<StgValue><ssdm name="max_min_V_2_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:30  br i1 %icmp_ln209, label %0, label %._crit_edge887_ifconv

]]></Node>
<StgValue><ssdm name="br_ln209"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
._crit_edge887_ifconv:0  %tmp = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %ret_V_7, i32 17)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="write_ln215"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:1  %triangle_2d_same_x0_s = select i1 %tmp, i8 %triangle_2d_x1_V_rea, i8 %triangle_2d_x0_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x0_s"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:2  %triangle_2d_same_y0_s = select i1 %tmp, i8 %triangle_2d_y1_V_rea, i8 %triangle_2d_y0_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y0_s"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:3  %triangle_2d_same_x1_s = select i1 %tmp, i8 %triangle_2d_x0_V_rea, i8 %triangle_2d_x1_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_same_x1_s"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:4  %triangle_2d_same_y1_s = select i1 %tmp, i8 %triangle_2d_y0_V_rea, i8 %triangle_2d_y1_V_rea

]]></Node>
<StgValue><ssdm name="triangle_2d_same_y1_s"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
._crit_edge887_ifconv:45  %p_Result_2 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %triangle_2d_same_x1_s, i8 %triangle_2d_same_y0_s, i8 %triangle_2d_same_x0_s, i8 0)

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge887_ifconv:46  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_2)

]]></Node>
<StgValue><ssdm name="write_ln265"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:5  %icmp_ln887 = icmp ult i8 %triangle_2d_same_x0_s, %triangle_2d_same_x1_s

]]></Node>
<StgValue><ssdm name="icmp_ln887"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:6  %icmp_ln887_1 = icmp ult i8 %triangle_2d_same_x0_s, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln887_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:7  %select_ln120 = select i1 %icmp_ln887_1, i8 %triangle_2d_same_x0_s, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:8  %icmp_ln887_2 = icmp ult i8 %triangle_2d_same_x1_s, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln887_2"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:9  %select_ln127 = select i1 %icmp_ln887_2, i8 %triangle_2d_same_x1_s, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln127"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:10  %select_ln887 = select i1 %icmp_ln887, i8 %select_ln120, i8 %select_ln127

]]></Node>
<StgValue><ssdm name="select_ln887"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:11  store i8 %select_ln887, i8* @max_min_V_0, align 1

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:12  %icmp_ln895 = icmp ugt i8 %triangle_2d_same_x0_s, %triangle_2d_same_x1_s

]]></Node>
<StgValue><ssdm name="icmp_ln895"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:13  %icmp_ln895_1 = icmp ugt i8 %triangle_2d_same_x0_s, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln895_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:14  %select_ln101 = select i1 %icmp_ln895_1, i8 %triangle_2d_same_x0_s, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln101"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:15  %icmp_ln895_2 = icmp ugt i8 %triangle_2d_same_x1_s, %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln895_2"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:16  %select_ln108 = select i1 %icmp_ln895_2, i8 %triangle_2d_same_x1_s, i8 %triangle_2d_x2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:17  %select_ln895 = select i1 %icmp_ln895, i8 %select_ln101, i8 %select_ln108

]]></Node>
<StgValue><ssdm name="select_ln895"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:18  store i8 %select_ln895, i8* @max_min_V_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:19  %icmp_ln887_3 = icmp ult i8 %triangle_2d_same_y0_s, %triangle_2d_same_y1_s

]]></Node>
<StgValue><ssdm name="icmp_ln887_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:20  %icmp_ln887_4 = icmp ult i8 %triangle_2d_same_y0_s, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln887_4"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:21  %select_ln120_1 = select i1 %icmp_ln887_4, i8 %triangle_2d_same_y0_s, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:22  %icmp_ln887_5 = icmp ult i8 %triangle_2d_same_y1_s, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln887_5"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:23  %select_ln127_1 = select i1 %icmp_ln887_5, i8 %triangle_2d_same_y1_s, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln127_1"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:24  %select_ln887_1 = select i1 %icmp_ln887_3, i8 %select_ln120_1, i8 %select_ln127_1

]]></Node>
<StgValue><ssdm name="select_ln887_1"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:25  store i8 %select_ln887_1, i8* @max_min_V_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln253"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:26  %icmp_ln895_3 = icmp ugt i8 %triangle_2d_same_y0_s, %triangle_2d_same_y1_s

]]></Node>
<StgValue><ssdm name="icmp_ln895_3"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:27  %icmp_ln895_4 = icmp ugt i8 %triangle_2d_same_y0_s, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln895_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:28  %select_ln101_1 = select i1 %icmp_ln895_4, i8 %triangle_2d_same_y0_s, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln101_1"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:29  %icmp_ln895_5 = icmp ugt i8 %triangle_2d_same_y1_s, %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="icmp_ln895_5"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:30  %select_ln108_1 = select i1 %icmp_ln895_5, i8 %triangle_2d_same_y1_s, i8 %triangle_2d_y2_V_rea

]]></Node>
<StgValue><ssdm name="select_ln108_1"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge887_ifconv:31  %select_ln895_1 = select i1 %icmp_ln895_3, i8 %select_ln101_1, i8 %select_ln108_1

]]></Node>
<StgValue><ssdm name="select_ln895_1"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:32  store i8 %select_ln895_1, i8* @max_min_V_3, align 1

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
._crit_edge887_ifconv:47  %p_Result_3 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 %triangle_2d_z_V_read, i8 %triangle_2d_y2_V_rea, i8 %triangle_2d_x2_V_rea, i8 %triangle_2d_same_y1_s)

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge887_ifconv:48  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_3)

]]></Node>
<StgValue><ssdm name="write_ln271"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:33  %sub_ln214 = sub i8 %select_ln895, %select_ln887

]]></Node>
<StgValue><ssdm name="sub_ln214"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge887_ifconv:34  store i8 %sub_ln214, i8* @max_min_V_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln255"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge887_ifconv:35  %lhs_V = zext i8 %select_ln895 to i9

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge887_ifconv:36  %rhs_V = zext i8 %select_ln887 to i9

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge887_ifconv:37  %ret_V = sub i9 %lhs_V, %rhs_V

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge887_ifconv:38  %lhs_V_7 = zext i8 %select_ln895_1 to i9

]]></Node>
<StgValue><ssdm name="lhs_V_7"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge887_ifconv:39  %rhs_V_5 = zext i8 %select_ln887_1 to i9

]]></Node>
<StgValue><ssdm name="rhs_V_5"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge887_ifconv:40  %ret_V_8 = sub i9 %lhs_V_7, %rhs_V_5

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge887_ifconv:41  %sext_ln214 = sext i9 %ret_V to i16

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge887_ifconv:42  %sext_ln214_1 = sext i9 %ret_V_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln214_1"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge887_ifconv:43  %mul_ln214 = mul i16 %sext_ln214_1, %sext_ln214

]]></Node>
<StgValue><ssdm name="mul_ln214"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge887_ifconv:44  store i16 %mul_ln214, i16* @max_index_V_0, align 2

]]></Node>
<StgValue><ssdm name="store_ln258"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="16">
<![CDATA[
._crit_edge887_ifconv:49  %p_Result_4 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16(i8 %select_ln895, i8 %select_ln887, i16 %mul_ln214)

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge887_ifconv:50  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_4)

]]></Node>
<StgValue><ssdm name="write_ln276"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
._crit_edge887_ifconv:51  %p_Result_5 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 0, i8 %sub_ln214, i8 %select_ln895_1, i8 %select_ln887_1)

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge887_ifconv:52  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_5)

]]></Node>
<StgValue><ssdm name="write_ln282"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln209" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge887_ifconv:53  br label %1

]]></Node>
<StgValue><ssdm name="br_ln283"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln284"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 undef)

]]></Node>
<StgValue><ssdm name="write_ln221"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="16">
<![CDATA[
:2  %max_index_V_0_load = load i16* @max_index_V_0, align 2

]]></Node>
<StgValue><ssdm name="max_index_V_0_load"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="16">
<![CDATA[
:3  %p_Result_s = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i16(i8 %max_min_V_1_load, i8 %max_min_V_0_load, i16 %max_index_V_0_load)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_s)

]]></Node>
<StgValue><ssdm name="write_ln226"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8">
<![CDATA[
:5  %max_min_V_3_load = load i8* @max_min_V_3, align 1

]]></Node>
<StgValue><ssdm name="max_min_V_3_load"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8">
<![CDATA[
:6  %max_min_V_4_load = load i8* @max_min_V_4, align 1

]]></Node>
<StgValue><ssdm name="max_min_V_4_load"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:7  %p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8(i8 0, i8 %max_min_V_4_load, i8 %max_min_V_3_load, i8 %max_min_V_2_load)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %Output_1_V_V, i32 %p_Result_1)

]]></Node>
<StgValue><ssdm name="write_ln232"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name="br_ln233"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
