Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed May 18 08:49:33 2022
| Host         : lam running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file s002_blink_timing.rpt
| Design       : s002_blink
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.200        0.000                      0                   66        0.205        0.000                      0                   66        2.844        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk156_p  {0.000 3.194}        6.389           156.519         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk156_p            4.200        0.000                      0                   66        0.205        0.000                      0                   66        2.844        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk156_p
  To Clock:  clk156_p

Setup :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.844ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.352ns (16.272%)  route 1.811ns (83.728%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.301 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          1.067     6.367    counter[31]_i_4_n_0
    SLICE_X151Y98        LUT5 (Prop_lut5_I2_O)        0.043     6.410 r  counter[30]_i_1/O
                         net (fo=1, routed)           0.000     6.410    counter[30]
    SLICE_X151Y98        FDRE                                         r  counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.563    10.301    sys_clk_BUFG
    SLICE_X151Y98        FDRE                                         r  counter_reg[30]/C
                         clock pessimism              0.311    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X151Y98        FDRE (Setup_fdre_C_D)        0.034    10.611    counter_reg[30]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.352ns (16.979%)  route 1.721ns (83.021%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.299 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.977     6.277    counter[31]_i_4_n_0
    SLICE_X149Y98        LUT5 (Prop_lut5_I2_O)        0.043     6.320 r  counter[31]_i_1/O
                         net (fo=1, routed)           0.000     6.320    counter[31]
    SLICE_X149Y98        FDRE                                         r  counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.561    10.299    sys_clk_BUFG
    SLICE_X149Y98        FDRE                                         r  counter_reg[31]/C
                         clock pessimism              0.288    10.587    
                         clock uncertainty           -0.035    10.552    
    SLICE_X149Y98        FDRE (Setup_fdre_C_D)        0.034    10.586    counter_reg[31]
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -6.320    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 0.352ns (16.970%)  route 1.722ns (83.030%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.301 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.978     6.278    counter[31]_i_4_n_0
    SLICE_X151Y98        LUT5 (Prop_lut5_I2_O)        0.043     6.321 r  counter[29]_i_1/O
                         net (fo=1, routed)           0.000     6.321    counter[29]
    SLICE_X151Y98        FDRE                                         r  counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.563    10.301    sys_clk_BUFG
    SLICE_X151Y98        FDRE                                         r  counter_reg[29]/C
                         clock pessimism              0.311    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X151Y98        FDRE (Setup_fdre_C_D)        0.033    10.610    counter_reg[29]
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.294ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.352ns (17.011%)  route 1.717ns (82.989%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.301 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.973     6.273    counter[31]_i_4_n_0
    SLICE_X151Y98        LUT5 (Prop_lut5_I2_O)        0.043     6.316 r  counter[28]_i_1/O
                         net (fo=1, routed)           0.000     6.316    counter[28]
    SLICE_X151Y98        FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.563    10.301    sys_clk_BUFG
    SLICE_X151Y98        FDRE                                         r  counter_reg[28]/C
                         clock pessimism              0.311    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X151Y98        FDRE (Setup_fdre_C_D)        0.034    10.611    counter_reg[28]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -6.316    
  -------------------------------------------------------------------
                         slack                                  4.294    

Slack (MET) :             4.296ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.068ns  (logic 0.352ns (17.021%)  route 1.716ns (82.979%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.301 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.972     6.272    counter[31]_i_4_n_0
    SLICE_X151Y97        LUT5 (Prop_lut5_I2_O)        0.043     6.315 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     6.315    counter[27]
    SLICE_X151Y97        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.563    10.301    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  counter_reg[27]/C
                         clock pessimism              0.311    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X151Y97        FDRE (Setup_fdre_C_D)        0.034    10.611    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  4.296    

Slack (MET) :             4.355ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.309ns (15.408%)  route 1.696ns (84.592%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.299 - 6.389 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.701     4.248    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y97        FDRE (Prop_fdre_C_Q)         0.223     4.471 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.740     5.211    counter_reg_n_0_[27]
    SLICE_X151Y97        LUT5 (Prop_lut5_I0_O)        0.043     5.254 r  counter[31]_i_3/O
                         net (fo=32, routed)          0.956     6.211    counter[31]_i_3_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I1_O)        0.043     6.254 r  counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.254    counter[3]
    SLICE_X151Y91        FDRE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.561    10.299    sys_clk_BUFG
    SLICE_X151Y91        FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.311    10.610    
                         clock uncertainty           -0.035    10.575    
    SLICE_X151Y91        FDRE (Setup_fdre_C_D)        0.034    10.609    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.609    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  4.355    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.352ns (17.787%)  route 1.627ns (82.213%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.301 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.883     6.183    counter[31]_i_4_n_0
    SLICE_X151Y97        LUT5 (Prop_lut5_I2_O)        0.043     6.226 r  counter[26]_i_1/O
                         net (fo=1, routed)           0.000     6.226    counter[26]
    SLICE_X151Y97        FDRE                                         r  counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.563    10.301    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  counter_reg[26]/C
                         clock pessimism              0.311    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X151Y97        FDRE (Setup_fdre_C_D)        0.033    10.610    counter_reg[26]
  -------------------------------------------------------------------
                         required time                         10.610    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.399ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.352ns (17.916%)  route 1.613ns (82.084%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.301 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.868     6.169    counter[31]_i_4_n_0
    SLICE_X151Y96        LUT5 (Prop_lut5_I2_O)        0.043     6.212 r  counter[23]_i_1/O
                         net (fo=1, routed)           0.000     6.212    counter[23]
    SLICE_X151Y96        FDRE                                         r  counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.563    10.301    sys_clk_BUFG
    SLICE_X151Y96        FDRE                                         r  counter_reg[23]/C
                         clock pessimism              0.311    10.612    
                         clock uncertainty           -0.035    10.577    
    SLICE_X151Y96        FDRE (Setup_fdre_C_D)        0.034    10.611    counter_reg[23]
  -------------------------------------------------------------------
                         required time                         10.611    
                         arrival time                          -6.212    
  -------------------------------------------------------------------
                         slack                                  4.399    

Slack (MET) :             4.403ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.936ns  (logic 0.352ns (18.182%)  route 1.584ns (81.818%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.299 - 6.389 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.700     4.247    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y92        FDRE (Prop_fdre_C_Q)         0.223     4.470 r  counter_reg[5]/Q
                         net (fo=2, routed)           0.470     4.940    counter_reg_n_0_[5]
    SLICE_X151Y92        LUT4 (Prop_lut4_I0_O)        0.043     4.983 r  counter[31]_i_9/O
                         net (fo=1, routed)           0.274     5.258    counter[31]_i_9_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I4_O)        0.043     5.301 r  counter[31]_i_4/O
                         net (fo=32, routed)          0.840     6.140    counter[31]_i_4_n_0
    SLICE_X149Y96        LUT5 (Prop_lut5_I2_O)        0.043     6.183 r  counter[24]_i_1/O
                         net (fo=1, routed)           0.000     6.183    counter[24]
    SLICE_X149Y96        FDRE                                         r  counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.561    10.299    sys_clk_BUFG
    SLICE_X149Y96        FDRE                                         r  counter_reg[24]/C
                         clock pessimism              0.288    10.587    
                         clock uncertainty           -0.035    10.552    
    SLICE_X149Y96        FDRE (Setup_fdre_C_D)        0.034    10.586    counter_reg[24]
  -------------------------------------------------------------------
                         required time                         10.586    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                  4.403    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.389ns  (clk156_p rise@6.389ns - clk156_p rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.309ns (16.048%)  route 1.616ns (83.952%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.299 - 6.389 ) 
    Source Clock Delay      (SCD):    4.248ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.820     0.820 r  IBUFDS/O
                         net (fo=1, routed)           1.634     2.454    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.547 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.701     4.248    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y97        FDRE (Prop_fdre_C_Q)         0.223     4.471 r  counter_reg[27]/Q
                         net (fo=2, routed)           0.740     5.211    counter_reg_n_0_[27]
    SLICE_X151Y97        LUT5 (Prop_lut5_I0_O)        0.043     5.254 r  counter[31]_i_3/O
                         net (fo=32, routed)          0.876     6.131    counter[31]_i_3_n_0
    SLICE_X151Y91        LUT5 (Prop_lut5_I1_O)        0.043     6.174 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.174    counter[2]
    SLICE_X151Y91        FDRE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      6.389     6.389 r  
    K28                                               0.000     6.389 r  clk156_p (IN)
                         net (fo=0)                   0.000     6.389    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.743     7.132 r  IBUFDS/O
                         net (fo=1, routed)           1.523     8.655    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     8.738 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          1.561    10.299    sys_clk_BUFG
    SLICE_X151Y91        FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.311    10.610    
                         clock uncertainty           -0.035    10.575    
    SLICE_X151Y91        FDRE (Setup_fdre_C_D)        0.033    10.608    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                          -6.174    
  -------------------------------------------------------------------
                         slack                                  4.434    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 user_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            user_led_reg/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.128ns (48.259%)  route 0.137ns (51.741%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.726     1.913    sys_clk_BUFG
    SLICE_X149Y95        FDRE                                         r  user_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y95        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  user_led_reg/Q
                         net (fo=2, routed)           0.137     2.150    user_led_OBUF
    SLICE_X149Y95        LUT5 (Prop_lut5_I4_O)        0.028     2.178 r  user_led_i_1/O
                         net (fo=1, routed)           0.000     2.178    user_led_i_1_n_0
    SLICE_X149Y95        FDRE                                         r  user_led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X149Y95        FDRE                                         r  user_led_reg/C
                         clock pessimism             -0.385     1.913    
    SLICE_X149Y95        FDRE (Hold_fdre_C_D)         0.060     1.973    user_led_reg
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.153     2.168    int_rst
    SLICE_X151Y91        FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X151Y91        FDRE                                         r  counter_reg[1]/C
                         clock pessimism             -0.370     1.928    
    SLICE_X151Y91        FDRE (Hold_fdre_C_R)        -0.014     1.914    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.153     2.168    int_rst
    SLICE_X151Y91        FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X151Y91        FDRE                                         r  counter_reg[2]/C
                         clock pessimism             -0.370     1.928    
    SLICE_X151Y91        FDRE (Hold_fdre_C_R)        -0.014     1.914    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.100ns (39.455%)  route 0.153ns (60.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.153     2.168    int_rst
    SLICE_X151Y91        FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X151Y91        FDRE                                         r  counter_reg[3]/C
                         clock pessimism             -0.370     1.928    
    SLICE_X151Y91        FDRE (Hold_fdre_C_R)        -0.014     1.914    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.128ns (40.618%)  route 0.187ns (59.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.725     1.912    sys_clk_BUFG
    SLICE_X149Y91        FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y91        FDRE (Prop_fdre_C_Q)         0.100     2.012 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.187     2.199    counter_reg_n_0_[0]
    SLICE_X149Y91        LUT1 (Prop_lut1_I0_O)        0.028     2.227 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.227    counter[0]
    SLICE_X149Y91        FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.966     2.297    sys_clk_BUFG
    SLICE_X149Y91        FDRE                                         r  counter_reg[0]/C
                         clock pessimism             -0.385     1.912    
    SLICE_X149Y91        FDRE (Hold_fdre_C_D)         0.060     1.972    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.227    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.720%)  route 0.172ns (63.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.172     2.187    int_rst
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[5]/C
                         clock pessimism             -0.370     1.928    
    SLICE_X151Y92        FDRE (Hold_fdre_C_R)        -0.014     1.914    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.720%)  route 0.172ns (63.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.172     2.187    int_rst
    SLICE_X151Y92        FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[6]/C
                         clock pessimism             -0.370     1.928    
    SLICE_X151Y92        FDRE (Hold_fdre_C_R)        -0.014     1.914    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.100ns (36.720%)  route 0.172ns (63.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.172     2.187    int_rst
    SLICE_X151Y92        FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.967     2.298    sys_clk_BUFG
    SLICE_X151Y92        FDRE                                         r  counter_reg[7]/C
                         clock pessimism             -0.370     1.928    
    SLICE_X151Y92        FDRE (Hold_fdre_C_R)        -0.014     1.914    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 int_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.305%)  route 0.210ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.297ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.728     1.915    sys_clk_BUFG
    SLICE_X150Y93        FDRE                                         r  int_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y93        FDRE (Prop_fdre_C_Q)         0.100     2.015 r  int_rst_reg/Q
                         net (fo=33, routed)          0.210     2.224    int_rst
    SLICE_X149Y92        FDRE                                         r  counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.966     2.297    sys_clk_BUFG
    SLICE_X149Y92        FDRE                                         r  counter_reg[8]/C
                         clock pessimism             -0.352     1.945    
    SLICE_X149Y92        FDRE (Hold_fdre_C_R)        -0.014     1.931    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.931    
                         arrival time                           2.224    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Destination:            counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk156_p  {rise@0.000ns fall@3.194ns period=6.389ns})
  Path Group:             clk156_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk156_p rise@0.000ns - clk156_p rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.156ns (37.745%)  route 0.257ns (62.255%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.300ns
    Source Clock Delay      (SCD):    1.913ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.444     0.444 r  IBUFDS/O
                         net (fo=1, routed)           0.717     1.161    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.187 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.726     1.913    sys_clk_BUFG
    SLICE_X149Y96        FDRE                                         r  counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y96        FDRE (Prop_fdre_C_Q)         0.100     2.013 r  counter_reg[24]/Q
                         net (fo=2, routed)           0.148     2.161    counter_reg_n_0_[24]
    SLICE_X151Y97        LUT5 (Prop_lut5_I2_O)        0.028     2.189 r  counter[31]_i_3/O
                         net (fo=32, routed)          0.109     2.298    counter[31]_i_3_n_0
    SLICE_X151Y97        LUT5 (Prop_lut5_I1_O)        0.028     2.326 r  counter[27]_i_1/O
                         net (fo=1, routed)           0.000     2.326    counter[27]
    SLICE_X151Y97        FDRE                                         r  counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk156_p rise edge)
                                                      0.000     0.000 r  
    K28                                               0.000     0.000 r  clk156_p (IN)
                         net (fo=0)                   0.000     0.000    clk156_p
    K28                  IBUFDS (Prop_ibufds_I_O)     0.517     0.517 r  IBUFDS/O
                         net (fo=1, routed)           0.784     1.301    sys_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.331 r  sys_clk_BUFG_inst/O
                         net (fo=34, routed)          0.969     2.300    sys_clk_BUFG
    SLICE_X151Y97        FDRE                                         r  counter_reg[27]/C
                         clock pessimism             -0.352     1.948    
    SLICE_X151Y97        FDRE (Hold_fdre_C_D)         0.061     2.009    counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk156_p
Waveform(ns):       { 0.000 3.194 }
Period(ns):         6.389
Sources:            { clk156_p }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.409         6.389       4.981      BUFGCTRL_X0Y0  sys_clk_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X149Y91  counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X151Y93  counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X151Y93  counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X151Y94  counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X151Y94  counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X151Y94  counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X149Y94  counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X149Y94  counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            0.700         6.389       5.689      SLICE_X151Y95  counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y93  counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y93  counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y94  counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y94  counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y94  counter_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y95  counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y95  counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y95  counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y96  counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.350         3.194       2.845      SLICE_X151Y96  counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X149Y91  counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y93  counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y93  counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y93  counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y93  counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y94  counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y94  counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y94  counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y94  counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         3.194       2.844      SLICE_X151Y94  counter_reg[14]/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Output Ports Clock-to-out

----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output   | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port     | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+
clk156_p  | user_led | FDRE   | -     |      7.709 (r) | SLOW    |      3.508 (r) | FAST    |          |
----------+----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk156_p | clk156_p    |         2.189 | SLOW    |               |         |               |         |               |         |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



