
stm32f4-i2c.elf:     file format elf32-littlearm


Disassembly of section .text:

08000188 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 8000188:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 800018c:	4b02      	ldr	r3, [pc, #8]	; (8000198 <NVIC_PriorityGroupConfig+0x10>)
 800018e:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 8000192:	60d8      	str	r0, [r3, #12]
}
 8000194:	4770      	bx	lr
 8000196:	bf00      	nop
 8000198:	e000ed00 	.word	0xe000ed00

0800019c <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 800019c:	78c3      	ldrb	r3, [r0, #3]
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 800019e:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001a0:	b30b      	cbz	r3, 80001e6 <NVIC_Init+0x4a>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001a2:	4b17      	ldr	r3, [pc, #92]	; (8000200 <NVIC_Init+0x64>)
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001a4:	7842      	ldrb	r2, [r0, #1]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001a6:	68db      	ldr	r3, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001a8:	7884      	ldrb	r4, [r0, #2]
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80001aa:	43db      	mvns	r3, r3
 80001ac:	f3c3 2302 	ubfx	r3, r3, #8, #3
    tmppre = (0x4 - tmppriority);
 80001b0:	f1c3 0104 	rsb	r1, r3, #4
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001b4:	b2c9      	uxtb	r1, r1
 80001b6:	fa12 f101 	lsls.w	r1, r2, r1
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;
 80001ba:	220f      	movs	r2, #15
 80001bc:	411a      	asrs	r2, r3
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001be:	7803      	ldrb	r3, [r0, #0]
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80001c0:	b2c9      	uxtb	r1, r1
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80001c2:	4022      	ands	r2, r4
 80001c4:	430a      	orrs	r2, r1
        
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001c6:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
 80001ca:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    tmpsub = tmpsub >> tmppriority;

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
        
    tmppriority = tmppriority << 0x04;
 80001ce:	0112      	lsls	r2, r2, #4
 80001d0:	b2d2      	uxtb	r2, r2
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80001d2:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001d6:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001d8:	2201      	movs	r2, #1
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001da:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001dc:	f003 031f 	and.w	r3, r3, #31
 80001e0:	fa12 f303 	lsls.w	r3, r2, r3
 80001e4:	e007      	b.n	80001f6 <NVIC_Init+0x5a>
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001e6:	7803      	ldrb	r3, [r0, #0]
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001e8:	2201      	movs	r2, #1
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001ea:	0959      	lsrs	r1, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001ec:	f003 031f 	and.w	r3, r3, #31
 80001f0:	fa12 f303 	lsls.w	r3, r2, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001f4:	3120      	adds	r1, #32
 80001f6:	4a03      	ldr	r2, [pc, #12]	; (8000204 <NVIC_Init+0x68>)
 80001f8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80001fc:	bd10      	pop	{r4, pc}
 80001fe:	bf00      	nop
 8000200:	e000ed00 	.word	0xe000ed00
 8000204:	e000e100 	.word	0xe000e100

08000208 <NVIC_SetVectorTable>:
{ 
  /* Check the parameters */
  assert_param(IS_NVIC_VECTTAB(NVIC_VectTab));
  assert_param(IS_NVIC_OFFSET(Offset));  
   
  SCB->VTOR = NVIC_VectTab | (Offset & (uint32_t)0x1FFFFF80);
 8000208:	f021 4160 	bic.w	r1, r1, #3758096384	; 0xe0000000
 800020c:	f021 017f 	bic.w	r1, r1, #127	; 0x7f
 8000210:	4b01      	ldr	r3, [pc, #4]	; (8000218 <NVIC_SetVectorTable+0x10>)
 8000212:	4301      	orrs	r1, r0
 8000214:	6099      	str	r1, [r3, #8]
}
 8000216:	4770      	bx	lr
 8000218:	e000ed00 	.word	0xe000ed00

0800021c <NVIC_SystemLPConfig>:
  *     @arg NVIC_LP_SLEEPONEXIT: Low Power Sleep on Exit.
  * @param  NewState: new state of LP condition. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void NVIC_SystemLPConfig(uint8_t LowPowerMode, FunctionalState NewState)
{
 800021c:	4b04      	ldr	r3, [pc, #16]	; (8000230 <NVIC_SystemLPConfig+0x14>)
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
  {
    SCB->SCR |= LowPowerMode;
 800021e:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_NVIC_LP(LowPowerMode));
  assert_param(IS_FUNCTIONAL_STATE(NewState));  
  
  if (NewState != DISABLE)
 8000220:	b109      	cbz	r1, 8000226 <NVIC_SystemLPConfig+0xa>
  {
    SCB->SCR |= LowPowerMode;
 8000222:	4310      	orrs	r0, r2
 8000224:	e001      	b.n	800022a <NVIC_SystemLPConfig+0xe>
  }
  else
  {
    SCB->SCR &= (uint32_t)(~(uint32_t)LowPowerMode);
 8000226:	ea22 0000 	bic.w	r0, r2, r0
 800022a:	6118      	str	r0, [r3, #16]
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	e000ed00 	.word	0xe000ed00

08000234 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 8000234:	4b04      	ldr	r3, [pc, #16]	; (8000248 <SysTick_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 8000236:	681a      	ldr	r2, [r3, #0]
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 8000238:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 800023a:	bf0c      	ite	eq
 800023c:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 8000240:	f022 0204 	bicne.w	r2, r2, #4
 8000244:	601a      	str	r2, [r3, #0]
 8000246:	4770      	bx	lr
 8000248:	e000e010 	.word	0xe000e010

0800024c <ADC_DeInit>:
  *         values.
  * @param  None
  * @retval None
  */
void ADC_DeInit(void)
{
 800024c:	b508      	push	{r3, lr}
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
 800024e:	2101      	movs	r1, #1
 8000250:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000254:	f003 fada 	bl	800380c <RCC_APB2PeriphResetCmd>
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 8000258:	f44f 7080 	mov.w	r0, #256	; 0x100
 800025c:	2100      	movs	r1, #0
}
 800025e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable all ADCs reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, ENABLE);
  
  /* Release all ADCs from reset state */
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC, DISABLE);
 8000262:	f003 bad3 	b.w	800380c <RCC_APB2PeriphResetCmd>

08000266 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000266:	6843      	ldr	r3, [r0, #4]
  tmpreg1 &= CR1_CLEAR_MASK;
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000268:	680a      	ldr	r2, [r1, #0]
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 800026a:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800026e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000272:	4313      	orrs	r3, r2
 8000274:	790a      	ldrb	r2, [r1, #4]
 8000276:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800027a:	6043      	str	r3, [r0, #4]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800027c:	68ca      	ldr	r2, [r1, #12]
 800027e:	690b      	ldr	r3, [r1, #16]
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000280:	b530      	push	{r4, r5, lr}
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000282:	431a      	orrs	r2, r3
                                   ADC_InitStruct->ADC_Resolution);
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000284:	6884      	ldr	r4, [r0, #8]
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000286:	688d      	ldr	r5, [r1, #8]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000288:	4b08      	ldr	r3, [pc, #32]	; (80002ac <ADC_Init+0x46>)
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800028a:	432a      	orrs	r2, r5
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800028c:	4023      	ands	r3, r4
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800028e:	4313      	orrs	r3, r2
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000290:	794a      	ldrb	r2, [r1, #5]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000292:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
                        ADC_InitStruct->ADC_ExternalTrigConv | 
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000296:	6083      	str	r3, [r0, #8]
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000298:	7d0b      	ldrb	r3, [r1, #20]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 800029a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800029c:	3b01      	subs	r3, #1
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 800029e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 80002a2:	b2db      	uxtb	r3, r3
 80002a4:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 80002a8:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80002aa:	bd30      	pop	{r4, r5, pc}
 80002ac:	c0fff7fd 	.word	0xc0fff7fd

080002b0 <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 80002b0:	2300      	movs	r3, #0
 80002b2:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80002b4:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80002b6:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80002b8:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80002ba:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80002bc:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 80002be:	2301      	movs	r3, #1
 80002c0:	7503      	strb	r3, [r0, #20]
}
 80002c2:	4770      	bx	lr

080002c4 <ADC_CommonInit>:
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80002c4:	4a07      	ldr	r2, [pc, #28]	; (80002e4 <ADC_CommonInit+0x20>)
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80002c6:	4b08      	ldr	r3, [pc, #32]	; (80002e8 <ADC_CommonInit+0x24>)
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80002c8:	6851      	ldr	r1, [r2, #4]
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80002ca:	b510      	push	{r4, lr}
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80002cc:	400b      	ands	r3, r1
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002ce:	e890 0012 	ldmia.w	r0, {r1, r4}
 80002d2:	4321      	orrs	r1, r4
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80002d4:	6884      	ldr	r4, [r0, #8]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002d6:	68c0      	ldr	r0, [r0, #12]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80002d8:	4321      	orrs	r1, r4
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002da:	4301      	orrs	r1, r0
 80002dc:	430b      	orrs	r3, r1
                        ADC_CommonInitStruct->ADC_Prescaler | 
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002de:	6053      	str	r3, [r2, #4]
}
 80002e0:	bd10      	pop	{r4, pc}
 80002e2:	bf00      	nop
 80002e4:	40012300 	.word	0x40012300
 80002e8:	fffc30e0 	.word	0xfffc30e0

080002ec <ADC_CommonStructInit>:
  * @retval None
  */
void ADC_CommonStructInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_CommonInitStruct->ADC_Mode = ADC_Mode_Independent;
 80002ec:	2300      	movs	r3, #0
 80002ee:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_Prescaler member */
  ADC_CommonInitStruct->ADC_Prescaler = ADC_Prescaler_Div2;
 80002f0:	6043      	str	r3, [r0, #4]

  /* Initialize the ADC_DMAAccessMode member */
  ADC_CommonInitStruct->ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 80002f2:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_TwoSamplingDelay member */
  ADC_CommonInitStruct->ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 80002f4:	60c3      	str	r3, [r0, #12]
}
 80002f6:	4770      	bx	lr

080002f8 <ADC_Cmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002f8:	6883      	ldr	r3, [r0, #8]
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002fa:	b111      	cbz	r1, 8000302 <ADC_Cmd+0xa>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002fc:	f043 0301 	orr.w	r3, r3, #1
 8000300:	e001      	b.n	8000306 <ADC_Cmd+0xe>
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000302:	f023 0301 	bic.w	r3, r3, #1
 8000306:	6083      	str	r3, [r0, #8]
 8000308:	4770      	bx	lr

0800030a <ADC_AnalogWatchdogCmd>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_ANALOG_WATCHDOG(ADC_AnalogWatchdog));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 800030a:	6843      	ldr	r3, [r0, #4]
  
  /* Clear AWDEN, JAWDEN and AWDSGL bits */
  tmpreg &= CR1_AWDMode_RESET;
 800030c:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8000310:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  
  /* Set the analog watchdog enable mode */
  tmpreg |= ADC_AnalogWatchdog;
 8000314:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000316:	6043      	str	r3, [r0, #4]
}
 8000318:	4770      	bx	lr

0800031a <ADC_AnalogWatchdogThresholdsConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_THRESHOLD(HighThreshold));
  assert_param(IS_ADC_THRESHOLD(LowThreshold));
  
  /* Set the ADCx high threshold */
  ADCx->HTR = HighThreshold;
 800031a:	6241      	str	r1, [r0, #36]	; 0x24
  
  /* Set the ADCx low threshold */
  ADCx->LTR = LowThreshold;
 800031c:	6282      	str	r2, [r0, #40]	; 0x28
}
 800031e:	4770      	bx	lr

08000320 <ADC_AnalogWatchdogSingleChannelConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  
  /* Get the old register value */
  tmpreg = ADCx->CR1;
 8000320:	6843      	ldr	r3, [r0, #4]
  
  /* Clear the Analog watchdog channel select bits */
  tmpreg &= CR1_AWDCH_RESET;
 8000322:	f023 031f 	bic.w	r3, r3, #31
  
  /* Set the Analog watchdog channel */
  tmpreg |= ADC_Channel;
 8000326:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg;
 8000328:	6043      	str	r3, [r0, #4]
}
 800032a:	4770      	bx	lr

0800032c <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vrefint channels.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 800032c:	4b04      	ldr	r3, [pc, #16]	; (8000340 <ADC_TempSensorVrefintCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 800032e:	685a      	ldr	r2, [r3, #4]
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000330:	b110      	cbz	r0, 8000338 <ADC_TempSensorVrefintCmd+0xc>
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 8000332:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000336:	e001      	b.n	800033c <ADC_TempSensorVrefintCmd+0x10>
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 8000338:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800033c:	605a      	str	r2, [r3, #4]
 800033e:	4770      	bx	lr
 8000340:	40012300 	.word	0x40012300

08000344 <ADC_VBATCmd>:
  * @param  NewState: new state of the VBAT channel.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
 8000344:	4b04      	ldr	r3, [pc, #16]	; (8000358 <ADC_VBATCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 8000346:	685a      	ldr	r2, [r3, #4]
  */
void ADC_VBATCmd(FunctionalState NewState)                             
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000348:	b110      	cbz	r0, 8000350 <ADC_VBATCmd+0xc>
  {
    /* Enable the VBAT channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_VBATE;
 800034a:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800034e:	e001      	b.n	8000354 <ADC_VBATCmd+0x10>
  }
  else
  {
    /* Disable the VBAT channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_VBATE);
 8000350:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8000354:	605a      	str	r2, [r3, #4]
 8000356:	4770      	bx	lr
 8000358:	40012300 	.word	0x40012300

0800035c <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 800035c:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 800035e:	b570      	push	{r4, r5, r6, lr}
 8000360:	b20c      	sxth	r4, r1
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000362:	d90c      	bls.n	800037e <ADC_RegularChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000364:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000368:	3c1e      	subs	r4, #30
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800036a:	68c6      	ldr	r6, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 800036c:	2507      	movs	r5, #7
 800036e:	40a5      	lsls	r5, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000370:	ea26 0505 	bic.w	r5, r6, r5
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000374:	40a3      	lsls	r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000376:	ea45 0403 	orr.w	r4, r5, r3
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 800037a:	60c4      	str	r4, [r0, #12]
 800037c:	e00a      	b.n	8000394 <ADC_RegularChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 800037e:	6906      	ldr	r6, [r0, #16]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000380:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000384:	2507      	movs	r5, #7
 8000386:	40a5      	lsls	r5, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000388:	ea26 0505 	bic.w	r5, r6, r5
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 800038c:	fa13 f404 	lsls.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000390:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000392:	6104      	str	r4, [r0, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000394:	2a06      	cmp	r2, #6
 8000396:	d80c      	bhi.n	80003b2 <ADC_RegularChannelConfig+0x56>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000398:	2305      	movs	r3, #5
 800039a:	3a01      	subs	r2, #1
 800039c:	435a      	muls	r2, r3
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 800039e:	6b44      	ldr	r4, [r0, #52]	; 0x34
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 80003a0:	231f      	movs	r3, #31
 80003a2:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003a4:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 80003a8:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003aa:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 80003ae:	6342      	str	r2, [r0, #52]	; 0x34
 80003b0:	bd70      	pop	{r4, r5, r6, pc}
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 80003b2:	2a0c      	cmp	r2, #12
 80003b4:	b212      	sxth	r2, r2
 80003b6:	d80c      	bhi.n	80003d2 <ADC_RegularChannelConfig+0x76>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80003b8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80003bc:	3a23      	subs	r2, #35	; 0x23
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80003be:	6b04      	ldr	r4, [r0, #48]	; 0x30
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 80003c0:	231f      	movs	r3, #31
 80003c2:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003c4:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 80003c8:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003ca:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 80003ce:	6302      	str	r2, [r0, #48]	; 0x30
 80003d0:	bd70      	pop	{r4, r5, r6, pc}
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 80003d2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80003d6:	3a41      	subs	r2, #65	; 0x41
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80003d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 80003da:	231f      	movs	r3, #31
 80003dc:	4093      	lsls	r3, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003de:	ea24 0303 	bic.w	r3, r4, r3
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80003e2:	4091      	lsls	r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003e4:	ea43 0201 	orr.w	r2, r3, r1
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80003e8:	62c2      	str	r2, [r0, #44]	; 0x2c
 80003ea:	bd70      	pop	{r4, r5, r6, pc}

080003ec <ADC_SoftwareStartConv>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80003ec:	6883      	ldr	r3, [r0, #8]
 80003ee:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80003f2:	6083      	str	r3, [r0, #8]
}
 80003f4:	4770      	bx	lr

080003f6 <ADC_GetSoftwareStartConvStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of SWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 80003f6:	6880      	ldr	r0, [r0, #8]
    bitstatus = RESET;
  }
  
  /* Return the SWSTART bit status */
  return  bitstatus;
}
 80003f8:	f3c0 5080 	ubfx	r0, r0, #22, #1
 80003fc:	4770      	bx	lr

080003fe <ADC_EOCOnEachRegularChannelCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 80003fe:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000400:	b111      	cbz	r1, 8000408 <ADC_EOCOnEachRegularChannelCmd+0xa>
  {
    /* Enable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 |= (uint32_t)ADC_CR2_EOCS;
 8000402:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000406:	e001      	b.n	800040c <ADC_EOCOnEachRegularChannelCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC EOC rising on each regular channel conversion */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_EOCS);
 8000408:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800040c:	6083      	str	r3, [r0, #8]
 800040e:	4770      	bx	lr

08000410 <ADC_ContinuousModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8000410:	6883      	ldr	r3, [r0, #8]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000412:	b111      	cbz	r1, 800041a <ADC_ContinuousModeCmd+0xa>
  {
    /* Enable the selected ADC continuous conversion mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_CONT;
 8000414:	f043 0302 	orr.w	r3, r3, #2
 8000418:	e001      	b.n	800041e <ADC_ContinuousModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC continuous conversion mode */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_CONT);
 800041a:	f023 0302 	bic.w	r3, r3, #2
 800041e:	6083      	str	r3, [r0, #8]
 8000420:	4770      	bx	lr

08000422 <ADC_DiscModeChannelCountConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_REGULAR_DISC_NUMBER(Number));
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
 8000422:	6843      	ldr	r3, [r0, #4]
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
 8000424:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->CR1;
  
  /* Clear the old discontinuous mode channel count */
  tmpreg1 &= CR1_DISCNUM_RESET;
 8000426:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  
  /* Set the discontinuous mode channel count */
  tmpreg2 = Number - 1;
  tmpreg1 |= tmpreg2 << 13;
 800042a:	ea43 3341 	orr.w	r3, r3, r1, lsl #13
  
  /* Store the new register value */
  ADCx->CR1 = tmpreg1;
 800042e:	6043      	str	r3, [r0, #4]
}
 8000430:	4770      	bx	lr

08000432 <ADC_DiscModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000432:	6843      	ldr	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000434:	b111      	cbz	r1, 800043c <ADC_DiscModeCmd+0xa>
  {
    /* Enable the selected ADC regular discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8000436:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800043a:	e001      	b.n	8000440 <ADC_DiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_DISCEN);
 800043c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000440:	6043      	str	r3, [r0, #4]
 8000442:	4770      	bx	lr

08000444 <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000444:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 8000446:	b280      	uxth	r0, r0
 8000448:	4770      	bx	lr

0800044a <ADC_GetMultiModeConversionValue>:
  *           Data[31:16]: these bits contain alternatively the regular data of ADC2, ADC1 and ADC3.           
  */
uint32_t ADC_GetMultiModeConversionValue(void)
{
  /* Return the multi mode conversion value */
  return (*(__IO uint32_t *) CDR_ADDRESS);
 800044a:	4b01      	ldr	r3, [pc, #4]	; (8000450 <ADC_GetMultiModeConversionValue+0x6>)
 800044c:	6818      	ldr	r0, [r3, #0]
}
 800044e:	4770      	bx	lr
 8000450:	40012308 	.word	0x40012308

08000454 <ADC_DMACmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8000454:	6883      	ldr	r3, [r0, #8]
void ADC_DMACmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000456:	b111      	cbz	r1, 800045e <ADC_DMACmd+0xa>
  {
    /* Enable the selected ADC DMA request */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DMA;
 8000458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800045c:	e001      	b.n	8000462 <ADC_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DMA);
 800045e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000462:	6083      	str	r3, [r0, #8]
 8000464:	4770      	bx	lr

08000466 <ADC_DMARequestAfterLastTransferCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 8000466:	6883      	ldr	r3, [r0, #8]
void ADC_DMARequestAfterLastTransferCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000468:	b111      	cbz	r1, 8000470 <ADC_DMARequestAfterLastTransferCmd+0xa>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADCx->CR2 |= (uint32_t)ADC_CR2_DDS;
 800046a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800046e:	e001      	b.n	8000474 <ADC_DMARequestAfterLastTransferCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_DDS);
 8000470:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8000474:	6083      	str	r3, [r0, #8]
 8000476:	4770      	bx	lr

08000478 <ADC_MultiModeDMARequestAfterLastTransferCmd>:
  *         by ADC_CommonInitStruct.ADC_DMAAccessMode structure member) is 
  *          ADC_DMAAccessMode_1, ADC_DMAAccessMode_2 or ADC_DMAAccessMode_3.     
  * @retval None
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
 8000478:	4b04      	ldr	r3, [pc, #16]	; (800048c <ADC_MultiModeDMARequestAfterLastTransferCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 800047a:	685a      	ldr	r2, [r3, #4]
  */
void ADC_MultiModeDMARequestAfterLastTransferCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800047c:	b110      	cbz	r0, 8000484 <ADC_MultiModeDMARequestAfterLastTransferCmd+0xc>
  {
    /* Enable the selected ADC DMA request after last transfer */
    ADC->CCR |= (uint32_t)ADC_CCR_DDS;
 800047e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000482:	e001      	b.n	8000488 <ADC_MultiModeDMARequestAfterLastTransferCmd+0x10>
  }
  else
  {
    /* Disable the selected ADC DMA request after last transfer */
    ADC->CCR &= (uint32_t)(~ADC_CCR_DDS);
 8000484:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000488:	605a      	str	r2, [r3, #4]
 800048a:	4770      	bx	lr
 800048c:	40012300 	.word	0x40012300

08000490 <ADC_InjectedChannelConfig>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000490:	2909      	cmp	r1, #9
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_InjectedChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000492:	b570      	push	{r4, r5, r6, lr}
 8000494:	b20c      	sxth	r4, r1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_INJECTED_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000496:	d90c      	bls.n	80004b2 <ADC_InjectedChannelConfig+0x22>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 8000498:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800049c:	3c1e      	subs	r4, #30
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 800049e:	68c6      	ldr	r6, [r0, #12]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3*(ADC_Channel - 10));
 80004a0:	2507      	movs	r5, #7
 80004a2:	40a5      	lsls	r5, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004a4:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3*(ADC_Channel - 10));
 80004a8:	40a3      	lsls	r3, r4
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004aa:	ea45 0403 	orr.w	r4, r5, r3
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 80004ae:	60c4      	str	r4, [r0, #12]
 80004b0:	e00a      	b.n	80004c8 <ADC_InjectedChannelConfig+0x38>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80004b2:	6906      	ldr	r6, [r0, #16]
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 80004b4:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 80004b8:	2507      	movs	r5, #7
 80004ba:	40a5      	lsls	r5, r4
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 80004bc:	ea26 0505 	bic.w	r5, r6, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 80004c0:	fa13 f404 	lsls.w	r4, r3, r4
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 80004c4:	432c      	orrs	r4, r5
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 80004c6:	6104      	str	r4, [r0, #16]
  }
  /* Rank configuration */
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80004c8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  /* Get JL value: Number = JL+1 */
  tmpreg3 =  (tmpreg1 & JSQR_JL_SET)>> 20;
 80004ca:	f3c3 5401 	ubfx	r4, r3, #20, #2
  /* Calculate the mask to clear: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = JSQR_JSQ_SET << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80004ce:	1b12      	subs	r2, r2, r4
 80004d0:	3202      	adds	r2, #2
 80004d2:	b2d2      	uxtb	r2, r2
 80004d4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80004d8:	241f      	movs	r4, #31
 80004da:	4094      	lsls	r4, r2
  /* Clear the old JSQx bits for the selected rank */
  tmpreg1 &= ~tmpreg2;
 80004dc:	ea23 0304 	bic.w	r3, r3, r4
  /* Calculate the mask to set: ((Rank-1)+(4-JL-1)) */
  tmpreg2 = (uint32_t)ADC_Channel << (5 * (uint8_t)((Rank + 3) - (tmpreg3 + 1)));
 80004e0:	4091      	lsls	r1, r2
  /* Set the JSQx bits for the selected rank */
  tmpreg1 |= tmpreg2;
 80004e2:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80004e4:	6383      	str	r3, [r0, #56]	; 0x38
}
 80004e6:	bd70      	pop	{r4, r5, r6, pc}

080004e8 <ADC_InjectedSequencerLengthConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_LENGTH(Length));
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
 80004e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
 80004ea:	3901      	subs	r1, #1
  
  /* Get the old register value */
  tmpreg1 = ADCx->JSQR;
  
  /* Clear the old injected sequence length JL bits */
  tmpreg1 &= JSQR_JL_RESET;
 80004ec:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  
  /* Set the injected sequence length JL bits */
  tmpreg2 = Length - 1; 
  tmpreg1 |= tmpreg2 << 20;
 80004f0:	ea43 5301 	orr.w	r3, r3, r1, lsl #20
  
  /* Store the new register value */
  ADCx->JSQR = tmpreg1;
 80004f4:	6383      	str	r3, [r0, #56]	; 0x38
}
 80004f6:	4770      	bx	lr

080004f8 <ADC_SetInjectedOffset>:
  * @param  Offset: the offset value for the selected ADC injected channel
  *          This parameter must be a 12bit value.
  * @retval None
  */
void ADC_SetInjectedOffset(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel, uint16_t Offset)
{
 80004f8:	b082      	sub	sp, #8
    __IO uint32_t tmp = 0;
 80004fa:	2300      	movs	r3, #0
 80004fc:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));
  assert_param(IS_ADC_OFFSET(Offset));
  
  tmp = (uint32_t)ADCx;
 80004fe:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel;
 8000500:	9b01      	ldr	r3, [sp, #4]
 8000502:	18cb      	adds	r3, r1, r3
 8000504:	9301      	str	r3, [sp, #4]
  
  /* Set the selected injected channel data offset */
 *(__IO uint32_t *) tmp = (uint32_t)Offset;
 8000506:	9b01      	ldr	r3, [sp, #4]
 8000508:	601a      	str	r2, [r3, #0]
}
 800050a:	b002      	add	sp, #8
 800050c:	4770      	bx	lr

0800050e <ADC_ExternalTrigInjectedConvConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG(ADC_ExternalTrigInjecConv));
  
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800050e:	6883      	ldr	r3, [r0, #8]
  
  /* Clear the old external event selection for injected group */
  tmpreg &= CR2_JEXTSEL_RESET;
 8000510:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  
  /* Set the external event selection for injected group */
  tmpreg |= ADC_ExternalTrigInjecConv;
 8000514:	430b      	orrs	r3, r1
  
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000516:	6083      	str	r3, [r0, #8]
}
 8000518:	4770      	bx	lr

0800051a <ADC_ExternalTrigInjectedConvEdgeConfig>:
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_EXT_INJEC_TRIG_EDGE(ADC_ExternalTrigInjecConvEdge));
  /* Get the old register value */
  tmpreg = ADCx->CR2;
 800051a:	6883      	ldr	r3, [r0, #8]
  /* Clear the old external trigger edge for injected group */
  tmpreg &= CR2_JEXTEN_RESET;
 800051c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
  /* Set the new external trigger edge for injected group */
  tmpreg |= ADC_ExternalTrigInjecConvEdge;
 8000520:	430b      	orrs	r3, r1
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 8000522:	6083      	str	r3, [r0, #8]
}
 8000524:	4770      	bx	lr

08000526 <ADC_SoftwareStartInjectedConv>:
void ADC_SoftwareStartInjectedConv(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Enable the selected ADC conversion for injected group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_JSWSTART;
 8000526:	6883      	ldr	r3, [r0, #8]
 8000528:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800052c:	6083      	str	r3, [r0, #8]
}
 800052e:	4770      	bx	lr

08000530 <ADC_GetSoftwareStartInjectedConvCmdStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Check the status of JSWSTART bit */
  if ((ADCx->CR2 & ADC_CR2_JSWSTART) != (uint32_t)RESET)
 8000530:	6880      	ldr	r0, [r0, #8]
    /* JSWSTART bit is reset */
    bitstatus = RESET;
  }
  /* Return the JSWSTART bit status */
  return  bitstatus;
}
 8000532:	f3c0 5080 	ubfx	r0, r0, #22, #1
 8000536:	4770      	bx	lr

08000538 <ADC_AutoInjectedConvCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 8000538:	6843      	ldr	r3, [r0, #4]
void ADC_AutoInjectedConvCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800053a:	b111      	cbz	r1, 8000542 <ADC_AutoInjectedConvCmd+0xa>
  {
    /* Enable the selected ADC automatic injected group conversion */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JAUTO;
 800053c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000540:	e001      	b.n	8000546 <ADC_AutoInjectedConvCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC automatic injected group conversion */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JAUTO);
 8000542:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000546:	6043      	str	r3, [r0, #4]
 8000548:	4770      	bx	lr

0800054a <ADC_InjectedDiscModeCmd>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 800054a:	6843      	ldr	r3, [r0, #4]
void ADC_InjectedDiscModeCmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800054c:	b111      	cbz	r1, 8000554 <ADC_InjectedDiscModeCmd+0xa>
  {
    /* Enable the selected ADC injected discontinuous mode */
    ADCx->CR1 |= (uint32_t)ADC_CR1_JDISCEN;
 800054e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000552:	e001      	b.n	8000558 <ADC_InjectedDiscModeCmd+0xe>
  }
  else
  {
    /* Disable the selected ADC injected discontinuous mode */
    ADCx->CR1 &= (uint32_t)(~ADC_CR1_JDISCEN);
 8000554:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000558:	6043      	str	r3, [r0, #4]
 800055a:	4770      	bx	lr

0800055c <ADC_GetInjectedConversionValue>:
  *            @arg ADC_InjectedChannel_3: Injected Channel3 selected
  *            @arg ADC_InjectedChannel_4: Injected Channel4 selected
  * @retval The Data conversion value.
  */
uint16_t ADC_GetInjectedConversionValue(ADC_TypeDef* ADCx, uint8_t ADC_InjectedChannel)
{
 800055c:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800055e:	2300      	movs	r3, #0
 8000560:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_INJECTED_CHANNEL(ADC_InjectedChannel));

  tmp = (uint32_t)ADCx;
 8000562:	9001      	str	r0, [sp, #4]
  tmp += ADC_InjectedChannel + JDR_OFFSET;
 8000564:	9b01      	ldr	r3, [sp, #4]
 8000566:	3328      	adds	r3, #40	; 0x28
 8000568:	185b      	adds	r3, r3, r1
 800056a:	9301      	str	r3, [sp, #4]
  
  /* Returns the selected injected channel conversion data value */
  return (uint16_t) (*(__IO uint32_t*)  tmp); 
 800056c:	9b01      	ldr	r3, [sp, #4]
 800056e:	6818      	ldr	r0, [r3, #0]
}
 8000570:	b280      	uxth	r0, r0
 8000572:	b002      	add	sp, #8
 8000574:	4770      	bx	lr

08000576 <ADC_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    
 8000576:	2301      	movs	r3, #1
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_ADC_IT(ADC_IT)); 

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
 8000578:	b2c9      	uxtb	r1, r1
  itmask = (uint32_t)0x01 << itmask;    
 800057a:	fa13 f101 	lsls.w	r1, r3, r1

  if (NewState != DISABLE)
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 800057e:	6843      	ldr	r3, [r0, #4]

  /* Get the ADC IT index */
  itmask = (uint8_t)ADC_IT;
  itmask = (uint32_t)0x01 << itmask;    

  if (NewState != DISABLE)
 8000580:	b10a      	cbz	r2, 8000586 <ADC_ITConfig+0x10>
  {
    /* Enable the selected ADC interrupts */
    ADCx->CR1 |= itmask;
 8000582:	4319      	orrs	r1, r3
 8000584:	e001      	b.n	800058a <ADC_ITConfig+0x14>
  }
  else
  {
    /* Disable the selected ADC interrupts */
    ADCx->CR1 &= (~(uint32_t)itmask);
 8000586:	ea23 0101 	bic.w	r1, r3, r1
 800058a:	6041      	str	r1, [r0, #4]
 800058c:	4770      	bx	lr

0800058e <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 800058e:	6803      	ldr	r3, [r0, #0]
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000590:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8000592:	bf0c      	ite	eq
 8000594:	2000      	moveq	r0, #0
 8000596:	2001      	movne	r0, #1
 8000598:	4770      	bx	lr

0800059a <ADC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_CLEAR_FLAG(ADC_FLAG));

  /* Clear the selected ADC flags */
  ADCx->SR = ~(uint32_t)ADC_FLAG;
 800059a:	43c9      	mvns	r1, r1
 800059c:	6001      	str	r1, [r0, #0]
}
 800059e:	4770      	bx	lr

080005a0 <ADC_GetITStatus>:

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 80005a0:	6843      	ldr	r3, [r0, #4]

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
 80005a2:	6800      	ldr	r0, [r0, #0]
 80005a4:	ea10 2011 	ands.w	r0, r0, r1, lsr #8
 80005a8:	d007      	beq.n	80005ba <ADC_GetITStatus+0x1a>

  /* Get the ADC IT index */
  itmask = ADC_IT >> 8;

  /* Get the ADC_IT enable bit status */
  enablestatus = (ADCx->CR1 & ((uint32_t)0x01 << (uint8_t)ADC_IT)) ;
 80005aa:	2201      	movs	r2, #1
 80005ac:	b2c9      	uxtb	r1, r1
 80005ae:	fa12 f101 	lsls.w	r1, r2, r1
  *            @arg ADC_IT_AWD: Analog watchdog interrupt mask
  *            @arg ADC_IT_JEOC: End of injected conversion interrupt mask
  *            @arg ADC_IT_OVR: Overrun interrupt mask                        
  * @retval The new state of ADC_IT (SET or RESET).
  */
ITStatus ADC_GetITStatus(ADC_TypeDef* ADCx, uint16_t ADC_IT)
 80005b2:	4219      	tst	r1, r3

  /* Check the status of the specified ADC interrupt */
  if (((ADCx->SR & itmask) != (uint32_t)RESET) && enablestatus)
  {
    /* ADC_IT is set */
    bitstatus = SET;
 80005b4:	bf0c      	ite	eq
 80005b6:	2000      	moveq	r0, #0
 80005b8:	2001      	movne	r0, #1
    /* ADC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_IT status */
  return  bitstatus;
}
 80005ba:	4770      	bx	lr

080005bc <ADC_ClearITPendingBit>:
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_IT(ADC_IT)); 
  /* Get the ADC IT index */
  itmask = (uint8_t)(ADC_IT >> 8);
  /* Clear the selected ADC interrupt pending bits */
  ADCx->SR = ~(uint32_t)itmask;
 80005bc:	ea6f 2111 	mvn.w	r1, r1, lsr #8
 80005c0:	6001      	str	r1, [r0, #0]
}                    
 80005c2:	4770      	bx	lr

080005c4 <CAN_DeInit>:
  * @brief  Deinitializes the CAN peripheral registers to their default reset values.
  * @param  CANx: where x can be 1 or 2 to select the CAN peripheral.
  * @retval None.
  */
void CAN_DeInit(CAN_TypeDef* CANx)
{
 80005c4:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
 
  if (CANx == CAN1)
 80005c6:	4b0b      	ldr	r3, [pc, #44]	; (80005f4 <CAN_DeInit+0x30>)
 80005c8:	4298      	cmp	r0, r3
 80005ca:	d107      	bne.n	80005dc <CAN_DeInit+0x18>
  {
    /* Enable CAN1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, ENABLE);
 80005cc:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80005d0:	2101      	movs	r1, #1
 80005d2:	f003 f90f 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    /* Release CAN1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN1, DISABLE);
 80005d6:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80005da:	e006      	b.n	80005ea <CAN_DeInit+0x26>
  }
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
 80005dc:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80005e0:	2101      	movs	r1, #1
 80005e2:	f003 f907 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 80005e6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80005ea:	2100      	movs	r1, #0
  }
}
 80005ec:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {  
    /* Enable CAN2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, ENABLE);
    /* Release CAN2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_CAN2, DISABLE);
 80005f0:	f003 b900 	b.w	80037f4 <RCC_APB1PeriphResetCmd>
 80005f4:	40006400 	.word	0x40006400

080005f8 <CAN_Init>:
  assert_param(IS_CAN_BS1(CAN_InitStruct->CAN_BS1));
  assert_param(IS_CAN_BS2(CAN_InitStruct->CAN_BS2));
  assert_param(IS_CAN_PRESCALER(CAN_InitStruct->CAN_Prescaler));

  /* Exit from sleep mode */
  CANx->MCR &= (~(uint32_t)CAN_MCR_SLEEP);
 80005f8:	6803      	ldr	r3, [r0, #0]
 80005fa:	f023 0302 	bic.w	r3, r3, #2
 80005fe:	6003      	str	r3, [r0, #0]

  /* Request initialisation */
  CANx->MCR |= CAN_MCR_INRQ ;
 8000600:	6803      	ldr	r3, [r0, #0]
 8000602:	f043 0301 	orr.w	r3, r3, #1
 8000606:	6003      	str	r3, [r0, #0]

  /* Wait the acknowledge */
  while (((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 8000608:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800060c:	6842      	ldr	r2, [r0, #4]
 800060e:	07d2      	lsls	r2, r2, #31
 8000610:	d401      	bmi.n	8000616 <CAN_Init+0x1e>
 8000612:	3b01      	subs	r3, #1
 8000614:	d1fa      	bne.n	800060c <CAN_Init+0x14>
  {
    wait_ack++;
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
 8000616:	6843      	ldr	r3, [r0, #4]
 8000618:	f013 0301 	ands.w	r3, r3, #1
 800061c:	d056      	beq.n	80006cc <CAN_Init+0xd4>
    InitStatus = CAN_InitStatus_Failed;
  }
  else 
  {
    /* Set the time triggered communication mode */
    if (CAN_InitStruct->CAN_TTCM == ENABLE)
 800061e:	798b      	ldrb	r3, [r1, #6]
 8000620:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TTCM;
 8000622:	6803      	ldr	r3, [r0, #0]
 8000624:	bf0c      	ite	eq
 8000626:	f043 0380 	orreq.w	r3, r3, #128	; 0x80
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TTCM;
 800062a:	f023 0380 	bicne.w	r3, r3, #128	; 0x80
 800062e:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic bus-off management */
    if (CAN_InitStruct->CAN_ABOM == ENABLE)
 8000630:	79cb      	ldrb	r3, [r1, #7]
 8000632:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_ABOM;
 8000634:	6803      	ldr	r3, [r0, #0]
 8000636:	bf0c      	ite	eq
 8000638:	f043 0340 	orreq.w	r3, r3, #64	; 0x40
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_ABOM;
 800063c:	f023 0340 	bicne.w	r3, r3, #64	; 0x40
 8000640:	6003      	str	r3, [r0, #0]
    }

    /* Set the automatic wake-up mode */
    if (CAN_InitStruct->CAN_AWUM == ENABLE)
 8000642:	7a0b      	ldrb	r3, [r1, #8]
 8000644:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_AWUM;
 8000646:	6803      	ldr	r3, [r0, #0]
 8000648:	bf0c      	ite	eq
 800064a:	f043 0320 	orreq.w	r3, r3, #32
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_AWUM;
 800064e:	f023 0320 	bicne.w	r3, r3, #32
 8000652:	6003      	str	r3, [r0, #0]
    }

    /* Set the no automatic retransmission */
    if (CAN_InitStruct->CAN_NART == ENABLE)
 8000654:	7a4b      	ldrb	r3, [r1, #9]
 8000656:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_NART;
 8000658:	6803      	ldr	r3, [r0, #0]
 800065a:	bf0c      	ite	eq
 800065c:	f043 0310 	orreq.w	r3, r3, #16
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_NART;
 8000660:	f023 0310 	bicne.w	r3, r3, #16
 8000664:	6003      	str	r3, [r0, #0]
    }

    /* Set the receive FIFO locked mode */
    if (CAN_InitStruct->CAN_RFLM == ENABLE)
 8000666:	7a8b      	ldrb	r3, [r1, #10]
 8000668:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_RFLM;
 800066a:	6803      	ldr	r3, [r0, #0]
 800066c:	bf0c      	ite	eq
 800066e:	f043 0308 	orreq.w	r3, r3, #8
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_RFLM;
 8000672:	f023 0308 	bicne.w	r3, r3, #8
 8000676:	6003      	str	r3, [r0, #0]
    }

    /* Set the transmit FIFO priority */
    if (CAN_InitStruct->CAN_TXFP == ENABLE)
 8000678:	7acb      	ldrb	r3, [r1, #11]
 800067a:	2b01      	cmp	r3, #1
    {
      CANx->MCR |= CAN_MCR_TXFP;
 800067c:	6803      	ldr	r3, [r0, #0]
 800067e:	bf0c      	ite	eq
 8000680:	f043 0304 	orreq.w	r3, r3, #4
    }
    else
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
 8000684:	f023 0304 	bicne.w	r3, r3, #4
 8000688:	6003      	str	r3, [r0, #0]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800068a:	788b      	ldrb	r3, [r1, #2]
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 800068c:	78ca      	ldrb	r2, [r1, #3]
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 800068e:	079b      	lsls	r3, r3, #30
 8000690:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 8000694:	790a      	ldrb	r2, [r1, #4]
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
 8000696:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 800069a:	794a      	ldrb	r2, [r1, #5]
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
 800069c:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);
 80006a0:	880a      	ldrh	r2, [r1, #0]
 80006a2:	3a01      	subs	r2, #1

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
                ((uint32_t)CAN_InitStruct->CAN_SJW << 24) | \
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
 80006a4:	4313      	orrs	r3, r2
    {
      CANx->MCR &= ~(uint32_t)CAN_MCR_TXFP;
    }

    /* Set the bit timing register */
    CANx->BTR = (uint32_t)((uint32_t)CAN_InitStruct->CAN_Mode << 30) | \
 80006a6:	61c3      	str	r3, [r0, #28]
                ((uint32_t)CAN_InitStruct->CAN_BS1 << 16) | \
                ((uint32_t)CAN_InitStruct->CAN_BS2 << 20) | \
               ((uint32_t)CAN_InitStruct->CAN_Prescaler - 1);

    /* Request leave initialisation */
    CANx->MCR &= ~(uint32_t)CAN_MCR_INRQ;
 80006a8:	6803      	ldr	r3, [r0, #0]
 80006aa:	f023 0301 	bic.w	r3, r3, #1
 80006ae:	6003      	str	r3, [r0, #0]

   /* Wait the acknowledge */
   wait_ack = 0;

   while (((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK) && (wait_ack != INAK_TIMEOUT))
 80006b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006b4:	6842      	ldr	r2, [r0, #4]
 80006b6:	07d2      	lsls	r2, r2, #31
 80006b8:	d501      	bpl.n	80006be <CAN_Init+0xc6>
 80006ba:	3b01      	subs	r3, #1
 80006bc:	d1fa      	bne.n	80006b4 <CAN_Init+0xbc>
   {
     wait_ack++;
   }

    /* ...and check acknowledged */
    if ((CANx->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 80006be:	6843      	ldr	r3, [r0, #4]
  }

  /* Check acknowledge */
  if ((CANx->MSR & CAN_MSR_INAK) != CAN_MSR_INAK)
  {
    InitStatus = CAN_InitStatus_Failed;
 80006c0:	f013 0f01 	tst.w	r3, #1
 80006c4:	bf14      	ite	ne
 80006c6:	2000      	movne	r0, #0
 80006c8:	2001      	moveq	r0, #1
 80006ca:	4770      	bx	lr
 80006cc:	4618      	mov	r0, r3
    }
  }

  /* At this step, return the status of initialization */
  return InitStatus;
}
 80006ce:	4770      	bx	lr

080006d0 <CAN_FilterInit>:
  assert_param(IS_CAN_FILTER_MODE(CAN_FilterInitStruct->CAN_FilterMode));
  assert_param(IS_CAN_FILTER_SCALE(CAN_FilterInitStruct->CAN_FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(CAN_FilterInitStruct->CAN_FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;
 80006d0:	7a83      	ldrb	r3, [r0, #10]
 80006d2:	2101      	movs	r1, #1
 80006d4:	4099      	lsls	r1, r3

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 80006d6:	4b35      	ldr	r3, [pc, #212]	; (80007ac <CAN_FilterInit+0xdc>)
 80006d8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80006dc:	f042 0201 	orr.w	r2, r2, #1
  * @param  CAN_FilterInitStruct: pointer to a CAN_FilterInitTypeDef structure that
  *         contains the configuration information.
  * @retval None
  */
void CAN_FilterInit(CAN_FilterInitTypeDef* CAN_FilterInitStruct)
{
 80006e0:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FUNCTIONAL_STATE(CAN_FilterInitStruct->CAN_FilterActivation));

  filter_number_bit_pos = ((uint32_t)1) << CAN_FilterInitStruct->CAN_FilterNumber;

  /* Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 80006e2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Filter Deactivation */
  CAN1->FA1R &= ~(uint32_t)filter_number_bit_pos;
 80006e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80006ea:	43cc      	mvns	r4, r1
 80006ec:	4022      	ands	r2, r4
 80006ee:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
 80006f2:	7b02      	ldrb	r2, [r0, #12]
 80006f4:	b9aa      	cbnz	r2, 8000722 <CAN_FilterInit+0x52>
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 80006f6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 80006fa:	88c6      	ldrh	r6, [r0, #6]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 80006fc:	8845      	ldrh	r5, [r0, #2]

  /* Filter Scale */
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_16bit)
  {
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;
 80006fe:	4022      	ands	r2, r4
 8000700:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000704:	7a82      	ldrb	r2, [r0, #10]
 8000706:	3248      	adds	r2, #72	; 0x48
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
 8000708:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
    /* 16-bit scale for the filter */
    CAN1->FS1R &= ~(uint32_t)filter_number_bit_pos;

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 800070c:	f843 5032 	str.w	r5, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
 8000710:	8803      	ldrh	r3, [r0, #0]
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000712:	8882      	ldrh	r2, [r0, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000714:	7a85      	ldrb	r5, [r0, #10]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000716:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800071a:	4b25      	ldr	r3, [pc, #148]	; (80007b0 <CAN_FilterInit+0xe0>)
 800071c:	00ed      	lsls	r5, r5, #3
 800071e:	18eb      	adds	r3, r5, r3
 8000720:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh);
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
 8000722:	7b03      	ldrb	r3, [r0, #12]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d116      	bne.n	8000756 <CAN_FilterInit+0x86>
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000728:	4b20      	ldr	r3, [pc, #128]	; (80007ac <CAN_FilterInit+0xdc>)
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 800072a:	8806      	ldrh	r6, [r0, #0]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 800072c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
 8000730:	8845      	ldrh	r5, [r0, #2]
  }

  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
 8000732:	430a      	orrs	r2, r1
 8000734:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000738:	7a82      	ldrb	r2, [r0, #10]
 800073a:	3248      	adds	r2, #72	; 0x48
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
 800073c:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
  if (CAN_FilterInitStruct->CAN_FilterScale == CAN_FilterScale_32bit)
  {
    /* 32-bit scale for the filter */
    CAN1->FS1R |= filter_number_bit_pos;
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
 8000740:	f843 5032 	str.w	r5, [r3, r2, lsl #3]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
 8000744:	88c3      	ldrh	r3, [r0, #6]
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 8000746:	8882      	ldrh	r2, [r0, #4]
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 8000748:	7a85      	ldrb	r5, [r0, #10]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
 800074a:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
    /* 32-bit identifier or First 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR1 = 
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterIdLow);
    /* 32-bit mask or Second 32-bit identifier */
    CAN1->sFilterRegister[CAN_FilterInitStruct->CAN_FilterNumber].FR2 = 
 800074e:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <CAN_FilterInit+0xe0>)
 8000750:	00ed      	lsls	r5, r5, #3
 8000752:	18eb      	adds	r3, r5, r3
 8000754:	605a      	str	r2, [r3, #4]
       ((0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdHigh) << 16) |
        (0x0000FFFF & (uint32_t)CAN_FilterInitStruct->CAN_FilterMaskIdLow);
  }

  /* Filter Mode */
  if (CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdMask)
 8000756:	7ac3      	ldrb	r3, [r0, #11]
 8000758:	4a14      	ldr	r2, [pc, #80]	; (80007ac <CAN_FilterInit+0xdc>)
 800075a:	b91b      	cbnz	r3, 8000764 <CAN_FilterInit+0x94>
  {
    /*Id/Mask mode for the filter*/
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
 800075c:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000760:	4023      	ands	r3, r4
 8000762:	e002      	b.n	800076a <CAN_FilterInit+0x9a>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 8000764:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8000768:	430b      	orrs	r3, r1
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 800076a:	8905      	ldrh	r5, [r0, #8]
    CAN1->FM1R &= ~(uint32_t)filter_number_bit_pos;
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    CAN1->FM1R |= (uint32_t)filter_number_bit_pos;
 800076c:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8000770:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <CAN_FilterInit+0xdc>)
  }

  /* Filter FIFO assignment */
  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO0)
 8000772:	b92d      	cbnz	r5, 8000780 <CAN_FilterInit+0xb0>
  {
    /* FIFO 0 assignation for the filter */
    CAN1->FFA1R &= ~(uint32_t)filter_number_bit_pos;
 8000774:	f8d2 5214 	ldr.w	r5, [r2, #532]	; 0x214
 8000778:	402c      	ands	r4, r5
 800077a:	f8c2 4214 	str.w	r4, [r2, #532]	; 0x214
 800077e:	e006      	b.n	800078e <CAN_FilterInit+0xbe>
  }

  if (CAN_FilterInitStruct->CAN_FilterFIFOAssignment == CAN_Filter_FIFO1)
 8000780:	2d01      	cmp	r5, #1
 8000782:	d104      	bne.n	800078e <CAN_FilterInit+0xbe>
  {
    /* FIFO 1 assignation for the filter */
    CAN1->FFA1R |= (uint32_t)filter_number_bit_pos;
 8000784:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000788:	430a      	orrs	r2, r1
 800078a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Filter activation */
  if (CAN_FilterInitStruct->CAN_FilterActivation == ENABLE)
 800078e:	7b42      	ldrb	r2, [r0, #13]
 8000790:	2a01      	cmp	r2, #1
 8000792:	d104      	bne.n	800079e <CAN_FilterInit+0xce>
  {
    CAN1->FA1R |= filter_number_bit_pos;
 8000794:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000798:	4311      	orrs	r1, r2
 800079a:	f8c3 121c 	str.w	r1, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 800079e:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007a2:	f022 0201 	bic.w	r2, r2, #1
 80007a6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	40006400 	.word	0x40006400
 80007b0:	40006640 	.word	0x40006640

080007b4 <CAN_StructInit>:
void CAN_StructInit(CAN_InitTypeDef* CAN_InitStruct)
{
  /* Reset CAN init structure parameters values */
  
  /* Initialize the time triggered communication mode */
  CAN_InitStruct->CAN_TTCM = DISABLE;
 80007b4:	2300      	movs	r3, #0
 80007b6:	7183      	strb	r3, [r0, #6]
  
  /* Initialize the automatic bus-off management */
  CAN_InitStruct->CAN_ABOM = DISABLE;
 80007b8:	71c3      	strb	r3, [r0, #7]
  
  /* Initialize the automatic wake-up mode */
  CAN_InitStruct->CAN_AWUM = DISABLE;
 80007ba:	7203      	strb	r3, [r0, #8]
  
  /* Initialize the no automatic retransmission */
  CAN_InitStruct->CAN_NART = DISABLE;
 80007bc:	7243      	strb	r3, [r0, #9]
  
  /* Initialize the receive FIFO locked mode */
  CAN_InitStruct->CAN_RFLM = DISABLE;
 80007be:	7283      	strb	r3, [r0, #10]
  
  /* Initialize the transmit FIFO priority */
  CAN_InitStruct->CAN_TXFP = DISABLE;
 80007c0:	72c3      	strb	r3, [r0, #11]
  
  /* Initialize the CAN_Mode member */
  CAN_InitStruct->CAN_Mode = CAN_Mode_Normal;
 80007c2:	7083      	strb	r3, [r0, #2]
  
  /* Initialize the CAN_SJW member */
  CAN_InitStruct->CAN_SJW = CAN_SJW_1tq;
 80007c4:	70c3      	strb	r3, [r0, #3]
  
  /* Initialize the CAN_BS1 member */
  CAN_InitStruct->CAN_BS1 = CAN_BS1_4tq;
 80007c6:	2303      	movs	r3, #3
 80007c8:	7103      	strb	r3, [r0, #4]
  
  /* Initialize the CAN_BS2 member */
  CAN_InitStruct->CAN_BS2 = CAN_BS2_3tq;
 80007ca:	2302      	movs	r3, #2
 80007cc:	7143      	strb	r3, [r0, #5]
  
  /* Initialize the CAN_Prescaler member */
  CAN_InitStruct->CAN_Prescaler = 1;
 80007ce:	2301      	movs	r3, #1
 80007d0:	8003      	strh	r3, [r0, #0]
}
 80007d2:	4770      	bx	lr

080007d4 <CAN_SlaveStartBank>:
{
  /* Check the parameters */
  assert_param(IS_CAN_BANKNUMBER(CAN_BankNumber));
  
  /* Enter Initialisation mode for the filter */
  CAN1->FMR |= FMR_FINIT;
 80007d4:	4b0d      	ldr	r3, [pc, #52]	; (800080c <CAN_SlaveStartBank+0x38>)
 80007d6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007da:	f042 0201 	orr.w	r2, r2, #1
 80007de:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Select the start slave bank */
  CAN1->FMR &= (uint32_t)0xFFFFC0F1 ;
 80007e2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007e6:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 80007ea:	f022 020e 	bic.w	r2, r2, #14
 80007ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  CAN1->FMR |= (uint32_t)(CAN_BankNumber)<<8;
 80007f2:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80007f6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80007fa:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
  
  /* Leave Initialisation mode for the filter */
  CAN1->FMR &= ~FMR_FINIT;
 80007fe:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000802:	f022 0201 	bic.w	r2, r2, #1
 8000806:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 800080a:	4770      	bx	lr
 800080c:	40006400 	.word	0x40006400

08000810 <CAN_DBGFreeze>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000810:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000812:	b111      	cbz	r1, 800081a <CAN_DBGFreeze+0xa>
  {
    /* Enable Debug Freeze  */
    CANx->MCR |= MCR_DBF;
 8000814:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000818:	e001      	b.n	800081e <CAN_DBGFreeze+0xe>
  }
  else
  {
    /* Disable Debug Freeze */
    CANx->MCR &= ~MCR_DBF;
 800081a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800081e:	6003      	str	r3, [r0, #0]
 8000820:	4770      	bx	lr

08000822 <CAN_TTComModeCmd>:
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000822:	6803      	ldr	r3, [r0, #0]
void CAN_TTComModeCmd(CAN_TypeDef* CANx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000824:	b199      	cbz	r1, 800084e <CAN_TTComModeCmd+0x2c>
  {
    /* Enable the TTCM mode */
    CANx->MCR |= CAN_MCR_TTCM;
 8000826:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800082a:	6003      	str	r3, [r0, #0]

    /* Set TGT bits */
    CANx->sTxMailBox[0].TDTR |= ((uint32_t)CAN_TDT0R_TGT);
 800082c:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000834:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR |= ((uint32_t)CAN_TDT1R_TGT);
 8000838:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 800083c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000840:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR |= ((uint32_t)CAN_TDT2R_TGT);
 8000844:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000848:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800084c:	e012      	b.n	8000874 <CAN_TTComModeCmd+0x52>
  }
  else
  {
    /* Disable the TTCM mode */
    CANx->MCR &= (uint32_t)(~(uint32_t)CAN_MCR_TTCM);
 800084e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000852:	6003      	str	r3, [r0, #0]

    /* Reset TGT bits */
    CANx->sTxMailBox[0].TDTR &= ((uint32_t)~CAN_TDT0R_TGT);
 8000854:	f8d0 3184 	ldr.w	r3, [r0, #388]	; 0x184
 8000858:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800085c:	f8c0 3184 	str.w	r3, [r0, #388]	; 0x184
    CANx->sTxMailBox[1].TDTR &= ((uint32_t)~CAN_TDT1R_TGT);
 8000860:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
 8000864:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000868:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    CANx->sTxMailBox[2].TDTR &= ((uint32_t)~CAN_TDT2R_TGT);
 800086c:	f8d0 31a4 	ldr.w	r3, [r0, #420]	; 0x1a4
 8000870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000874:	f8c0 31a4 	str.w	r3, [r0, #420]	; 0x1a4
 8000878:	4770      	bx	lr

0800087a <CAN_Transmit>:
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 800087a:	6882      	ldr	r2, [r0, #8]
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 800087c:	4603      	mov	r3, r0
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 800087e:	0150      	lsls	r0, r2, #5
  * @param  TxMessage: pointer to a structure which contains CAN Id, CAN DLC and CAN data.
  * @retval The number of the mailbox that is used for transmission or
  *         CAN_TxStatus_NoMailBox if there is no empty mailbox.
  */
uint8_t CAN_Transmit(CAN_TypeDef* CANx, CanTxMsg* TxMessage)
{
 8000880:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_CAN_IDTYPE(TxMessage->IDE));
  assert_param(IS_CAN_RTR(TxMessage->RTR));
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
 8000882:	d407      	bmi.n	8000894 <CAN_Transmit+0x1a>
  {
    transmit_mailbox = 0;
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
 8000884:	689a      	ldr	r2, [r3, #8]
 8000886:	0112      	lsls	r2, r2, #4
 8000888:	d406      	bmi.n	8000898 <CAN_Transmit+0x1e>
  {
    transmit_mailbox = 1;
  }
  else if ((CANx->TSR&CAN_TSR_TME2) == CAN_TSR_TME2)
 800088a:	689a      	ldr	r2, [r3, #8]
 800088c:	00d0      	lsls	r0, r2, #3
 800088e:	d54a      	bpl.n	8000926 <CAN_Transmit+0xac>
  {
    transmit_mailbox = 2;
 8000890:	2002      	movs	r0, #2
 8000892:	e002      	b.n	800089a <CAN_Transmit+0x20>
  assert_param(IS_CAN_DLC(TxMessage->DLC));

  /* Select one empty transmit mailbox */
  if ((CANx->TSR&CAN_TSR_TME0) == CAN_TSR_TME0)
  {
    transmit_mailbox = 0;
 8000894:	2000      	movs	r0, #0
 8000896:	e000      	b.n	800089a <CAN_Transmit+0x20>
  }
  else if ((CANx->TSR&CAN_TSR_TME1) == CAN_TSR_TME1)
  {
    transmit_mailbox = 1;
 8000898:	2001      	movs	r0, #1
  }

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
 800089a:	f100 0218 	add.w	r2, r0, #24
 800089e:	0112      	lsls	r2, r2, #4
 80008a0:	589c      	ldr	r4, [r3, r2]
 80008a2:	f004 0401 	and.w	r4, r4, #1
 80008a6:	509c      	str	r4, [r3, r2]
    if (TxMessage->IDE == CAN_Id_Standard)
 80008a8:	7a0c      	ldrb	r4, [r1, #8]
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 80008aa:	589d      	ldr	r5, [r3, r2]

  if (transmit_mailbox != CAN_TxStatus_NoMailBox)
  {
    /* Set up the Id */
    CANx->sTxMailBox[transmit_mailbox].TIR &= TMIDxR_TXRQ;
    if (TxMessage->IDE == CAN_Id_Standard)
 80008ac:	b924      	cbnz	r4, 80008b8 <CAN_Transmit+0x3e>
    {
      assert_param(IS_CAN_STDID(TxMessage->StdId));  
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->StdId << 21) | \
 80008ae:	680e      	ldr	r6, [r1, #0]
 80008b0:	7a4c      	ldrb	r4, [r1, #9]
 80008b2:	ea44 5446 	orr.w	r4, r4, r6, lsl #21
 80008b6:	e004      	b.n	80008c2 <CAN_Transmit+0x48>
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80008b8:	684e      	ldr	r6, [r1, #4]
 80008ba:	ea44 04c6 	orr.w	r4, r4, r6, lsl #3
                                                  TxMessage->IDE | \
 80008be:	432c      	orrs	r4, r5
 80008c0:	7a4d      	ldrb	r5, [r1, #9]
                                                  TxMessage->RTR);
    }
    else
    {
      assert_param(IS_CAN_EXTID(TxMessage->ExtId));
      CANx->sTxMailBox[transmit_mailbox].TIR |= ((TxMessage->ExtId << 3) | \
 80008c2:	432c      	orrs	r4, r5
 80008c4:	509c      	str	r4, [r3, r2]
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 80008c6:	7a8a      	ldrb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 80008c8:	f100 0418 	add.w	r4, r0, #24
 80008cc:	0124      	lsls	r4, r4, #4
                                                  TxMessage->IDE | \
                                                  TxMessage->RTR);
    }
    
    /* Set up the DLC */
    TxMessage->DLC &= (uint8_t)0x0000000F;
 80008ce:	f002 020f 	and.w	r2, r2, #15
 80008d2:	728a      	strb	r2, [r1, #10]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 80008d4:	191a      	adds	r2, r3, r4
 80008d6:	6855      	ldr	r5, [r2, #4]
 80008d8:	f025 050f 	bic.w	r5, r5, #15
 80008dc:	6055      	str	r5, [r2, #4]
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;
 80008de:	6855      	ldr	r5, [r2, #4]
 80008e0:	7a8e      	ldrb	r6, [r1, #10]
 80008e2:	4335      	orrs	r5, r6
 80008e4:	6055      	str	r5, [r2, #4]

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 80008e6:	7b4e      	ldrb	r6, [r1, #13]
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80008e8:	7b8a      	ldrb	r2, [r1, #14]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 80008ea:	0436      	lsls	r6, r6, #16
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80008ec:	ea46 6602 	orr.w	r6, r6, r2, lsl #24
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
 80008f0:	7aca      	ldrb	r2, [r1, #11]
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
 80008f2:	4316      	orrs	r6, r2
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
 80008f4:	7b0a      	ldrb	r2, [r1, #12]
 80008f6:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
    TxMessage->DLC &= (uint8_t)0x0000000F;
    CANx->sTxMailBox[transmit_mailbox].TDTR &= (uint32_t)0xFFFFFFF0;
    CANx->sTxMailBox[transmit_mailbox].TDTR |= TxMessage->DLC;

    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
 80008fa:	eb03 1200 	add.w	r2, r3, r0, lsl #4
 80008fe:	f502 75c4 	add.w	r5, r2, #392	; 0x188
 8000902:	f8c2 6188 	str.w	r6, [r2, #392]	; 0x188
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000906:	7c4a      	ldrb	r2, [r1, #17]
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 8000908:	7c8e      	ldrb	r6, [r1, #18]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 800090a:	0412      	lsls	r2, r2, #16
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 800090c:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
 8000910:	7bce      	ldrb	r6, [r1, #15]
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000912:	7c09      	ldrb	r1, [r1, #16]
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
                                             ((uint32_t)TxMessage->Data[6] << 16) |
 8000914:	4332      	orrs	r2, r6
                                             ((uint32_t)TxMessage->Data[5] << 8) |
 8000916:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
    /* Set up the data field */
    CANx->sTxMailBox[transmit_mailbox].TDLR = (((uint32_t)TxMessage->Data[3] << 24) | 
                                             ((uint32_t)TxMessage->Data[2] << 16) |
                                             ((uint32_t)TxMessage->Data[1] << 8) | 
                                             ((uint32_t)TxMessage->Data[0]));
    CANx->sTxMailBox[transmit_mailbox].TDHR = (((uint32_t)TxMessage->Data[7] << 24) | 
 800091a:	606a      	str	r2, [r5, #4]
                                             ((uint32_t)TxMessage->Data[6] << 16) |
                                             ((uint32_t)TxMessage->Data[5] << 8) |
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
 800091c:	591a      	ldr	r2, [r3, r4]
 800091e:	f042 0201 	orr.w	r2, r2, #1
 8000922:	511a      	str	r2, [r3, r4]
 8000924:	bd70      	pop	{r4, r5, r6, pc}
  {
    transmit_mailbox = 2;
  }
  else
  {
    transmit_mailbox = CAN_TxStatus_NoMailBox;
 8000926:	2004      	movs	r0, #4
                                             ((uint32_t)TxMessage->Data[4]));
    /* Request transmission */
    CANx->sTxMailBox[transmit_mailbox].TIR |= TMIDxR_TXRQ;
  }
  return transmit_mailbox;
}
 8000928:	bd70      	pop	{r4, r5, r6, pc}

0800092a <CAN_TransmitStatus>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(TransmitMailbox));
 
  switch (TransmitMailbox)
 800092a:	2901      	cmp	r1, #1
 800092c:	d006      	beq.n	800093c <CAN_TransmitStatus+0x12>
 800092e:	d302      	bcc.n	8000936 <CAN_TransmitStatus+0xc>
 8000930:	2902      	cmp	r1, #2
 8000932:	d10a      	bne.n	800094a <CAN_TransmitStatus+0x20>
 8000934:	e005      	b.n	8000942 <CAN_TransmitStatus+0x18>
  {
    case (CAN_TXMAILBOX_0): 
      state =   CANx->TSR &  (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0);
 8000936:	6882      	ldr	r2, [r0, #8]
 8000938:	4b0e      	ldr	r3, [pc, #56]	; (8000974 <CAN_TransmitStatus+0x4a>)
 800093a:	e004      	b.n	8000946 <CAN_TransmitStatus+0x1c>
      break;
    case (CAN_TXMAILBOX_1): 
      state =   CANx->TSR &  (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1);
 800093c:	6882      	ldr	r2, [r0, #8]
 800093e:	4b0e      	ldr	r3, [pc, #56]	; (8000978 <CAN_TransmitStatus+0x4e>)
 8000940:	e001      	b.n	8000946 <CAN_TransmitStatus+0x1c>
      break;
    case (CAN_TXMAILBOX_2): 
      state =   CANx->TSR &  (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2);
 8000942:	6882      	ldr	r2, [r0, #8]
 8000944:	4b0d      	ldr	r3, [pc, #52]	; (800097c <CAN_TransmitStatus+0x52>)
 8000946:	4013      	ands	r3, r2
      break;
 8000948:	e000      	b.n	800094c <CAN_TransmitStatus+0x22>
    default:
      state = CAN_TxStatus_Failed;
 800094a:	2300      	movs	r3, #0
      break;
  }
  switch (state)
 800094c:	4a09      	ldr	r2, [pc, #36]	; (8000974 <CAN_TransmitStatus+0x4a>)
 800094e:	4293      	cmp	r3, r2
 8000950:	d00b      	beq.n	800096a <CAN_TransmitStatus+0x40>
 8000952:	d801      	bhi.n	8000958 <CAN_TransmitStatus+0x2e>
 8000954:	b13b      	cbz	r3, 8000966 <CAN_TransmitStatus+0x3c>
 8000956:	e00a      	b.n	800096e <CAN_TransmitStatus+0x44>
 8000958:	4a07      	ldr	r2, [pc, #28]	; (8000978 <CAN_TransmitStatus+0x4e>)
 800095a:	4293      	cmp	r3, r2
 800095c:	d005      	beq.n	800096a <CAN_TransmitStatus+0x40>
 800095e:	4a07      	ldr	r2, [pc, #28]	; (800097c <CAN_TransmitStatus+0x52>)
 8000960:	4293      	cmp	r3, r2
 8000962:	d104      	bne.n	800096e <CAN_TransmitStatus+0x44>
 8000964:	e001      	b.n	800096a <CAN_TransmitStatus+0x40>
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
 8000966:	2002      	movs	r0, #2
 8000968:	4770      	bx	lr
      /* transmit succeeded  */
    case (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1):state = CAN_TxStatus_Ok;
      break;
    case (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2):state = CAN_TxStatus_Ok;
 800096a:	2001      	movs	r0, #1
      break;
 800096c:	4770      	bx	lr
  {
      /* transmit pending  */
    case (0x0): state = CAN_TxStatus_Pending;
      break;
      /* transmit failed  */
     case (CAN_TSR_RQCP0 | CAN_TSR_TME0): state = CAN_TxStatus_Failed;
 800096e:	2000      	movs	r0, #0
      break;
    default: state = CAN_TxStatus_Failed;
      break;
  }
  return (uint8_t) state;
}
 8000970:	4770      	bx	lr
 8000972:	bf00      	nop
 8000974:	04000003 	.word	0x04000003
 8000978:	08000300 	.word	0x08000300
 800097c:	10030000 	.word	0x10030000

08000980 <CAN_CancelTransmit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_TRANSMITMAILBOX(Mailbox));
  /* abort transmission */
  switch (Mailbox)
 8000980:	2901      	cmp	r1, #1
 8000982:	d007      	beq.n	8000994 <CAN_CancelTransmit+0x14>
 8000984:	d302      	bcc.n	800098c <CAN_CancelTransmit+0xc>
 8000986:	2902      	cmp	r1, #2
 8000988:	d10d      	bne.n	80009a6 <CAN_CancelTransmit+0x26>
 800098a:	e008      	b.n	800099e <CAN_CancelTransmit+0x1e>
  {
    case (CAN_TXMAILBOX_0): CANx->TSR |= CAN_TSR_ABRQ0;
 800098c:	6883      	ldr	r3, [r0, #8]
 800098e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000992:	e002      	b.n	800099a <CAN_CancelTransmit+0x1a>
      break;
    case (CAN_TXMAILBOX_1): CANx->TSR |= CAN_TSR_ABRQ1;
 8000994:	6883      	ldr	r3, [r0, #8]
 8000996:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800099a:	6083      	str	r3, [r0, #8]
      break;
 800099c:	4770      	bx	lr
    case (CAN_TXMAILBOX_2): CANx->TSR |= CAN_TSR_ABRQ2;
 800099e:	6883      	ldr	r3, [r0, #8]
 80009a0:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80009a4:	6083      	str	r3, [r0, #8]
 80009a6:	4770      	bx	lr

080009a8 <CAN_Receive>:
  * @param  RxMessage: pointer to a structure receive frame which contains CAN Id,
  *         CAN DLC, CAN data and FMI number.
  * @retval None
  */
void CAN_Receive(CAN_TypeDef* CANx, uint8_t FIFONumber, CanRxMsg* RxMessage)
{
 80009a8:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80009aa:	f101 041b 	add.w	r4, r1, #27
 80009ae:	0123      	lsls	r3, r4, #4
 80009b0:	58c5      	ldr	r5, [r0, r3]
 80009b2:	f005 0504 	and.w	r5, r5, #4
 80009b6:	b2ed      	uxtb	r5, r5
 80009b8:	7215      	strb	r5, [r2, #8]
  if (RxMessage->IDE == CAN_Id_Standard)
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80009ba:	58c3      	ldr	r3, [r0, r3]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Get the Id */
  RxMessage->IDE = (uint8_t)0x04 & CANx->sFIFOMailBox[FIFONumber].RIR;
  if (RxMessage->IDE == CAN_Id_Standard)
 80009bc:	b915      	cbnz	r5, 80009c4 <CAN_Receive+0x1c>
  {
    RxMessage->StdId = (uint32_t)0x000007FF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 21);
 80009be:	0d5b      	lsrs	r3, r3, #21
 80009c0:	6013      	str	r3, [r2, #0]
 80009c2:	e001      	b.n	80009c8 <CAN_Receive+0x20>
  }
  else
  {
    RxMessage->ExtId = (uint32_t)0x1FFFFFFF & (CANx->sFIFOMailBox[FIFONumber].RIR >> 3);
 80009c4:	08db      	lsrs	r3, r3, #3
 80009c6:	6053      	str	r3, [r2, #4]
  }
  
  RxMessage->RTR = (uint8_t)0x02 & CANx->sFIFOMailBox[FIFONumber].RIR;
 80009c8:	0124      	lsls	r4, r4, #4
 80009ca:	1903      	adds	r3, r0, r4
 80009cc:	5904      	ldr	r4, [r0, r4]
 80009ce:	f004 0402 	and.w	r4, r4, #2
 80009d2:	7254      	strb	r4, [r2, #9]
  /* Get the DLC */
  RxMessage->DLC = (uint8_t)0x0F & CANx->sFIFOMailBox[FIFONumber].RDTR;
 80009d4:	685c      	ldr	r4, [r3, #4]
 80009d6:	f004 040f 	and.w	r4, r4, #15
 80009da:	7294      	strb	r4, [r2, #10]
  /* Get the FMI */
  RxMessage->FMI = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDTR >> 8);
 80009dc:	685b      	ldr	r3, [r3, #4]
 80009de:	0a1b      	lsrs	r3, r3, #8
 80009e0:	74d3      	strb	r3, [r2, #19]
  /* Get the data field */
  RxMessage->Data[0] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDLR;
 80009e2:	eb00 1301 	add.w	r3, r0, r1, lsl #4
 80009e6:	f503 74dc 	add.w	r4, r3, #440	; 0x1b8
 80009ea:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 80009ee:	72d5      	strb	r5, [r2, #11]
  RxMessage->Data[1] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 8);
 80009f0:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 80009f4:	0a2d      	lsrs	r5, r5, #8
 80009f6:	7315      	strb	r5, [r2, #12]
  RxMessage->Data[2] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 16);
 80009f8:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
 80009fc:	0c2d      	lsrs	r5, r5, #16
 80009fe:	7355      	strb	r5, [r2, #13]
  RxMessage->Data[3] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8000a00:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 8000a04:	0e1b      	lsrs	r3, r3, #24
 8000a06:	7393      	strb	r3, [r2, #14]
  RxMessage->Data[4] = (uint8_t)0xFF & CANx->sFIFOMailBox[FIFONumber].RDHR;
 8000a08:	6863      	ldr	r3, [r4, #4]
 8000a0a:	73d3      	strb	r3, [r2, #15]
  RxMessage->Data[5] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8000a0c:	6863      	ldr	r3, [r4, #4]
 8000a0e:	0a1b      	lsrs	r3, r3, #8
 8000a10:	7413      	strb	r3, [r2, #16]
  RxMessage->Data[6] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8000a12:	6863      	ldr	r3, [r4, #4]
 8000a14:	0c1b      	lsrs	r3, r3, #16
 8000a16:	7453      	strb	r3, [r2, #17]
  RxMessage->Data[7] = (uint8_t)0xFF & (CANx->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8000a18:	6863      	ldr	r3, [r4, #4]
 8000a1a:	0e1b      	lsrs	r3, r3, #24
 8000a1c:	7493      	strb	r3, [r2, #18]
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000a1e:	b921      	cbnz	r1, 8000a2a <CAN_Receive+0x82>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000a20:	68c3      	ldr	r3, [r0, #12]
 8000a22:	f043 0320 	orr.w	r3, r3, #32
 8000a26:	60c3      	str	r3, [r0, #12]
 8000a28:	bd30      	pop	{r4, r5, pc}
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000a2a:	6903      	ldr	r3, [r0, #16]
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	6103      	str	r3, [r0, #16]
 8000a32:	bd30      	pop	{r4, r5, pc}

08000a34 <CAN_FIFORelease>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8000a34:	b921      	cbnz	r1, 8000a40 <CAN_FIFORelease+0xc>
  {
    CANx->RF0R |= CAN_RF0R_RFOM0;
 8000a36:	68c3      	ldr	r3, [r0, #12]
 8000a38:	f043 0320 	orr.w	r3, r3, #32
 8000a3c:	60c3      	str	r3, [r0, #12]
 8000a3e:	4770      	bx	lr
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    CANx->RF1R |= CAN_RF1R_RFOM1;
 8000a40:	6903      	ldr	r3, [r0, #16]
 8000a42:	f043 0320 	orr.w	r3, r3, #32
 8000a46:	6103      	str	r3, [r0, #16]
 8000a48:	4770      	bx	lr

08000a4a <CAN_MessagePending>:
{
  uint8_t message_pending=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_FIFO(FIFONumber));
  if (FIFONumber == CAN_FIFO0)
 8000a4a:	b909      	cbnz	r1, 8000a50 <CAN_MessagePending+0x6>
  {
    message_pending = (uint8_t)(CANx->RF0R&(uint32_t)0x03);
 8000a4c:	68c0      	ldr	r0, [r0, #12]
 8000a4e:	e002      	b.n	8000a56 <CAN_MessagePending+0xc>
  }
  else if (FIFONumber == CAN_FIFO1)
 8000a50:	2901      	cmp	r1, #1
 8000a52:	d103      	bne.n	8000a5c <CAN_MessagePending+0x12>
  {
    message_pending = (uint8_t)(CANx->RF1R&(uint32_t)0x03);
 8000a54:	6900      	ldr	r0, [r0, #16]
 8000a56:	f000 0003 	and.w	r0, r0, #3
 8000a5a:	4770      	bx	lr
  }
  else
  {
    message_pending = 0;
 8000a5c:	2000      	movs	r0, #0
  }
  return message_pending;
}
 8000a5e:	4770      	bx	lr

08000a60 <CAN_OperatingModeRequest>:

  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_OPERATING_MODE(CAN_OperatingMode));

  if (CAN_OperatingMode == CAN_OperatingMode_Initialization)
 8000a60:	b999      	cbnz	r1, 8000a8a <CAN_OperatingModeRequest+0x2a>
  {
    /* Request initialisation */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_SLEEP)) | CAN_MCR_INRQ);
 8000a62:	6803      	ldr	r3, [r0, #0]
 8000a64:	f023 0303 	bic.w	r3, r3, #3
 8000a68:	f043 0301 	orr.w	r3, r3, #1
 8000a6c:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK) && (timeout != 0))
 8000a6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a72:	6842      	ldr	r2, [r0, #4]
 8000a74:	f002 0203 	and.w	r2, r2, #3
 8000a78:	2a01      	cmp	r2, #1
 8000a7a:	d001      	beq.n	8000a80 <CAN_OperatingModeRequest+0x20>
 8000a7c:	3b01      	subs	r3, #1
 8000a7e:	d1f8      	bne.n	8000a72 <CAN_OperatingModeRequest+0x12>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_INAK)
 8000a80:	6840      	ldr	r0, [r0, #4]
 8000a82:	f000 0003 	and.w	r0, r0, #3
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000a86:	2801      	cmp	r0, #1
 8000a88:	e028      	b.n	8000adc <CAN_OperatingModeRequest+0x7c>
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Normal)
 8000a8a:	2901      	cmp	r1, #1
 8000a8c:	d111      	bne.n	8000ab2 <CAN_OperatingModeRequest+0x52>
  {
    /* Request leave initialisation and sleep mode  and enter Normal mode */
    CANx->MCR &= (uint32_t)(~(CAN_MCR_SLEEP|CAN_MCR_INRQ));
 8000a8e:	6803      	ldr	r3, [r0, #0]
 8000a90:	f023 0303 	bic.w	r3, r3, #3
 8000a94:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != 0) && (timeout!=0))
 8000a96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000a9a:	6842      	ldr	r2, [r0, #4]
 8000a9c:	0792      	lsls	r2, r2, #30
 8000a9e:	d001      	beq.n	8000aa4 <CAN_OperatingModeRequest+0x44>
 8000aa0:	3b01      	subs	r3, #1
 8000aa2:	d1fa      	bne.n	8000a9a <CAN_OperatingModeRequest+0x3a>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != 0)
 8000aa4:	6843      	ldr	r3, [r0, #4]
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000aa6:	f013 0f03 	tst.w	r3, #3
 8000aaa:	bf14      	ite	ne
 8000aac:	2000      	movne	r0, #0
 8000aae:	2001      	moveq	r0, #1
 8000ab0:	4770      	bx	lr
    else
    {
      status = CAN_ModeStatus_Success;
    }
  }
  else  if (CAN_OperatingMode == CAN_OperatingMode_Sleep)
 8000ab2:	2902      	cmp	r1, #2
 8000ab4:	d116      	bne.n	8000ae4 <CAN_OperatingModeRequest+0x84>
  {
    /* Request Sleep mode */
    CANx->MCR = (uint32_t)((CANx->MCR & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8000ab6:	6803      	ldr	r3, [r0, #0]
 8000ab8:	f023 0303 	bic.w	r3, r3, #3
 8000abc:	f043 0302 	orr.w	r3, r3, #2
 8000ac0:	6003      	str	r3, [r0, #0]

    /* Wait the acknowledge */
    while (((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK) && (timeout!=0))
 8000ac2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000ac6:	6842      	ldr	r2, [r0, #4]
 8000ac8:	f002 0203 	and.w	r2, r2, #3
 8000acc:	2a02      	cmp	r2, #2
 8000ace:	d001      	beq.n	8000ad4 <CAN_OperatingModeRequest+0x74>
 8000ad0:	3b01      	subs	r3, #1
 8000ad2:	d1f8      	bne.n	8000ac6 <CAN_OperatingModeRequest+0x66>
    {
      timeout--;
    }
    if ((CANx->MSR & CAN_MODE_MASK) != CAN_MSR_SLAK)
 8000ad4:	6840      	ldr	r0, [r0, #4]
 8000ad6:	f000 0003 	and.w	r0, r0, #3
    {
      status = CAN_ModeStatus_Failed;
    }
    else
    {
      status = CAN_ModeStatus_Success;
 8000ada:	2802      	cmp	r0, #2
 8000adc:	bf14      	ite	ne
 8000ade:	2000      	movne	r0, #0
 8000ae0:	2001      	moveq	r0, #1
 8000ae2:	4770      	bx	lr
      status = CAN_ModeStatus_Success;
    }
  }
  else
  {
    status = CAN_ModeStatus_Failed;
 8000ae4:	2000      	movs	r0, #0
  }

  return  (uint8_t) status;
}
 8000ae6:	4770      	bx	lr

08000ae8 <CAN_Sleep>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Request Sleep mode */
   CANx->MCR = (((CANx->MCR) & (uint32_t)(~(uint32_t)CAN_MCR_INRQ)) | CAN_MCR_SLEEP);
 8000ae8:	6803      	ldr	r3, [r0, #0]
 8000aea:	f023 0303 	bic.w	r3, r3, #3
 8000aee:	f043 0302 	orr.w	r3, r3, #2
 8000af2:	6003      	str	r3, [r0, #0]
   
  /* Sleep mode status */
  if ((CANx->MSR & (CAN_MSR_SLAK|CAN_MSR_INAK)) == CAN_MSR_SLAK)
 8000af4:	6840      	ldr	r0, [r0, #4]
 8000af6:	f000 0003 	and.w	r0, r0, #3
    /* Sleep mode not entered */
    sleepstatus =  CAN_Sleep_Ok;
  }
  /* return sleep mode status */
   return (uint8_t)sleepstatus;
}
 8000afa:	f1a0 0102 	sub.w	r1, r0, #2
 8000afe:	4248      	negs	r0, r1
 8000b00:	eb40 0001 	adc.w	r0, r0, r1
 8000b04:	4770      	bx	lr

08000b06 <CAN_WakeUp>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
    
  /* Wake up request */
  CANx->MCR &= ~(uint32_t)CAN_MCR_SLEEP;
 8000b06:	6803      	ldr	r3, [r0, #0]
 8000b08:	f023 0302 	bic.w	r3, r3, #2
 8000b0c:	6003      	str	r3, [r0, #0]
    
  /* Sleep mode status */
  while(((CANx->MSR & CAN_MSR_SLAK) == CAN_MSR_SLAK)&&(wait_slak!=0x00))
 8000b0e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b12:	6842      	ldr	r2, [r0, #4]
 8000b14:	0792      	lsls	r2, r2, #30
 8000b16:	d501      	bpl.n	8000b1c <CAN_WakeUp+0x16>
 8000b18:	3b01      	subs	r3, #1
 8000b1a:	d1fa      	bne.n	8000b12 <CAN_WakeUp+0xc>
  {
   wait_slak--;
  }
  if((CANx->MSR & CAN_MSR_SLAK) != CAN_MSR_SLAK)
 8000b1c:	6843      	ldr	r3, [r0, #4]
  * @retval CAN_WakeUp_Ok if sleep mode left, CAN_WakeUp_Failed otherwise.
  */
uint8_t CAN_WakeUp(CAN_TypeDef* CANx)
{
  uint32_t wait_slak = SLAK_TIMEOUT;
  uint8_t wakeupstatus = CAN_WakeUp_Failed;
 8000b1e:	f013 0f02 	tst.w	r3, #2
   /* wake up done : Sleep mode exited */
    wakeupstatus = CAN_WakeUp_Ok;
  }
  /* return wakeup status */
  return (uint8_t)wakeupstatus;
}
 8000b22:	bf14      	ite	ne
 8000b24:	2000      	movne	r0, #0
 8000b26:	2001      	moveq	r0, #1
 8000b28:	4770      	bx	lr

08000b2a <CAN_GetLastErrorCode>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the error code*/
  errorcode = (((uint8_t)CANx->ESR) & (uint8_t)CAN_ESR_LEC);
 8000b2a:	6980      	ldr	r0, [r0, #24]
  
  /* Return the error code*/
  return errorcode;
}
 8000b2c:	f000 0070 	and.w	r0, r0, #112	; 0x70
 8000b30:	4770      	bx	lr

08000b32 <CAN_GetReceiveErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the Receive Error Counter*/
  counter = (uint8_t)((CANx->ESR & CAN_ESR_REC)>> 24);
 8000b32:	6980      	ldr	r0, [r0, #24]
  
  /* Return the Receive Error Counter*/
  return counter;
}
 8000b34:	0e00      	lsrs	r0, r0, #24
 8000b36:	4770      	bx	lr

08000b38 <CAN_GetLSBTransmitErrorCounter>:
  
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  
  /* Get the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  counter = (uint8_t)((CANx->ESR & CAN_ESR_TEC)>> 16);
 8000b38:	6980      	ldr	r0, [r0, #24]
  
  /* Return the LSB of the 9-bit CANx Transmit Error Counter(TEC) */
  return counter;
}
 8000b3a:	f3c0 4007 	ubfx	r0, r0, #16, #8
 8000b3e:	4770      	bx	lr

08000b40 <CAN_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000b40:	6943      	ldr	r3, [r0, #20]
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000b42:	b10a      	cbz	r2, 8000b48 <CAN_ITConfig+0x8>
  {
    /* Enable the selected CANx interrupt */
    CANx->IER |= CAN_IT;
 8000b44:	4319      	orrs	r1, r3
 8000b46:	e001      	b.n	8000b4c <CAN_ITConfig+0xc>
  }
  else
  {
    /* Disable the selected CANx interrupt */
    CANx->IER &= ~CAN_IT;
 8000b48:	ea23 0101 	bic.w	r1, r3, r1
 8000b4c:	6141      	str	r1, [r0, #20]
 8000b4e:	4770      	bx	lr

08000b50 <CAN_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_GET_FLAG(CAN_FLAG));
  

  if((CAN_FLAG & CAN_FLAGS_ESR) != (uint32_t)RESET)
 8000b50:	f411 0f70 	tst.w	r1, #15728640	; 0xf00000
 8000b54:	d001      	beq.n	8000b5a <CAN_GetFlagStatus+0xa>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->ESR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000b56:	6983      	ldr	r3, [r0, #24]
 8000b58:	e00a      	b.n	8000b70 <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_MSR) != (uint32_t)RESET)
 8000b5a:	01cb      	lsls	r3, r1, #7
 8000b5c:	d501      	bpl.n	8000b62 <CAN_GetFlagStatus+0x12>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->MSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000b5e:	6843      	ldr	r3, [r0, #4]
 8000b60:	e006      	b.n	8000b70 <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_TSR) != (uint32_t)RESET)
 8000b62:	010a      	lsls	r2, r1, #4
 8000b64:	d501      	bpl.n	8000b6a <CAN_GetFlagStatus+0x1a>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->TSR & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000b66:	6883      	ldr	r3, [r0, #8]
 8000b68:	e002      	b.n	8000b70 <CAN_GetFlagStatus+0x20>
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
    }
  }
  else if((CAN_FLAG & CAN_FLAGS_RF0R) != (uint32_t)RESET)
 8000b6a:	018b      	lsls	r3, r1, #6
 8000b6c:	d509      	bpl.n	8000b82 <CAN_GetFlagStatus+0x32>
  { 
    /* Check the status of the specified CAN flag */
    if ((CANx->RF0R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000b6e:	68c3      	ldr	r3, [r0, #12]
 8000b70:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000b74:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000b78:	420b      	tst	r3, r1
 8000b7a:	bf0c      	ite	eq
 8000b7c:	2000      	moveq	r0, #0
 8000b7e:	2001      	movne	r0, #1
 8000b80:	4770      	bx	lr
    }
  }
  else /* If(CAN_FLAG & CAN_FLAGS_RF1R != (uint32_t)RESET) */
  { 
    /* Check the status of the specified CAN flag */
    if ((uint32_t)(CANx->RF1R & (CAN_FLAG & 0x000FFFFF)) != (uint32_t)RESET)
 8000b82:	6903      	ldr	r3, [r0, #16]
 8000b84:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8000b88:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
      bitstatus = SET;
    }
    else
    { 
      /* CAN_FLAG is reset */
      bitstatus = RESET;
 8000b8c:	420b      	tst	r3, r1
 8000b8e:	bf0c      	ite	eq
 8000b90:	2000      	moveq	r0, #0
 8000b92:	2001      	movne	r0, #1
      bitstatus = RESET;
    }
  }
  /* Return the CAN_FLAG status */
  return  bitstatus;
}
 8000b94:	4770      	bx	lr

08000b96 <CAN_ClearFlag>:
  uint32_t flagtmp=0;
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_FLAG(CAN_FLAG));
  
  if (CAN_FLAG == CAN_FLAG_LEC) /* ESR register */
 8000b96:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <CAN_ClearFlag+0x2e>)
 8000b98:	4299      	cmp	r1, r3
 8000b9a:	d102      	bne.n	8000ba2 <CAN_ClearFlag+0xc>
  {
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	6183      	str	r3, [r0, #24]
 8000ba0:	4770      	bx	lr
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 8000ba2:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 8000ba6:	018a      	lsls	r2, r1, #6
    /* Clear the selected CAN flags */
    CANx->ESR = (uint32_t)RESET;
  }
  else /* MSR or TSR or RF0R or RF1R */
  {
    flagtmp = CAN_FLAG & 0x000FFFFF;
 8000ba8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000

    if ((CAN_FLAG & CAN_FLAGS_RF0R)!=(uint32_t)RESET)
 8000bac:	d501      	bpl.n	8000bb2 <CAN_ClearFlag+0x1c>
    {
      /* Receive Flags */
      CANx->RF0R = (uint32_t)(flagtmp);
 8000bae:	60c3      	str	r3, [r0, #12]
 8000bb0:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_RF1R)!=(uint32_t)RESET)
 8000bb2:	014a      	lsls	r2, r1, #5
 8000bb4:	d501      	bpl.n	8000bba <CAN_ClearFlag+0x24>
    {
      /* Receive Flags */
      CANx->RF1R = (uint32_t)(flagtmp);
 8000bb6:	6103      	str	r3, [r0, #16]
 8000bb8:	4770      	bx	lr
    }
    else if ((CAN_FLAG & CAN_FLAGS_TSR)!=(uint32_t)RESET)
 8000bba:	010a      	lsls	r2, r1, #4
    {
      /* Transmit Flags */
      CANx->TSR = (uint32_t)(flagtmp);
 8000bbc:	bf4c      	ite	mi
 8000bbe:	6083      	strmi	r3, [r0, #8]
    }
    else /* If((CAN_FLAG & CAN_FLAGS_MSR)!=(uint32_t)RESET) */
    {
      /* Operating mode Flags */
      CANx->MSR = (uint32_t)(flagtmp);
 8000bc0:	6043      	strpl	r3, [r0, #4]
 8000bc2:	4770      	bx	lr
 8000bc4:	30f00070 	.word	0x30f00070

08000bc8 <CAN_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_IT(CAN_IT));
  
  /* check the interrupt enable bit */
 if((CANx->IER & CAN_IT) != RESET)
 8000bc8:	6943      	ldr	r3, [r0, #20]
 8000bca:	400b      	ands	r3, r1
 8000bcc:	d05f      	beq.n	8000c8e <CAN_GetITStatus+0xc6>
 {
   /* in case the Interrupt is enabled, .... */
    switch (CAN_IT)
 8000bce:	2940      	cmp	r1, #64	; 0x40
 8000bd0:	d03e      	beq.n	8000c50 <CAN_GetITStatus+0x88>
 8000bd2:	d80e      	bhi.n	8000bf2 <CAN_GetITStatus+0x2a>
 8000bd4:	2904      	cmp	r1, #4
 8000bd6:	d02f      	beq.n	8000c38 <CAN_GetITStatus+0x70>
 8000bd8:	d804      	bhi.n	8000be4 <CAN_GetITStatus+0x1c>
 8000bda:	2901      	cmp	r1, #1
 8000bdc:	d021      	beq.n	8000c22 <CAN_GetITStatus+0x5a>
 8000bde:	2902      	cmp	r1, #2
 8000be0:	d157      	bne.n	8000c92 <CAN_GetITStatus+0xca>
 8000be2:	e027      	b.n	8000c34 <CAN_GetITStatus+0x6c>
 8000be4:	2910      	cmp	r1, #16
 8000be6:	d02b      	beq.n	8000c40 <CAN_GetITStatus+0x78>
 8000be8:	2920      	cmp	r1, #32
 8000bea:	d02f      	beq.n	8000c4c <CAN_GetITStatus+0x84>
 8000bec:	2908      	cmp	r1, #8
 8000bee:	d150      	bne.n	8000c92 <CAN_GetITStatus+0xca>
 8000bf0:	e024      	b.n	8000c3c <CAN_GetITStatus+0x74>
 8000bf2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8000bf6:	d03f      	beq.n	8000c78 <CAN_GetITStatus+0xb0>
 8000bf8:	d809      	bhi.n	8000c0e <CAN_GetITStatus+0x46>
 8000bfa:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8000bfe:	d035      	beq.n	8000c6c <CAN_GetITStatus+0xa4>
 8000c00:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8000c04:	d036      	beq.n	8000c74 <CAN_GetITStatus+0xac>
 8000c06:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000c0a:	d142      	bne.n	8000c92 <CAN_GetITStatus+0xca>
 8000c0c:	e02a      	b.n	8000c64 <CAN_GetITStatus+0x9c>
 8000c0e:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8000c12:	d01f      	beq.n	8000c54 <CAN_GetITStatus+0x8c>
 8000c14:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8000c18:	d020      	beq.n	8000c5c <CAN_GetITStatus+0x94>
 8000c1a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8000c1e:	d138      	bne.n	8000c92 <CAN_GetITStatus+0xca>
 8000c20:	e031      	b.n	8000c86 <CAN_GetITStatus+0xbe>
    {
      case CAN_IT_TME:
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
 8000c22:	6880      	ldr	r0, [r0, #8]
  */
static ITStatus CheckITStatus(uint32_t CAN_Reg, uint32_t It_Bit)
{
  ITStatus pendingbitstatus = RESET;
  
  if ((CAN_Reg & It_Bit) != (uint32_t)RESET)
 8000c24:	f000 3001 	and.w	r0, r0, #16843009	; 0x1010101
 8000c28:	f020 7080 	bic.w	r0, r0, #16777216	; 0x1000000
  {
    /* CAN_IT is set */
    pendingbitstatus = SET;
 8000c2c:	3000      	adds	r0, #0
 8000c2e:	bf18      	it	ne
 8000c30:	2001      	movne	r0, #1
 8000c32:	4770      	bx	lr
        /* Check CAN_TSR_RQCPx bits */
        itstatus = CheckITStatus(CANx->TSR, CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2);  
        break;
      case CAN_IT_FMP0:
        /* Check CAN_RF0R_FMP0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FMP0);  
 8000c34:	68c0      	ldr	r0, [r0, #12]
 8000c36:	e004      	b.n	8000c42 <CAN_GetITStatus+0x7a>
        break;
      case CAN_IT_FF0:
        /* Check CAN_RF0R_FULL0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FULL0);  
 8000c38:	68c0      	ldr	r0, [r0, #12]
 8000c3a:	e00c      	b.n	8000c56 <CAN_GetITStatus+0x8e>
        break;
      case CAN_IT_FOV0:
        /* Check CAN_RF0R_FOVR0 bit */
        itstatus = CheckITStatus(CANx->RF0R, CAN_RF0R_FOVR0);  
 8000c3c:	68c0      	ldr	r0, [r0, #12]
 8000c3e:	e00e      	b.n	8000c5e <CAN_GetITStatus+0x96>
        break;
      case CAN_IT_FMP1:
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
 8000c40:	6900      	ldr	r0, [r0, #16]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c42:	f010 0003 	ands.w	r0, r0, #3
 8000c46:	bf18      	it	ne
 8000c48:	2001      	movne	r0, #1
 8000c4a:	4770      	bx	lr
        /* Check CAN_RF1R_FMP1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FMP1);  
        break;
      case CAN_IT_FF1:
        /* Check CAN_RF1R_FULL1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FULL1);  
 8000c4c:	6900      	ldr	r0, [r0, #16]
 8000c4e:	e002      	b.n	8000c56 <CAN_GetITStatus+0x8e>
        break;
      case CAN_IT_FOV1:
        /* Check CAN_RF1R_FOVR1 bit */
        itstatus = CheckITStatus(CANx->RF1R, CAN_RF1R_FOVR1);  
 8000c50:	6900      	ldr	r0, [r0, #16]
 8000c52:	e004      	b.n	8000c5e <CAN_GetITStatus+0x96>
        break;
      case CAN_IT_WKU:
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
 8000c54:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c56:	f3c0 00c0 	ubfx	r0, r0, #3, #1
 8000c5a:	4770      	bx	lr
        /* Check CAN_MSR_WKUI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_WKUI);  
        break;
      case CAN_IT_SLK:
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
 8000c5c:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c5e:	f3c0 1000 	ubfx	r0, r0, #4, #1
 8000c62:	4770      	bx	lr
        /* Check CAN_MSR_SLAKI bit */
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_SLAKI);  
        break;
      case CAN_IT_EWG:
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
 8000c64:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c66:	f000 0001 	and.w	r0, r0, #1
 8000c6a:	4770      	bx	lr
        /* Check CAN_ESR_EWGF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EWGF);  
        break;
      case CAN_IT_EPV:
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
 8000c6c:	6980      	ldr	r0, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c6e:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8000c72:	4770      	bx	lr
        /* Check CAN_ESR_EPVF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_EPVF);  
        break;
      case CAN_IT_BOF:
        /* Check CAN_ESR_BOFF bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_BOFF);  
 8000c74:	6980      	ldr	r0, [r0, #24]
 8000c76:	e007      	b.n	8000c88 <CAN_GetITStatus+0xc0>
        break;
      case CAN_IT_LEC:
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
 8000c78:	6983      	ldr	r3, [r0, #24]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c7a:	f013 0f70 	tst.w	r3, #112	; 0x70
 8000c7e:	bf0c      	ite	eq
 8000c80:	2000      	moveq	r0, #0
 8000c82:	2001      	movne	r0, #1
 8000c84:	4770      	bx	lr
        /* Check CAN_ESR_LEC bit */
        itstatus = CheckITStatus(CANx->ESR, CAN_ESR_LEC);  
        break;
      case CAN_IT_ERR:
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
 8000c86:	6840      	ldr	r0, [r0, #4]
    pendingbitstatus = SET;
  }
  else
  {
    /* CAN_IT is reset */
    pendingbitstatus = RESET;
 8000c88:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8000c8c:	4770      	bx	lr
    }
  }
  else
  {
   /* in case the Interrupt is not enabled, return RESET */
    itstatus  = RESET;
 8000c8e:	4618      	mov	r0, r3
 8000c90:	4770      	bx	lr
        /* Check CAN_MSR_ERRI bit */ 
        itstatus = CheckITStatus(CANx->MSR, CAN_MSR_ERRI); 
        break;
      default:
        /* in case of error, return RESET */
        itstatus = RESET;
 8000c92:	2000      	movs	r0, #0
    itstatus  = RESET;
  }
  
  /* Return the CAN_IT status */
  return  itstatus;
}
 8000c94:	4770      	bx	lr

08000c96 <CAN_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_CAN_ALL_PERIPH(CANx));
  assert_param(IS_CAN_CLEAR_IT(CAN_IT));

  switch (CAN_IT)
 8000c96:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000c9a:	d035      	beq.n	8000d08 <CAN_ClearITPendingBit+0x72>
 8000c9c:	d80c      	bhi.n	8000cb8 <CAN_ClearITPendingBit+0x22>
 8000c9e:	2908      	cmp	r1, #8
 8000ca0:	d024      	beq.n	8000cec <CAN_ClearITPendingBit+0x56>
 8000ca2:	d804      	bhi.n	8000cae <CAN_ClearITPendingBit+0x18>
 8000ca4:	2901      	cmp	r1, #1
 8000ca6:	d01c      	beq.n	8000ce2 <CAN_ClearITPendingBit+0x4c>
 8000ca8:	2904      	cmp	r1, #4
 8000caa:	d134      	bne.n	8000d16 <CAN_ClearITPendingBit+0x80>
 8000cac:	e01c      	b.n	8000ce8 <CAN_ClearITPendingBit+0x52>
 8000cae:	2920      	cmp	r1, #32
 8000cb0:	d01f      	beq.n	8000cf2 <CAN_ClearITPendingBit+0x5c>
 8000cb2:	2940      	cmp	r1, #64	; 0x40
 8000cb4:	d12f      	bne.n	8000d16 <CAN_ClearITPendingBit+0x80>
 8000cb6:	e01e      	b.n	8000cf6 <CAN_ClearITPendingBit+0x60>
 8000cb8:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 8000cbc:	d022      	beq.n	8000d04 <CAN_ClearITPendingBit+0x6e>
 8000cbe:	d806      	bhi.n	8000cce <CAN_ClearITPendingBit+0x38>
 8000cc0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8000cc4:	d020      	beq.n	8000d08 <CAN_ClearITPendingBit+0x72>
 8000cc6:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8000cca:	d124      	bne.n	8000d16 <CAN_ClearITPendingBit+0x80>
 8000ccc:	e01c      	b.n	8000d08 <CAN_ClearITPendingBit+0x72>
 8000cce:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8000cd2:	d013      	beq.n	8000cfc <CAN_ClearITPendingBit+0x66>
 8000cd4:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8000cd8:	d012      	beq.n	8000d00 <CAN_ClearITPendingBit+0x6a>
 8000cda:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8000cde:	d11a      	bne.n	8000d16 <CAN_ClearITPendingBit+0x80>
 8000ce0:	e015      	b.n	8000d0e <CAN_ClearITPendingBit+0x78>
  {
    case CAN_IT_TME:
      /* Clear CAN_TSR_RQCPx (rc_w1)*/
      CANx->TSR = CAN_TSR_RQCP0|CAN_TSR_RQCP1|CAN_TSR_RQCP2;  
 8000ce2:	4b0d      	ldr	r3, [pc, #52]	; (8000d18 <CAN_ClearITPendingBit+0x82>)
 8000ce4:	6083      	str	r3, [r0, #8]
      break;
 8000ce6:	4770      	bx	lr
    case CAN_IT_FF0:
      /* Clear CAN_RF0R_FULL0 (rc_w1)*/
      CANx->RF0R = CAN_RF0R_FULL0; 
 8000ce8:	2308      	movs	r3, #8
 8000cea:	e000      	b.n	8000cee <CAN_ClearITPendingBit+0x58>
      break;
    case CAN_IT_FOV0:
      /* Clear CAN_RF0R_FOVR0 (rc_w1)*/
      CANx->RF0R = CAN_RF0R_FOVR0; 
 8000cec:	2310      	movs	r3, #16
 8000cee:	60c3      	str	r3, [r0, #12]
      break;
 8000cf0:	4770      	bx	lr
    case CAN_IT_FF1:
      /* Clear CAN_RF1R_FULL1 (rc_w1)*/
      CANx->RF1R = CAN_RF1R_FULL1;  
 8000cf2:	2308      	movs	r3, #8
 8000cf4:	e000      	b.n	8000cf8 <CAN_ClearITPendingBit+0x62>
      break;
    case CAN_IT_FOV1:
      /* Clear CAN_RF1R_FOVR1 (rc_w1)*/
      CANx->RF1R = CAN_RF1R_FOVR1; 
 8000cf6:	2310      	movs	r3, #16
 8000cf8:	6103      	str	r3, [r0, #16]
      break;
 8000cfa:	4770      	bx	lr
    case CAN_IT_WKU:
      /* Clear CAN_MSR_WKUI (rc_w1)*/
      CANx->MSR = CAN_MSR_WKUI;  
 8000cfc:	2308      	movs	r3, #8
 8000cfe:	e004      	b.n	8000d0a <CAN_ClearITPendingBit+0x74>
      break;
    case CAN_IT_SLK:
      /* Clear CAN_MSR_SLAKI (rc_w1)*/ 
      CANx->MSR = CAN_MSR_SLAKI;   
 8000d00:	2310      	movs	r3, #16
 8000d02:	e002      	b.n	8000d0a <CAN_ClearITPendingBit+0x74>
      CANx->MSR = CAN_MSR_ERRI; 
       /* @note the corresponding Flag is cleared by hardware depending on the CAN Bus status*/
       break;
    case CAN_IT_LEC:
      /*  Clear LEC bits */
      CANx->ESR = RESET; 
 8000d04:	2300      	movs	r3, #0
 8000d06:	6183      	str	r3, [r0, #24]
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
 8000d08:	2304      	movs	r3, #4
 8000d0a:	6043      	str	r3, [r0, #4]
      break;
 8000d0c:	4770      	bx	lr
    case CAN_IT_ERR:
      /*Clear LEC bits */
      CANx->ESR = RESET; 
 8000d0e:	2300      	movs	r3, #0
 8000d10:	6183      	str	r3, [r0, #24]
      /* Clear CAN_MSR_ERRI (rc_w1) */
      CANx->MSR = CAN_MSR_ERRI; 
 8000d12:	2304      	movs	r3, #4
 8000d14:	6043      	str	r3, [r0, #4]
 8000d16:	4770      	bx	lr
 8000d18:	00010101 	.word	0x00010101

08000d1c <CRC_ResetDR>:
  * @retval None
  */
void CRC_ResetDR(void)
{
  /* Reset CRC generator */
  CRC->CR = CRC_CR_RESET;
 8000d1c:	4b01      	ldr	r3, [pc, #4]	; (8000d24 <CRC_ResetDR+0x8>)
 8000d1e:	2201      	movs	r2, #1
 8000d20:	609a      	str	r2, [r3, #8]
}
 8000d22:	4770      	bx	lr
 8000d24:	40023000 	.word	0x40023000

08000d28 <CRC_CalcCRC>:
  * @param  Data: data word(32-bit) to compute its CRC
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcCRC(uint32_t Data)
{
  CRC->DR = Data;
 8000d28:	4b01      	ldr	r3, [pc, #4]	; (8000d30 <CRC_CalcCRC+0x8>)
 8000d2a:	6018      	str	r0, [r3, #0]
  
  return (CRC->DR);
 8000d2c:	6818      	ldr	r0, [r3, #0]
}
 8000d2e:	4770      	bx	lr
 8000d30:	40023000 	.word	0x40023000

08000d34 <CRC_CalcBlockCRC>:
  * @param  pBuffer: pointer to the buffer containing the data to be computed
  * @param  BufferLength: length of the buffer to be computed					
  * @retval 32-bit CRC
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
 8000d34:	b510      	push	{r4, lr}
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8000d36:	2300      	movs	r3, #0
 8000d38:	4a05      	ldr	r2, [pc, #20]	; (8000d50 <CRC_CalcBlockCRC+0x1c>)
 8000d3a:	e003      	b.n	8000d44 <CRC_CalcBlockCRC+0x10>
  {
    CRC->DR = pBuffer[index];
 8000d3c:	f850 4b04 	ldr.w	r4, [r0], #4
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8000d40:	3301      	adds	r3, #1
  {
    CRC->DR = pBuffer[index];
 8000d42:	6014      	str	r4, [r2, #0]
  */
uint32_t CRC_CalcBlockCRC(uint32_t pBuffer[], uint32_t BufferLength)
{
  uint32_t index = 0;
  
  for(index = 0; index < BufferLength; index++)
 8000d44:	428b      	cmp	r3, r1
 8000d46:	d1f9      	bne.n	8000d3c <CRC_CalcBlockCRC+0x8>
  {
    CRC->DR = pBuffer[index];
  }
  return (CRC->DR);
 8000d48:	4b01      	ldr	r3, [pc, #4]	; (8000d50 <CRC_CalcBlockCRC+0x1c>)
 8000d4a:	6818      	ldr	r0, [r3, #0]
}
 8000d4c:	bd10      	pop	{r4, pc}
 8000d4e:	bf00      	nop
 8000d50:	40023000 	.word	0x40023000

08000d54 <CRC_GetCRC>:
  * @param  None
  * @retval 32-bit CRC
  */
uint32_t CRC_GetCRC(void)
{
  return (CRC->DR);
 8000d54:	4b01      	ldr	r3, [pc, #4]	; (8000d5c <CRC_GetCRC+0x8>)
 8000d56:	6818      	ldr	r0, [r3, #0]
}
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	40023000 	.word	0x40023000

08000d60 <CRC_SetIDRegister>:
  * @param  IDValue: 8-bit value to be stored in the ID register 					
  * @retval None
  */
void CRC_SetIDRegister(uint8_t IDValue)
{
  CRC->IDR = IDValue;
 8000d60:	4b01      	ldr	r3, [pc, #4]	; (8000d68 <CRC_SetIDRegister+0x8>)
 8000d62:	7118      	strb	r0, [r3, #4]
}
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	40023000 	.word	0x40023000

08000d6c <CRC_GetIDRegister>:
  * @param  None
  * @retval 8-bit value of the ID register 
  */
uint8_t CRC_GetIDRegister(void)
{
  return (CRC->IDR);
 8000d6c:	4b01      	ldr	r3, [pc, #4]	; (8000d74 <CRC_GetIDRegister+0x8>)
 8000d6e:	7918      	ldrb	r0, [r3, #4]
}
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	40023000 	.word	0x40023000

08000d78 <CRYP_DeInit>:
  * @brief  Deinitializes the CRYP peripheral registers to their default reset values
  * @param  None
  * @retval None
  */
void CRYP_DeInit(void)
{
 8000d78:	b508      	push	{r3, lr}
  /* Enable CRYP reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, ENABLE);
 8000d7a:	2010      	movs	r0, #16
 8000d7c:	2101      	movs	r1, #1
 8000d7e:	f002 fd21 	bl	80037c4 <RCC_AHB2PeriphResetCmd>

  /* Release CRYP from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, DISABLE);
 8000d82:	2010      	movs	r0, #16
 8000d84:	2100      	movs	r1, #0
}
 8000d86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable CRYP reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, ENABLE);

  /* Release CRYP from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_CRYP, DISABLE);
 8000d8a:	f002 bd1b 	b.w	80037c4 <RCC_AHB2PeriphResetCmd>

08000d8e <CRYP_Init>:
  assert_param(IS_CRYP_ALGOMODE(CRYP_InitStruct->CRYP_AlgoMode));
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
 8000d8e:	4b16      	ldr	r3, [pc, #88]	; (8000de8 <CRYP_Init+0x5a>)
 8000d90:	681a      	ldr	r2, [r3, #0]
 8000d92:	f022 0238 	bic.w	r2, r2, #56	; 0x38
  * @param  CRYP_InitStruct: pointer to a CRYP_InitTypeDef structure that contains
  *         the configuration information for the CRYP peripheral.
  * @retval None
  */
void CRYP_Init(CRYP_InitTypeDef* CRYP_InitStruct)
{
 8000d96:	b510      	push	{r4, lr}
  assert_param(IS_CRYP_ALGOMODE(CRYP_InitStruct->CRYP_AlgoMode));
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
 8000d98:	601a      	str	r2, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;
 8000d9a:	6819      	ldr	r1, [r3, #0]
 8000d9c:	8842      	ldrh	r2, [r0, #2]

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8000d9e:	8884      	ldrh	r4, [r0, #4]
  assert_param(IS_CRYP_DATATYPE(CRYP_InitStruct->CRYP_DataType));
  assert_param(IS_CRYP_ALGODIR(CRYP_InitStruct->CRYP_AlgoDir));

  /* Select Algorithm mode*/  
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;
 8000da0:	4311      	orrs	r1, r2
 8000da2:	6019      	str	r1, [r3, #0]

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
 8000da4:	6819      	ldr	r1, [r3, #0]
 8000da6:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8000daa:	6019      	str	r1, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8000dac:	6819      	ldr	r1, [r3, #0]

  /* select Key size (used only with AES algorithm) */
  if ((CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_ECB) ||
 8000dae:	2a20      	cmp	r2, #32
  CRYP->CR &= ~CRYP_CR_ALGOMODE;
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoMode;

  /* Select dataType */ 
  CRYP->CR &= ~CRYP_CR_DATATYPE;
  CRYP->CR |= CRYP_InitStruct->CRYP_DataType;
 8000db0:	ea44 0101 	orr.w	r1, r4, r1
 8000db4:	6019      	str	r1, [r3, #0]

  /* select Key size (used only with AES algorithm) */
  if ((CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_ECB) ||
 8000db6:	d005      	beq.n	8000dc4 <CRYP_Init+0x36>
 8000db8:	2a28      	cmp	r2, #40	; 0x28
 8000dba:	d003      	beq.n	8000dc4 <CRYP_Init+0x36>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CBC) ||
 8000dbc:	2a30      	cmp	r2, #48	; 0x30
 8000dbe:	d001      	beq.n	8000dc4 <CRYP_Init+0x36>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CTR) ||
 8000dc0:	2a38      	cmp	r2, #56	; 0x38
 8000dc2:	d107      	bne.n	8000dd4 <CRYP_Init+0x46>
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_Key))
  {
    assert_param(IS_CRYP_KEYSIZE(CRYP_InitStruct->CRYP_KeySize));
    CRYP->CR &= ~CRYP_CR_KEYSIZE;
 8000dc4:	681a      	ldr	r2, [r3, #0]
    CRYP->CR |= CRYP_InitStruct->CRYP_KeySize; /* Key size and value must be 
 8000dc6:	88c1      	ldrh	r1, [r0, #6]
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CBC) ||
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_CTR) ||
      (CRYP_InitStruct->CRYP_AlgoMode == CRYP_AlgoMode_AES_Key))
  {
    assert_param(IS_CRYP_KEYSIZE(CRYP_InitStruct->CRYP_KeySize));
    CRYP->CR &= ~CRYP_CR_KEYSIZE;
 8000dc8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8000dcc:	601a      	str	r2, [r3, #0]
    CRYP->CR |= CRYP_InitStruct->CRYP_KeySize; /* Key size and value must be 
 8000dce:	681a      	ldr	r2, [r3, #0]
 8000dd0:	430a      	orrs	r2, r1
 8000dd2:	601a      	str	r2, [r3, #0]
                                                  configured once the key has 
                                                  been prepared */
  }

  /* Select data Direction */ 
  CRYP->CR &= ~CRYP_CR_ALGODIR;
 8000dd4:	4b04      	ldr	r3, [pc, #16]	; (8000de8 <CRYP_Init+0x5a>)
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoDir;
 8000dd6:	8801      	ldrh	r1, [r0, #0]
                                                  configured once the key has 
                                                  been prepared */
  }

  /* Select data Direction */ 
  CRYP->CR &= ~CRYP_CR_ALGODIR;
 8000dd8:	681a      	ldr	r2, [r3, #0]
 8000dda:	f022 0204 	bic.w	r2, r2, #4
 8000dde:	601a      	str	r2, [r3, #0]
  CRYP->CR |= CRYP_InitStruct->CRYP_AlgoDir;
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	430a      	orrs	r2, r1
 8000de4:	601a      	str	r2, [r3, #0]
}
 8000de6:	bd10      	pop	{r4, pc}
 8000de8:	50060000 	.word	0x50060000

08000dec <CRYP_StructInit>:
  * @retval None
  */
void CRYP_StructInit(CRYP_InitTypeDef* CRYP_InitStruct)
{
  /* Initialize the CRYP_AlgoDir member */
  CRYP_InitStruct->CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8000dec:	2300      	movs	r3, #0
 8000dee:	8003      	strh	r3, [r0, #0]

  /* initialize the CRYP_AlgoMode member */
  CRYP_InitStruct->CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
 8000df0:	8043      	strh	r3, [r0, #2]

  /* initialize the CRYP_DataType member */
  CRYP_InitStruct->CRYP_DataType = CRYP_DataType_32b;
 8000df2:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the CRYP_KeySize member */
  CRYP_InitStruct->CRYP_KeySize = CRYP_KeySize_128b;
 8000df4:	80c3      	strh	r3, [r0, #6]
}
 8000df6:	4770      	bx	lr

08000df8 <CRYP_KeyInit>:
  * @retval None
  */
void CRYP_KeyInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
  /* Key Initialisation */
  CRYP->K0LR = CRYP_KeyInitStruct->CRYP_Key0Left;
 8000df8:	6802      	ldr	r2, [r0, #0]
 8000dfa:	4b08      	ldr	r3, [pc, #32]	; (8000e1c <CRYP_KeyInit+0x24>)
 8000dfc:	621a      	str	r2, [r3, #32]
  CRYP->K0RR = CRYP_KeyInitStruct->CRYP_Key0Right;
 8000dfe:	6842      	ldr	r2, [r0, #4]
 8000e00:	625a      	str	r2, [r3, #36]	; 0x24
  CRYP->K1LR = CRYP_KeyInitStruct->CRYP_Key1Left;
 8000e02:	6882      	ldr	r2, [r0, #8]
 8000e04:	629a      	str	r2, [r3, #40]	; 0x28
  CRYP->K1RR = CRYP_KeyInitStruct->CRYP_Key1Right;
 8000e06:	68c2      	ldr	r2, [r0, #12]
 8000e08:	62da      	str	r2, [r3, #44]	; 0x2c
  CRYP->K2LR = CRYP_KeyInitStruct->CRYP_Key2Left;
 8000e0a:	6902      	ldr	r2, [r0, #16]
 8000e0c:	631a      	str	r2, [r3, #48]	; 0x30
  CRYP->K2RR = CRYP_KeyInitStruct->CRYP_Key2Right;
 8000e0e:	6942      	ldr	r2, [r0, #20]
 8000e10:	635a      	str	r2, [r3, #52]	; 0x34
  CRYP->K3LR = CRYP_KeyInitStruct->CRYP_Key3Left;
 8000e12:	6982      	ldr	r2, [r0, #24]
 8000e14:	639a      	str	r2, [r3, #56]	; 0x38
  CRYP->K3RR = CRYP_KeyInitStruct->CRYP_Key3Right;
 8000e16:	69c2      	ldr	r2, [r0, #28]
 8000e18:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000e1a:	4770      	bx	lr
 8000e1c:	50060000 	.word	0x50060000

08000e20 <CRYP_KeyStructInit>:
  *         which will be initialized.
  * @retval None
  */
void CRYP_KeyStructInit(CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
  CRYP_KeyInitStruct->CRYP_Key0Left  = 0;
 8000e20:	2300      	movs	r3, #0
 8000e22:	6003      	str	r3, [r0, #0]
  CRYP_KeyInitStruct->CRYP_Key0Right = 0;
 8000e24:	6043      	str	r3, [r0, #4]
  CRYP_KeyInitStruct->CRYP_Key1Left  = 0;
 8000e26:	6083      	str	r3, [r0, #8]
  CRYP_KeyInitStruct->CRYP_Key1Right = 0;
 8000e28:	60c3      	str	r3, [r0, #12]
  CRYP_KeyInitStruct->CRYP_Key2Left  = 0;
 8000e2a:	6103      	str	r3, [r0, #16]
  CRYP_KeyInitStruct->CRYP_Key2Right = 0;
 8000e2c:	6143      	str	r3, [r0, #20]
  CRYP_KeyInitStruct->CRYP_Key3Left  = 0;
 8000e2e:	6183      	str	r3, [r0, #24]
  CRYP_KeyInitStruct->CRYP_Key3Right = 0;
 8000e30:	61c3      	str	r3, [r0, #28]
}
 8000e32:	4770      	bx	lr

08000e34 <CRYP_IVInit>:
  *         the configuration information for the CRYP Initialization Vectors(IV).
  * @retval None
  */
void CRYP_IVInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)
{
  CRYP->IV0LR = CRYP_IVInitStruct->CRYP_IV0Left;
 8000e34:	6802      	ldr	r2, [r0, #0]
 8000e36:	4b04      	ldr	r3, [pc, #16]	; (8000e48 <CRYP_IVInit+0x14>)
 8000e38:	641a      	str	r2, [r3, #64]	; 0x40
  CRYP->IV0RR = CRYP_IVInitStruct->CRYP_IV0Right;
 8000e3a:	6842      	ldr	r2, [r0, #4]
 8000e3c:	645a      	str	r2, [r3, #68]	; 0x44
  CRYP->IV1LR = CRYP_IVInitStruct->CRYP_IV1Left;
 8000e3e:	6882      	ldr	r2, [r0, #8]
 8000e40:	649a      	str	r2, [r3, #72]	; 0x48
  CRYP->IV1RR = CRYP_IVInitStruct->CRYP_IV1Right;
 8000e42:	68c2      	ldr	r2, [r0, #12]
 8000e44:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8000e46:	4770      	bx	lr
 8000e48:	50060000 	.word	0x50060000

08000e4c <CRYP_IVStructInit>:
  *         Vectors(IV) structure which will be initialized.
  * @retval None
  */
void CRYP_IVStructInit(CRYP_IVInitTypeDef* CRYP_IVInitStruct)
{
  CRYP_IVInitStruct->CRYP_IV0Left  = 0;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	6003      	str	r3, [r0, #0]
  CRYP_IVInitStruct->CRYP_IV0Right = 0;
 8000e50:	6043      	str	r3, [r0, #4]
  CRYP_IVInitStruct->CRYP_IV1Left  = 0;
 8000e52:	6083      	str	r3, [r0, #8]
  CRYP_IVInitStruct->CRYP_IV1Right = 0;
 8000e54:	60c3      	str	r3, [r0, #12]
}
 8000e56:	4770      	bx	lr

08000e58 <CRYP_FIFOFlush>:
  * @retval None
  */
void CRYP_FIFOFlush(void)
{
  /* Reset the read and write pointers of the FIFOs */
  CRYP->CR |= CRYP_CR_FFLUSH;
 8000e58:	4b02      	ldr	r3, [pc, #8]	; (8000e64 <CRYP_FIFOFlush+0xc>)
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000e60:	601a      	str	r2, [r3, #0]
}
 8000e62:	4770      	bx	lr
 8000e64:	50060000 	.word	0x50060000

08000e68 <CRYP_Cmd>:
  * @param  NewState: new state of the CRYP peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_Cmd(FunctionalState NewState)
{
 8000e68:	4b04      	ldr	r3, [pc, #16]	; (8000e7c <CRYP_Cmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the Cryptographic processor */
    CRYP->CR |= CRYP_CR_CRYPEN;
 8000e6a:	681a      	ldr	r2, [r3, #0]
void CRYP_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000e6c:	b110      	cbz	r0, 8000e74 <CRYP_Cmd+0xc>
  {
    /* Enable the Cryptographic processor */
    CRYP->CR |= CRYP_CR_CRYPEN;
 8000e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000e72:	e001      	b.n	8000e78 <CRYP_Cmd+0x10>
  }
  else
  {
    /* Disable the Cryptographic processor */
    CRYP->CR &= ~CRYP_CR_CRYPEN;
 8000e74:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000e78:	601a      	str	r2, [r3, #0]
 8000e7a:	4770      	bx	lr
 8000e7c:	50060000 	.word	0x50060000

08000e80 <CRYP_DataIn>:
  * @param  Data: data to write in Data Input register
  * @retval None
  */
void CRYP_DataIn(uint32_t Data)
{
  CRYP->DR = Data;
 8000e80:	4b01      	ldr	r3, [pc, #4]	; (8000e88 <CRYP_DataIn+0x8>)
 8000e82:	6098      	str	r0, [r3, #8]
}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	50060000 	.word	0x50060000

08000e8c <CRYP_DataOut>:
  * @param  None
  * @retval Last data entered into the output FIFO.
  */
uint32_t CRYP_DataOut(void)
{
  return CRYP->DOUT;
 8000e8c:	4b01      	ldr	r3, [pc, #4]	; (8000e94 <CRYP_DataOut+0x8>)
 8000e8e:	68d8      	ldr	r0, [r3, #12]
}
 8000e90:	4770      	bx	lr
 8000e92:	bf00      	nop
 8000e94:	50060000 	.word	0x50060000

08000e98 <CRYP_SaveContext>:
  *         contains the configuration information for the CRYP Keys.  
  * @retval None
  */
ErrorStatus CRYP_SaveContext(CRYP_Context* CRYP_ContextSave,
                             CRYP_KeyInitTypeDef* CRYP_KeyInitStruct)
{
 8000e98:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t timeout = 0;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	9301      	str	r3, [sp, #4]
  uint32_t ckeckmask = 0, bitstatus;    
  ErrorStatus status = ERROR;

  /* Stop DMA transfers on the IN FIFO by clearing the DIEN bit in the CRYP_DMACR */
  CRYP->DMACR &= ~(uint32_t)CRYP_DMACR_DIEN;
 8000e9e:	4b22      	ldr	r3, [pc, #136]	; (8000f28 <CRYP_SaveContext+0x90>)
 8000ea0:	691a      	ldr	r2, [r3, #16]
 8000ea2:	f022 0201 	bic.w	r2, r2, #1
 8000ea6:	611a      	str	r2, [r3, #16]
    
  /* Wait until both the IN and OUT FIFOs are empty  
    (IFEM=1 and OFNE=0 in the CRYP_SR register) and the 
     BUSY bit is cleared. */

  if ((CRYP->CR & (uint32_t)(CRYP_CR_ALGOMODE_TDES_ECB | CRYP_CR_ALGOMODE_TDES_CBC)) != (uint32_t)0 )/* TDES */
 8000ea8:	681a      	ldr	r2, [r3, #0]
  { 
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY ;
 8000eaa:	f012 0f08 	tst.w	r2, #8
 8000eae:	bf0c      	ite	eq
 8000eb0:	2215      	moveq	r2, #21
 8000eb2:	2211      	movne	r2, #17
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
    timeout++;
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8000eb4:	f64f 74ff 	movw	r4, #65535	; 0xffff
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY | CRYP_SR_OFNE;
  }           
   
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
 8000eb8:	685d      	ldr	r5, [r3, #4]
    timeout++;
 8000eba:	9e01      	ldr	r6, [sp, #4]
 8000ebc:	3601      	adds	r6, #1
 8000ebe:	9601      	str	r6, [sp, #4]
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8000ec0:	9e01      	ldr	r6, [sp, #4]
 8000ec2:	42a6      	cmp	r6, r4
 8000ec4:	d002      	beq.n	8000ecc <CRYP_SaveContext+0x34>
    ckeckmask =  CRYP_SR_IFEM | CRYP_SR_BUSY | CRYP_SR_OFNE;
  }           
   
  do 
  {
    bitstatus = CRYP->SR & ckeckmask;
 8000ec6:	4015      	ands	r5, r2
    timeout++;
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
 8000ec8:	2d01      	cmp	r5, #1
 8000eca:	d1f5      	bne.n	8000eb8 <CRYP_SaveContext+0x20>
     
  if ((CRYP->SR & ckeckmask) != CRYP_SR_IFEM)
 8000ecc:	4b16      	ldr	r3, [pc, #88]	; (8000f28 <CRYP_SaveContext+0x90>)
 8000ece:	685c      	ldr	r4, [r3, #4]
 8000ed0:	4022      	ands	r2, r4
 8000ed2:	2a01      	cmp	r2, #1
 8000ed4:	d125      	bne.n	8000f22 <CRYP_SaveContext+0x8a>
  {      
    /* Stop DMA transfers on the OUT FIFO by 
       - writing the DOEN bit to 0 in the CRYP_DMACR register 
       - and clear the CRYPEN bit. */

    CRYP->DMACR &= ~(uint32_t)CRYP_DMACR_DOEN;
 8000ed6:	691c      	ldr	r4, [r3, #16]
 8000ed8:	f024 0402 	bic.w	r4, r4, #2
 8000edc:	611c      	str	r4, [r3, #16]
    CRYP->CR &= ~(uint32_t)CRYP_CR_CRYPEN;
 8000ede:	681c      	ldr	r4, [r3, #0]
 8000ee0:	f424 4400 	bic.w	r4, r4, #32768	; 0x8000
 8000ee4:	601c      	str	r4, [r3, #0]

    /* Save the current configuration (bits [9:2] in the CRYP_CR register) */
    CRYP_ContextSave->CR_bits9to2  = CRYP->CR & (CRYP_CR_KEYSIZE  | 
 8000ee6:	681c      	ldr	r4, [r3, #0]
 8000ee8:	f404 747f 	and.w	r4, r4, #1020	; 0x3fc
 8000eec:	6004      	str	r4, [r0, #0]
                                                 CRYP_CR_DATATYPE | 
                                                 CRYP_CR_ALGOMODE |
                                                 CRYP_CR_ALGODIR); 

    /* and, if not in ECB mode, the initialization vectors. */
    CRYP_ContextSave->CRYP_IV0LR = CRYP->IV0LR;
 8000eee:	6c1c      	ldr	r4, [r3, #64]	; 0x40
 8000ef0:	6044      	str	r4, [r0, #4]
    CRYP_ContextSave->CRYP_IV0RR = CRYP->IV0RR;
 8000ef2:	6c5c      	ldr	r4, [r3, #68]	; 0x44
 8000ef4:	6084      	str	r4, [r0, #8]
    CRYP_ContextSave->CRYP_IV1LR = CRYP->IV1LR;
 8000ef6:	6c9c      	ldr	r4, [r3, #72]	; 0x48
 8000ef8:	60c4      	str	r4, [r0, #12]
    CRYP_ContextSave->CRYP_IV1RR = CRYP->IV1RR;
 8000efa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000efc:	6103      	str	r3, [r0, #16]

    /* save The key value */
    CRYP_ContextSave->CRYP_K0LR = CRYP_KeyInitStruct->CRYP_Key0Left; 
 8000efe:	680b      	ldr	r3, [r1, #0]
 8000f00:	6143      	str	r3, [r0, #20]
    CRYP_ContextSave->CRYP_K0RR = CRYP_KeyInitStruct->CRYP_Key0Right; 
 8000f02:	684b      	ldr	r3, [r1, #4]
 8000f04:	6183      	str	r3, [r0, #24]
    CRYP_ContextSave->CRYP_K1LR = CRYP_KeyInitStruct->CRYP_Key1Left; 
 8000f06:	688b      	ldr	r3, [r1, #8]
 8000f08:	61c3      	str	r3, [r0, #28]
    CRYP_ContextSave->CRYP_K1RR = CRYP_KeyInitStruct->CRYP_Key1Right; 
 8000f0a:	68cb      	ldr	r3, [r1, #12]
 8000f0c:	6203      	str	r3, [r0, #32]
    CRYP_ContextSave->CRYP_K2LR = CRYP_KeyInitStruct->CRYP_Key2Left; 
 8000f0e:	690b      	ldr	r3, [r1, #16]
 8000f10:	6243      	str	r3, [r0, #36]	; 0x24
    CRYP_ContextSave->CRYP_K2RR = CRYP_KeyInitStruct->CRYP_Key2Right; 
 8000f12:	694b      	ldr	r3, [r1, #20]
 8000f14:	6283      	str	r3, [r0, #40]	; 0x28
    CRYP_ContextSave->CRYP_K3LR = CRYP_KeyInitStruct->CRYP_Key3Left; 
 8000f16:	698b      	ldr	r3, [r1, #24]
 8000f18:	62c3      	str	r3, [r0, #44]	; 0x2c
    CRYP_ContextSave->CRYP_K3RR = CRYP_KeyInitStruct->CRYP_Key3Right; 
 8000f1a:	69cb      	ldr	r3, [r1, #28]
 8000f1c:	6303      	str	r3, [r0, #48]	; 0x30

   /* When needed, save the DMA status (pointers for IN and OUT messages, 
      number of remaining bytes, etc.) */
     
    status = SUCCESS;
 8000f1e:	4610      	mov	r0, r2
 8000f20:	e000      	b.n	8000f24 <CRYP_SaveContext+0x8c>
  }
  while ((timeout != MAX_TIMEOUT) && (bitstatus != CRYP_SR_IFEM));
     
  if ((CRYP->SR & ckeckmask) != CRYP_SR_IFEM)
  {
    status = ERROR;
 8000f22:	2000      	movs	r0, #0
     
    status = SUCCESS;
  }

   return status;
}
 8000f24:	bd7c      	pop	{r2, r3, r4, r5, r6, pc}
 8000f26:	bf00      	nop
 8000f28:	50060000 	.word	0x50060000

08000f2c <CRYP_RestoreContext>:
  */
void CRYP_RestoreContext(CRYP_Context* CRYP_ContextRestore)  
{

  /* Configure the processor with the saved configuration */
  CRYP->CR = CRYP_ContextRestore->CR_bits9to2;
 8000f2c:	6802      	ldr	r2, [r0, #0]
 8000f2e:	4b0f      	ldr	r3, [pc, #60]	; (8000f6c <CRYP_RestoreContext+0x40>)
 8000f30:	601a      	str	r2, [r3, #0]

  /* restore The key value */
  CRYP->K0LR = CRYP_ContextRestore->CRYP_K0LR; 
 8000f32:	6942      	ldr	r2, [r0, #20]
 8000f34:	621a      	str	r2, [r3, #32]
  CRYP->K0RR = CRYP_ContextRestore->CRYP_K0RR;
 8000f36:	6982      	ldr	r2, [r0, #24]
 8000f38:	625a      	str	r2, [r3, #36]	; 0x24
  CRYP->K1LR = CRYP_ContextRestore->CRYP_K1LR;
 8000f3a:	69c2      	ldr	r2, [r0, #28]
 8000f3c:	629a      	str	r2, [r3, #40]	; 0x28
  CRYP->K1RR = CRYP_ContextRestore->CRYP_K1RR;
 8000f3e:	6a02      	ldr	r2, [r0, #32]
 8000f40:	62da      	str	r2, [r3, #44]	; 0x2c
  CRYP->K2LR = CRYP_ContextRestore->CRYP_K2LR;
 8000f42:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8000f44:	631a      	str	r2, [r3, #48]	; 0x30
  CRYP->K2RR = CRYP_ContextRestore->CRYP_K2RR;
 8000f46:	6a82      	ldr	r2, [r0, #40]	; 0x28
 8000f48:	635a      	str	r2, [r3, #52]	; 0x34
  CRYP->K3LR = CRYP_ContextRestore->CRYP_K3LR;
 8000f4a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8000f4c:	639a      	str	r2, [r3, #56]	; 0x38
  CRYP->K3RR = CRYP_ContextRestore->CRYP_K3RR;
 8000f4e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8000f50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* and the initialization vectors. */
  CRYP->IV0LR = CRYP_ContextRestore->CRYP_IV0LR;
 8000f52:	6842      	ldr	r2, [r0, #4]
 8000f54:	641a      	str	r2, [r3, #64]	; 0x40
  CRYP->IV0RR = CRYP_ContextRestore->CRYP_IV0RR;
 8000f56:	6882      	ldr	r2, [r0, #8]
 8000f58:	645a      	str	r2, [r3, #68]	; 0x44
  CRYP->IV1LR = CRYP_ContextRestore->CRYP_IV1LR;
 8000f5a:	68c2      	ldr	r2, [r0, #12]
 8000f5c:	649a      	str	r2, [r3, #72]	; 0x48
  CRYP->IV1RR = CRYP_ContextRestore->CRYP_IV1RR;
 8000f5e:	6902      	ldr	r2, [r0, #16]
 8000f60:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the cryptographic processor */
  CRYP->CR |= CRYP_CR_CRYPEN;
 8000f62:	681a      	ldr	r2, [r3, #0]
 8000f64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000f68:	601a      	str	r2, [r3, #0]
}
 8000f6a:	4770      	bx	lr
 8000f6c:	50060000 	.word	0x50060000

08000f70 <CRYP_DMACmd>:
  * @param  NewState: new state of the selected CRYP DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_DMACmd(uint8_t CRYP_DMAReq, FunctionalState NewState)
{
 8000f70:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <CRYP_DMACmd+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CRYP DMA request */
    CRYP->DMACR |= CRYP_DMAReq;
 8000f72:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_CRYP_DMAREQ(CRYP_DMAReq));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f74:	b109      	cbz	r1, 8000f7a <CRYP_DMACmd+0xa>
  {
    /* Enable the selected CRYP DMA request */
    CRYP->DMACR |= CRYP_DMAReq;
 8000f76:	4310      	orrs	r0, r2
 8000f78:	e003      	b.n	8000f82 <CRYP_DMACmd+0x12>
  }
  else
  {
    /* Disable the selected CRYP DMA request */
    CRYP->DMACR &= (uint8_t)~CRYP_DMAReq;
 8000f7a:	ea22 0000 	bic.w	r0, r2, r0
 8000f7e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8000f82:	6118      	str	r0, [r3, #16]
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop
 8000f88:	50060000 	.word	0x50060000

08000f8c <CRYP_ITConfig>:
  * @param  NewState: new state of the specified CRYP interrupt.
  *           This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void CRYP_ITConfig(uint8_t CRYP_IT, FunctionalState NewState)
{
 8000f8c:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <CRYP_ITConfig+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected CRYP interrupt */
    CRYP->IMSCR |= CRYP_IT;
 8000f8e:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_CRYP_CONFIG_IT(CRYP_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f90:	b109      	cbz	r1, 8000f96 <CRYP_ITConfig+0xa>
  {
    /* Enable the selected CRYP interrupt */
    CRYP->IMSCR |= CRYP_IT;
 8000f92:	4310      	orrs	r0, r2
 8000f94:	e003      	b.n	8000f9e <CRYP_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected CRYP interrupt */
    CRYP->IMSCR &= (uint8_t)~CRYP_IT;
 8000f96:	ea22 0000 	bic.w	r0, r2, r0
 8000f9a:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8000f9e:	6158      	str	r0, [r3, #20]
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	50060000 	.word	0x50060000

08000fa8 <CRYP_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_CRYP_GET_IT(CRYP_IT));

  /* Check the status of the specified CRYP interrupt */
  if ((CRYP->MISR &  CRYP_IT) != (uint8_t)RESET)
 8000fa8:	4b03      	ldr	r3, [pc, #12]	; (8000fb8 <CRYP_GetITStatus+0x10>)
 8000faa:	69db      	ldr	r3, [r3, #28]
  {
    /* CRYP_IT is set */
    bitstatus = SET;
 8000fac:	4218      	tst	r0, r3
    /* CRYP_IT is reset */
    bitstatus = RESET;
  }
  /* Return the CRYP_IT status */
  return bitstatus;
}
 8000fae:	bf0c      	ite	eq
 8000fb0:	2000      	moveq	r0, #0
 8000fb2:	2001      	movne	r0, #1
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	50060000 	.word	0x50060000

08000fbc <CRYP_GetFlagStatus>:
  *            @arg CRYP_FLAG_OUTRIS: Output FIFO raw interrupt flag.
  *            @arg CRYP_FLAG_INRIS: Input FIFO raw interrupt flag.
  * @retval The new state of CRYP_FLAG (SET or RESET).
  */
FlagStatus CRYP_GetFlagStatus(uint8_t CRYP_FLAG)
{
 8000fbc:	4b05      	ldr	r3, [pc, #20]	; (8000fd4 <CRYP_GetFlagStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_CRYP_GET_FLAG(CRYP_FLAG));

  /* check if the FLAG is in RISR register */
  if ((CRYP_FLAG & FLAG_MASK) != 0x00) 
 8000fbe:	f010 0f20 	tst.w	r0, #32
  {
    tempreg = CRYP->RISR;
 8000fc2:	bf14      	ite	ne
 8000fc4:	699b      	ldrne	r3, [r3, #24]
  }
  else  /* The FLAG is in SR register */
  {
    tempreg = CRYP->SR;
 8000fc6:	685b      	ldreq	r3, [r3, #4]

  /* Check the status of the specified CRYP flag */
  if ((tempreg & CRYP_FLAG ) != (uint8_t)RESET)
  {
    /* CRYP_FLAG is set */
    bitstatus = SET;
 8000fc8:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the CRYP_FLAG status */
  return  bitstatus;
}
 8000fca:	bf0c      	ite	eq
 8000fcc:	2000      	moveq	r0, #0
 8000fce:	2001      	movne	r0, #1
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	50060000 	.word	0x50060000

08000fd8 <CRYP_AES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
                         uint8_t* Input, uint32_t Ilength, uint8_t* Output)
{
 8000fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000fdc:	b08d      	sub	sp, #52	; 0x34
 8000fde:	4616      	mov	r6, r2
 8000fe0:	4604      	mov	r4, r0
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8000fe2:	f04f 0a00 	mov.w	sl, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8000fe6:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_ECB(uint8_t Mode, uint8_t* Key, uint16_t Keysize,
                         uint8_t* Input, uint32_t Ilength, uint8_t* Output)
{
 8000fe8:	460d      	mov	r5, r1
 8000fea:	4699      	mov	r9, r3
 8000fec:	f8dd b058 	ldr.w	fp, [sp, #88]	; 0x58
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8000ff0:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8000ff4:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8000ff6:	9f17      	ldr	r7, [sp, #92]	; 0x5c
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8000ff8:	f7ff ff12 	bl	8000e20 <CRYP_KeyStructInit>

  switch(Keysize)
 8000ffc:	2ec0      	cmp	r6, #192	; 0xc0
 8000ffe:	d011      	beq.n	8001024 <CRYP_AES_ECB+0x4c>
 8001000:	f5b6 7f80 	cmp.w	r6, #256	; 0x100
 8001004:	d023      	beq.n	800104e <CRYP_AES_ECB+0x76>
 8001006:	2e80      	cmp	r6, #128	; 0x80
 8001008:	d13d      	bne.n	8001086 <CRYP_AES_ECB+0xae>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 800100a:	f8ad a02a 	strh.w	sl, [sp, #42]	; 0x2a
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __REV(uint32_t value)
{
  uint32_t result;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 800100e:	682b      	ldr	r3, [r5, #0]
 8001010:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001012:	9305      	str	r3, [sp, #20]
 8001014:	686b      	ldr	r3, [r5, #4]
 8001016:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001018:	9306      	str	r3, [sp, #24]
 800101a:	68ab      	ldr	r3, [r5, #8]
 800101c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800101e:	9307      	str	r3, [sp, #28]
 8001020:	68eb      	ldr	r3, [r5, #12]
 8001022:	e02e      	b.n	8001082 <CRYP_AES_ECB+0xaa>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 8001024:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001028:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 800102c:	682b      	ldr	r3, [r5, #0]
 800102e:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001030:	9303      	str	r3, [sp, #12]
 8001032:	686b      	ldr	r3, [r5, #4]
 8001034:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001036:	9304      	str	r3, [sp, #16]
 8001038:	68ab      	ldr	r3, [r5, #8]
 800103a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800103c:	9305      	str	r3, [sp, #20]
 800103e:	68eb      	ldr	r3, [r5, #12]
 8001040:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001042:	9306      	str	r3, [sp, #24]
 8001044:	692b      	ldr	r3, [r5, #16]
 8001046:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001048:	9307      	str	r3, [sp, #28]
 800104a:	696b      	ldr	r3, [r5, #20]
 800104c:	e019      	b.n	8001082 <CRYP_AES_ECB+0xaa>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 800104e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001052:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 8001056:	682b      	ldr	r3, [r5, #0]
 8001058:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	686b      	ldr	r3, [r5, #4]
 800105e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 8001060:	9302      	str	r3, [sp, #8]
 8001062:	68ab      	ldr	r3, [r5, #8]
 8001064:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001066:	9303      	str	r3, [sp, #12]
 8001068:	68eb      	ldr	r3, [r5, #12]
 800106a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 800106c:	9304      	str	r3, [sp, #16]
 800106e:	692b      	ldr	r3, [r5, #16]
 8001070:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001072:	9305      	str	r3, [sp, #20]
 8001074:	696b      	ldr	r3, [r5, #20]
 8001076:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001078:	9306      	str	r3, [sp, #24]
 800107a:	69ab      	ldr	r3, [r5, #24]
 800107c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800107e:	9307      	str	r3, [sp, #28]
 8001080:	69eb      	ldr	r3, [r5, #28]
 8001082:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001084:	9308      	str	r3, [sp, #32]
    default:
    break;
  }

  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 8001086:	bb14      	cbnz	r4, 80010ce <CRYP_AES_ECB+0xf6>
  {
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();
 8001088:	f7ff fee6 	bl	8000e58 <CRYP_FIFOFlush>

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 800108c:	2304      	movs	r3, #4
 800108e:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
    CRYP_Init(&AES_CRYP_InitStructure);
 8001092:	a809      	add	r0, sp, #36	; 0x24
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 8001094:	2338      	movs	r3, #56	; 0x38
 8001096:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 800109a:	f8ad 4028 	strh.w	r4, [sp, #40]	; 0x28
    CRYP_Init(&AES_CRYP_InitStructure);
 800109e:	f7ff fe76 	bl	8000d8e <CRYP_Init>

    /* Key Initialisation */
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 80010a2:	a801      	add	r0, sp, #4
 80010a4:	f7ff fea8 	bl	8000df8 <CRYP_KeyInit>

    /* Enable Crypto processor */
    CRYP_Cmd(ENABLE);
 80010a8:	2001      	movs	r0, #1
 80010aa:	f7ff fedd 	bl	8000e68 <CRYP_Cmd>

    /* wait until the Busy flag is RESET */
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80010ae:	2010      	movs	r0, #16
 80010b0:	f7ff ff84 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 80010b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80010b6:	3301      	adds	r3, #1
 80010b8:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80010ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80010bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010c0:	d002      	beq.n	80010c8 <CRYP_AES_ECB+0xf0>
 80010c2:	2800      	cmp	r0, #0
 80010c4:	d1f3      	bne.n	80010ae <CRYP_AES_ECB+0xd6>
 80010c6:	e000      	b.n	80010ca <CRYP_AES_ECB+0xf2>

    if (busystatus != RESET)
 80010c8:	b948      	cbnz	r0, 80010de <CRYP_AES_ECB+0x106>
       status = ERROR;
    }
    else
    {
      /* Crypto Init for decryption process */  
      AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 80010ca:	2304      	movs	r3, #4
 80010cc:	e003      	b.n	80010d6 <CRYP_AES_ECB+0xfe>
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {

    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 80010ce:	a801      	add	r0, sp, #4
 80010d0:	f7ff fe92 	bl	8000df8 <CRYP_KeyInit>

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 80010d4:	2300      	movs	r3, #0
 80010d6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80010da:	2401      	movs	r4, #1
 80010dc:	e000      	b.n	80010e0 <CRYP_AES_ECB+0x108>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80010de:	2400      	movs	r4, #0

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 80010e0:	2320      	movs	r3, #32
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 80010e2:	a809      	add	r0, sp, #36	; 0x24

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
 80010e4:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 80010e8:	2380      	movs	r3, #128	; 0x80
 80010ea:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80010ee:	2500      	movs	r5, #0
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }

  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_ECB;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 80010f0:	f7ff fe4d 	bl	8000d8e <CRYP_Init>

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 80010f4:	f7ff feb0 	bl	8000e58 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80010f8:	2001      	movs	r0, #1
 80010fa:	f7ff feb5 	bl	8000e68 <CRYP_Cmd>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 80010fe:	462e      	mov	r6, r5
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001100:	e031      	b.n	8001166 <CRYP_AES_ECB+0x18e>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001102:	f859 0005 	ldr.w	r0, [r9, r5]
 8001106:	f7ff febb 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800110a:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800110e:	f7ff feb7 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001112:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001116:	f7ff feb3 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800111a:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800111e:	f7ff feaf 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 8001122:	f108 0810 	add.w	r8, r8, #16

    /* Wait until the complete message has been processed */
    counter = 0;
 8001126:	960b      	str	r6, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001128:	2010      	movs	r0, #16
 800112a:	f7ff ff47 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 800112e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001130:	3301      	adds	r3, #1
 8001132:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 8001134:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001136:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800113a:	d002      	beq.n	8001142 <CRYP_AES_ECB+0x16a>
 800113c:	2800      	cmp	r0, #0
 800113e:	d1f3      	bne.n	8001128 <CRYP_AES_ECB+0x150>
 8001140:	e000      	b.n	8001144 <CRYP_AES_ECB+0x16c>

    if (busystatus != RESET)
 8001142:	b970      	cbnz	r0, 8001162 <CRYP_AES_ECB+0x18a>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001144:	f7ff fea2 	bl	8000e8c <CRYP_DataOut>
 8001148:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800114a:	f7ff fe9f 	bl	8000e8c <CRYP_DataOut>
 800114e:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001150:	f7ff fe9c 	bl	8000e8c <CRYP_DataOut>
 8001154:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 8001156:	f7ff fe99 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 800115a:	2401      	movs	r4, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut(); 
 800115c:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 800115e:	3710      	adds	r7, #16
 8001160:	e000      	b.n	8001164 <CRYP_AES_ECB+0x18c>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001162:	2400      	movs	r4, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 8001164:	3510      	adds	r5, #16
 8001166:	455d      	cmp	r5, fp
 8001168:	d201      	bcs.n	800116e <CRYP_AES_ECB+0x196>
 800116a:	2c00      	cmp	r4, #0
 800116c:	d1c9      	bne.n	8001102 <CRYP_AES_ECB+0x12a>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 800116e:	2000      	movs	r0, #0
 8001170:	f7ff fe7a 	bl	8000e68 <CRYP_Cmd>

  return status; 
}
 8001174:	4620      	mov	r0, r4
 8001176:	b00d      	add	sp, #52	; 0x34
 8001178:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800117c <CRYP_AES_CBC>:
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 800117c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001180:	b093      	sub	sp, #76	; 0x4c
 8001182:	4699      	mov	r9, r3
 8001184:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8001188:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
 800118c:	9f1e      	ldr	r7, [sp, #120]	; 0x78
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 800118e:	2300      	movs	r3, #0
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 8001190:	4604      	mov	r4, r0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001192:	a803      	add	r0, sp, #12
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001194:	9311      	str	r3, [sp, #68]	; 0x44
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001196:	9301      	str	r3, [sp, #4]
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CBC(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key,
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 8001198:	460d      	mov	r5, r1
 800119a:	4616      	mov	r6, r2
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 800119c:	f7ff fe40 	bl	8000e20 <CRYP_KeyStructInit>

  switch(Keysize)
 80011a0:	f1b9 0fc0 	cmp.w	r9, #192	; 0xc0
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80011a4:	46d0      	mov	r8, sl
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);

  switch(Keysize)
 80011a6:	9b01      	ldr	r3, [sp, #4]
 80011a8:	d012      	beq.n	80011d0 <CRYP_AES_CBC+0x54>
 80011aa:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 80011ae:	d024      	beq.n	80011fa <CRYP_AES_CBC+0x7e>
 80011b0:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 80011b4:	d13d      	bne.n	8001232 <CRYP_AES_CBC+0xb6>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 80011b6:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 80011ba:	6833      	ldr	r3, [r6, #0]
 80011bc:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80011be:	9307      	str	r3, [sp, #28]
 80011c0:	6873      	ldr	r3, [r6, #4]
 80011c2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80011c4:	9308      	str	r3, [sp, #32]
 80011c6:	68b3      	ldr	r3, [r6, #8]
 80011c8:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80011ca:	9309      	str	r3, [sp, #36]	; 0x24
 80011cc:	68f3      	ldr	r3, [r6, #12]
 80011ce:	e02e      	b.n	800122e <CRYP_AES_CBC+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 80011d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80011d4:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 80011d8:	6833      	ldr	r3, [r6, #0]
 80011da:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80011dc:	9305      	str	r3, [sp, #20]
 80011de:	6873      	ldr	r3, [r6, #4]
 80011e0:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80011e2:	9306      	str	r3, [sp, #24]
 80011e4:	68b3      	ldr	r3, [r6, #8]
 80011e6:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80011e8:	9307      	str	r3, [sp, #28]
 80011ea:	68f3      	ldr	r3, [r6, #12]
 80011ec:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80011ee:	9308      	str	r3, [sp, #32]
 80011f0:	6933      	ldr	r3, [r6, #16]
 80011f2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80011f4:	9309      	str	r3, [sp, #36]	; 0x24
 80011f6:	6973      	ldr	r3, [r6, #20]
 80011f8:	e019      	b.n	800122e <CRYP_AES_CBC+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 80011fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80011fe:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001202:	6833      	ldr	r3, [r6, #0]
 8001204:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 8001206:	9303      	str	r3, [sp, #12]
 8001208:	6873      	ldr	r3, [r6, #4]
 800120a:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 800120c:	9304      	str	r3, [sp, #16]
 800120e:	68b3      	ldr	r3, [r6, #8]
 8001210:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001212:	9305      	str	r3, [sp, #20]
 8001214:	68f3      	ldr	r3, [r6, #12]
 8001216:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001218:	9306      	str	r3, [sp, #24]
 800121a:	6933      	ldr	r3, [r6, #16]
 800121c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 800121e:	9307      	str	r3, [sp, #28]
 8001220:	6973      	ldr	r3, [r6, #20]
 8001222:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 8001224:	9308      	str	r3, [sp, #32]
 8001226:	69b3      	ldr	r3, [r6, #24]
 8001228:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 800122a:	9309      	str	r3, [sp, #36]	; 0x24
 800122c:	69f3      	ldr	r3, [r6, #28]
 800122e:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 8001230:	930a      	str	r3, [sp, #40]	; 0x28
 8001232:	682b      	ldr	r3, [r5, #0]
 8001234:	ba1b      	rev	r3, r3
    default:
    break;
  }

  /* CRYP Initialization Vectors */
  AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 8001236:	930b      	str	r3, [sp, #44]	; 0x2c
 8001238:	686b      	ldr	r3, [r5, #4]
 800123a:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 800123c:	930c      	str	r3, [sp, #48]	; 0x30
 800123e:	68ab      	ldr	r3, [r5, #8]
 8001240:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 8001242:	930d      	str	r3, [sp, #52]	; 0x34
 8001244:	68eb      	ldr	r3, [r5, #12]
 8001246:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 8001248:	930e      	str	r3, [sp, #56]	; 0x38


  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 800124a:	bb14      	cbnz	r4, 8001292 <CRYP_AES_CBC+0x116>
  {
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();
 800124c:	f7ff fe04 	bl	8000e58 <CRYP_FIFOFlush>

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001250:	2304      	movs	r3, #4
 8001252:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;

    CRYP_Init(&AES_CRYP_InitStructure);
 8001256:	a80f      	add	r0, sp, #60	; 0x3c
    /* Flush IN/OUT FIFOs */
    CRYP_FIFOFlush();

    /* Crypto Init for Key preparation for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
    AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_Key;
 8001258:	2338      	movs	r3, #56	; 0x38
 800125a:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
    AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_32b;
 800125e:	f8ad 4040 	strh.w	r4, [sp, #64]	; 0x40

    CRYP_Init(&AES_CRYP_InitStructure);
 8001262:	f7ff fd94 	bl	8000d8e <CRYP_Init>

    /* Key Initialisation */
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001266:	a803      	add	r0, sp, #12
 8001268:	f7ff fdc6 	bl	8000df8 <CRYP_KeyInit>

    /* Enable Crypto processor */
    CRYP_Cmd(ENABLE);
 800126c:	2001      	movs	r0, #1
 800126e:	f7ff fdfb 	bl	8000e68 <CRYP_Cmd>

    /* wait until the Busy flag is RESET */
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001272:	2010      	movs	r0, #16
 8001274:	f7ff fea2 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 8001278:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800127a:	3301      	adds	r3, #1
 800127c:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 800127e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001280:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001284:	d002      	beq.n	800128c <CRYP_AES_CBC+0x110>
 8001286:	2800      	cmp	r0, #0
 8001288:	d1f3      	bne.n	8001272 <CRYP_AES_CBC+0xf6>
 800128a:	e000      	b.n	800128e <CRYP_AES_CBC+0x112>

    if (busystatus != RESET)
 800128c:	b948      	cbnz	r0, 80012a2 <CRYP_AES_CBC+0x126>
       status = ERROR;
    }
    else
    {
      /* Crypto Init for decryption process */  
      AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 800128e:	2304      	movs	r3, #4
 8001290:	e003      	b.n	800129a <CRYP_AES_CBC+0x11e>
    }
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001292:	a803      	add	r0, sp, #12
 8001294:	f7ff fdb0 	bl	8000df8 <CRYP_KeyInit>

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 8001298:	2300      	movs	r3, #0
 800129a:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800129e:	2401      	movs	r4, #1
 80012a0:	e000      	b.n	80012a4 <CRYP_AES_CBC+0x128>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80012a2:	2400      	movs	r4, #0
    CRYP_KeyInit(&AES_CRYP_KeyInitStructure);

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
 80012a4:	2328      	movs	r3, #40	; 0x28
 80012a6:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 80012aa:	a80f      	add	r0, sp, #60	; 0x3c

    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CBC;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 80012ac:	2380      	movs	r3, #128	; 0x80
 80012ae:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
  CRYP_Init(&AES_CRYP_InitStructure);
 80012b2:	f7ff fd6c 	bl	8000d8e <CRYP_Init>

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);
 80012b6:	a80b      	add	r0, sp, #44	; 0x2c
 80012b8:	f7ff fdbc 	bl	8000e34 <CRYP_IVInit>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80012bc:	2500      	movs	r5, #0

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 80012be:	f7ff fdcb 	bl	8000e58 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80012c2:	2001      	movs	r0, #1
 80012c4:	f7ff fdd0 	bl	8000e68 <CRYP_Cmd>
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    /* Wait until the complete message has been processed */
    counter = 0;
 80012c8:	462e      	mov	r6, r5

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80012ca:	e031      	b.n	8001330 <CRYP_AES_CBC+0x1b4>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80012cc:	f85a 0005 	ldr.w	r0, [sl, r5]
 80012d0:	f7ff fdd6 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80012d4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80012d8:	f7ff fdd2 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80012dc:	f8d8 0008 	ldr.w	r0, [r8, #8]
 80012e0:	f7ff fdce 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80012e4:	f8d8 000c 	ldr.w	r0, [r8, #12]
 80012e8:	f7ff fdca 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 80012ec:	f108 0810 	add.w	r8, r8, #16
    /* Wait until the complete message has been processed */
    counter = 0;
 80012f0:	9611      	str	r6, [sp, #68]	; 0x44
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80012f2:	2010      	movs	r0, #16
 80012f4:	f7ff fe62 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 80012f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80012fa:	3301      	adds	r3, #1
 80012fc:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 80012fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001300:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001304:	d002      	beq.n	800130c <CRYP_AES_CBC+0x190>
 8001306:	2800      	cmp	r0, #0
 8001308:	d1f3      	bne.n	80012f2 <CRYP_AES_CBC+0x176>
 800130a:	e000      	b.n	800130e <CRYP_AES_CBC+0x192>

    if (busystatus != RESET)
 800130c:	b970      	cbnz	r0, 800132c <CRYP_AES_CBC+0x1b0>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800130e:	f7ff fdbd 	bl	8000e8c <CRYP_DataOut>
 8001312:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001314:	f7ff fdba 	bl	8000e8c <CRYP_DataOut>
 8001318:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800131a:	f7ff fdb7 	bl	8000e8c <CRYP_DataOut>
 800131e:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001320:	f7ff fdb4 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 8001324:	2401      	movs	r4, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001326:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 8001328:	3710      	adds	r7, #16
 800132a:	e000      	b.n	800132e <CRYP_AES_CBC+0x1b2>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 800132c:	2400      	movs	r4, #0

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);


  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800132e:	3510      	adds	r5, #16
 8001330:	455d      	cmp	r5, fp
 8001332:	d201      	bcs.n	8001338 <CRYP_AES_CBC+0x1bc>
 8001334:	2c00      	cmp	r4, #0
 8001336:	d1c9      	bne.n	80012cc <CRYP_AES_CBC+0x150>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001338:	2000      	movs	r0, #0
 800133a:	f7ff fd95 	bl	8000e68 <CRYP_Cmd>

  return status;
}
 800133e:	4620      	mov	r0, r4
 8001340:	b013      	add	sp, #76	; 0x4c
 8001342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001346 <CRYP_AES_CTR>:
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 8001346:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800134a:	b093      	sub	sp, #76	; 0x4c
 800134c:	4699      	mov	r9, r3
 800134e:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
 8001352:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
 8001356:	9f1e      	ldr	r7, [sp, #120]	; 0x78
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001358:	2300      	movs	r3, #0
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 800135a:	4604      	mov	r4, r0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 800135c:	a803      	add	r0, sp, #12
                         uint8_t *Output)
{
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 800135e:	9311      	str	r3, [sp, #68]	; 0x44
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001360:	9301      	str	r3, [sp, #4]
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_AES_CTR(uint8_t Mode, uint8_t InitVectors[16], uint8_t *Key, 
                         uint16_t Keysize, uint8_t *Input, uint32_t Ilength,
                         uint8_t *Output)
{
 8001362:	460d      	mov	r5, r1
 8001364:	4616      	mov	r6, r2
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);
 8001366:	f7ff fd5b 	bl	8000e20 <CRYP_KeyStructInit>

  switch(Keysize)
 800136a:	f1b9 0fc0 	cmp.w	r9, #192	; 0xc0
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 800136e:	46d0      	mov	r8, sl
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&AES_CRYP_KeyInitStructure);

  switch(Keysize)
 8001370:	9b01      	ldr	r3, [sp, #4]
 8001372:	d012      	beq.n	800139a <CRYP_AES_CTR+0x54>
 8001374:	f5b9 7f80 	cmp.w	r9, #256	; 0x100
 8001378:	d024      	beq.n	80013c4 <CRYP_AES_CTR+0x7e>
 800137a:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
 800137e:	d13d      	bne.n	80013fc <CRYP_AES_CTR+0xb6>
  {
    case 128:
    AES_CRYP_InitStructure.CRYP_KeySize = CRYP_KeySize_128b;
 8001380:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 8001384:	6833      	ldr	r3, [r6, #0]
 8001386:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001388:	9307      	str	r3, [sp, #28]
 800138a:	6873      	ldr	r3, [r6, #4]
 800138c:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 800138e:	9308      	str	r3, [sp, #32]
 8001390:	68b3      	ldr	r3, [r6, #8]
 8001392:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 8001394:	9309      	str	r3, [sp, #36]	; 0x24
 8001396:	68f3      	ldr	r3, [r6, #12]
 8001398:	e02e      	b.n	80013f8 <CRYP_AES_CTR+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 192:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_192b;
 800139a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800139e:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 80013a2:	6833      	ldr	r3, [r6, #0]
 80013a4:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80013a6:	9305      	str	r3, [sp, #20]
 80013a8:	6873      	ldr	r3, [r6, #4]
 80013aa:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80013ac:	9306      	str	r3, [sp, #24]
 80013ae:	68b3      	ldr	r3, [r6, #8]
 80013b0:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80013b2:	9307      	str	r3, [sp, #28]
 80013b4:	68f3      	ldr	r3, [r6, #12]
 80013b6:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80013b8:	9308      	str	r3, [sp, #32]
 80013ba:	6933      	ldr	r3, [r6, #16]
 80013bc:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80013be:	9309      	str	r3, [sp, #36]	; 0x24
 80013c0:	6973      	ldr	r3, [r6, #20]
 80013c2:	e019      	b.n	80013f8 <CRYP_AES_CTR+0xb2>
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
    break;
    case 256:
    AES_CRYP_InitStructure.CRYP_KeySize  = CRYP_KeySize_256b;
 80013c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80013c8:	f8ad 3042 	strh.w	r3, [sp, #66]	; 0x42
 80013cc:	6833      	ldr	r3, [r6, #0]
 80013ce:	ba1b      	rev	r3, r3
    AES_CRYP_KeyInitStructure.CRYP_Key0Left = __REV(*(uint32_t*)(keyaddr));
 80013d0:	9303      	str	r3, [sp, #12]
 80013d2:	6873      	ldr	r3, [r6, #4]
 80013d4:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key0Right= __REV(*(uint32_t*)(keyaddr));
 80013d6:	9304      	str	r3, [sp, #16]
 80013d8:	68b3      	ldr	r3, [r6, #8]
 80013da:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80013dc:	9305      	str	r3, [sp, #20]
 80013de:	68f3      	ldr	r3, [r6, #12]
 80013e0:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80013e2:	9306      	str	r3, [sp, #24]
 80013e4:	6933      	ldr	r3, [r6, #16]
 80013e6:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80013e8:	9307      	str	r3, [sp, #28]
 80013ea:	6973      	ldr	r3, [r6, #20]
 80013ec:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80013ee:	9308      	str	r3, [sp, #32]
 80013f0:	69b3      	ldr	r3, [r6, #24]
 80013f2:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80013f4:	9309      	str	r3, [sp, #36]	; 0x24
 80013f6:	69f3      	ldr	r3, [r6, #28]
 80013f8:	ba1b      	rev	r3, r3
    keyaddr+=4;
    AES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 80013fa:	930a      	str	r3, [sp, #40]	; 0x28
 80013fc:	682b      	ldr	r3, [r5, #0]
 80013fe:	ba1b      	rev	r3, r3
    break;
    default:
    break;
  }
  /* CRYP Initialization Vectors */
  AES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 8001400:	930b      	str	r3, [sp, #44]	; 0x2c
 8001402:	686b      	ldr	r3, [r5, #4]
 8001404:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 8001406:	930c      	str	r3, [sp, #48]	; 0x30
 8001408:	68ab      	ldr	r3, [r5, #8]
 800140a:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
 800140c:	930d      	str	r3, [sp, #52]	; 0x34
 800140e:	68eb      	ldr	r3, [r5, #12]
 8001410:	ba1b      	rev	r3, r3
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));

  /* Key Initialisation */
  CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001412:	a803      	add	r0, sp, #12
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  AES_CRYP_IVInitStructure.CRYP_IV1Right= __REV(*(uint32_t*)(ivaddr));
 8001414:	930e      	str	r3, [sp, #56]	; 0x38

  /* Key Initialisation */
  CRYP_KeyInit(&AES_CRYP_KeyInitStructure);
 8001416:	f7ff fcef 	bl	8000df8 <CRYP_KeyInit>

  /*------------------ AES Decryption ------------------*/
  if(Mode == MODE_DECRYPT) /* AES decryption */
 800141a:	b90c      	cbnz	r4, 8001420 <CRYP_AES_CTR+0xda>
  {
    /* Crypto Init for decryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 800141c:	2304      	movs	r3, #4
 800141e:	e000      	b.n	8001422 <CRYP_AES_CTR+0xdc>
  }
  /*------------------ AES Encryption ------------------*/
  else /* AES encryption */
  {
    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 8001420:	2300      	movs	r3, #0
 8001422:	f8ad 303c 	strh.w	r3, [sp, #60]	; 0x3c
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
 8001426:	2330      	movs	r3, #48	; 0x30
 8001428:	f8ad 303e 	strh.w	r3, [sp, #62]	; 0x3e
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&AES_CRYP_InitStructure);
 800142c:	a80f      	add	r0, sp, #60	; 0x3c
  {
    /* Crypto Init for Encryption process */
    AES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
  }
  AES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_AES_CTR;
  AES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
  CRYP_Init(&AES_CRYP_InitStructure);
 8001434:	f7ff fcab 	bl	8000d8e <CRYP_Init>

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);
 8001438:	a80b      	add	r0, sp, #44	; 0x2c
 800143a:	f7ff fcfb 	bl	8000e34 <CRYP_IVInit>
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800143e:	2400      	movs	r4, #0

  /* CRYP Initialization Vectors */
  CRYP_IVInit(&AES_CRYP_IVInitStructure);

  /* Flush IN/OUT FIFOs */
  CRYP_FIFOFlush();
 8001440:	f7ff fd0a 	bl	8000e58 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001444:	2001      	movs	r0, #1
 8001446:	f7ff fd0f 	bl	8000e68 <CRYP_Cmd>
  CRYP_InitTypeDef AES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef AES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef AES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800144a:	2501      	movs	r5, #1
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;
    /* Wait until the complete message has been processed */
    counter = 0;
 800144c:	4626      	mov	r6, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 800144e:	e031      	b.n	80014b4 <CRYP_AES_CTR+0x16e>
  {

    /* Write the Input block in the IN FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001450:	f85a 0004 	ldr.w	r0, [sl, r4]
 8001454:	f7ff fd14 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001458:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800145c:	f7ff fd10 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001460:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8001464:	f7ff fd0c 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001468:	f8d8 000c 	ldr.w	r0, [r8, #12]
 800146c:	f7ff fd08 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 8001470:	f108 0810 	add.w	r8, r8, #16
    /* Wait until the complete message has been processed */
    counter = 0;
 8001474:	9611      	str	r6, [sp, #68]	; 0x44
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001476:	2010      	movs	r0, #16
 8001478:	f7ff fda0 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 800147c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800147e:	3301      	adds	r3, #1
 8001480:	9311      	str	r3, [sp, #68]	; 0x44
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));
 8001482:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001484:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001488:	d002      	beq.n	8001490 <CRYP_AES_CTR+0x14a>
 800148a:	2800      	cmp	r0, #0
 800148c:	d1f3      	bne.n	8001476 <CRYP_AES_CTR+0x130>
 800148e:	e000      	b.n	8001492 <CRYP_AES_CTR+0x14c>

    if (busystatus != RESET)
 8001490:	b970      	cbnz	r0, 80014b0 <CRYP_AES_CTR+0x16a>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001492:	f7ff fcfb 	bl	8000e8c <CRYP_DataOut>
 8001496:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001498:	f7ff fcf8 	bl	8000e8c <CRYP_DataOut>
 800149c:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800149e:	f7ff fcf5 	bl	8000e8c <CRYP_DataOut>
 80014a2:	60b8      	str	r0, [r7, #8]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014a4:	f7ff fcf2 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 80014a8:	2501      	movs	r5, #1
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 80014aa:	60f8      	str	r0, [r7, #12]
      outputaddr+=4;
 80014ac:	3710      	adds	r7, #16
 80014ae:	e000      	b.n	80014b2 <CRYP_AES_CTR+0x16c>
      counter++;
    }while ((counter != AESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 80014b0:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=16)
 80014b2:	3410      	adds	r4, #16
 80014b4:	455c      	cmp	r4, fp
 80014b6:	d201      	bcs.n	80014bc <CRYP_AES_CTR+0x176>
 80014b8:	2d00      	cmp	r5, #0
 80014ba:	d1c9      	bne.n	8001450 <CRYP_AES_CTR+0x10a>
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
    }
  }
  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 80014bc:	2000      	movs	r0, #0
 80014be:	f7ff fcd3 	bl	8000e68 <CRYP_Cmd>

  return status;
}
 80014c2:	4628      	mov	r0, r5
 80014c4:	b013      	add	sp, #76	; 0x4c
 80014c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080014ca <CRYP_DES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
                         uint32_t Ilength, uint8_t *Output)
{
 80014ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014ce:	b08c      	sub	sp, #48	; 0x30
 80014d0:	4604      	mov	r4, r0
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 80014d2:	f04f 0900 	mov.w	r9, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 80014d6:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_ECB(uint8_t Mode, uint8_t Key[8], uint8_t *Input, 
                         uint32_t Ilength, uint8_t *Output)
{
 80014d8:	460d      	mov	r5, r1
 80014da:	4616      	mov	r6, r2
 80014dc:	469a      	mov	sl, r3
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 80014de:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80014e2:	4690      	mov	r8, r2
  uint32_t outputaddr = (uint32_t)Output;
 80014e4:	9f14      	ldr	r7, [sp, #80]	; 0x50
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 80014e6:	f7ff fc9b 	bl	8000e20 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if( Mode == MODE_ENCRYPT ) /* DES encryption */
 80014ea:	2c01      	cmp	r4, #1
 80014ec:	d102      	bne.n	80014f4 <CRYP_DES_ECB+0x2a>
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 80014ee:	f8ad 9024 	strh.w	r9, [sp, #36]	; 0x24
 80014f2:	e002      	b.n	80014fa <CRYP_DES_ECB+0x30>
  }
  else/* if( Mode == MODE_DECRYPT )*/ /* DES decryption */
  {      
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 80014f4:	2304      	movs	r3, #4
 80014f6:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
 80014fa:	2310      	movs	r3, #16
 80014fc:	f8ad 3026 	strh.w	r3, [sp, #38]	; 0x26
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&DES_CRYP_InitStructure);
 8001500:	a809      	add	r0, sp, #36	; 0x24
  {      
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_ECB;
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001502:	2380      	movs	r3, #128	; 0x80
 8001504:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  CRYP_Init(&DES_CRYP_InitStructure);
 8001508:	f7ff fc41 	bl	8000d8e <CRYP_Init>
 800150c:	682b      	ldr	r3, [r5, #0]
 800150e:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 8001510:	9303      	str	r3, [sp, #12]
 8001512:	686b      	ldr	r3, [r5, #4]
 8001514:	ba1b      	rev	r3, r3
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 8001516:	a801      	add	r0, sp, #4
  CRYP_Init(&DES_CRYP_InitStructure);

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001518:	9304      	str	r3, [sp, #16]
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800151a:	2400      	movs	r4, #0

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 800151c:	f7ff fc6c 	bl	8000df8 <CRYP_KeyInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 8001520:	f7ff fc9a 	bl	8000e58 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 8001524:	2001      	movs	r0, #1
 8001526:	f7ff fc9f 	bl	8000e68 <CRYP_Cmd>
{
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 800152a:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

/* Wait until the complete message has been processed */
    counter = 0;
 800152c:	46a1      	mov	r9, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800152e:	e023      	b.n	8001578 <CRYP_DES_ECB+0xae>
  {

    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001530:	5930      	ldr	r0, [r6, r4]
 8001532:	f7ff fca5 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001536:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800153a:	f7ff fca1 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 800153e:	f108 0808 	add.w	r8, r8, #8

/* Wait until the complete message has been processed */
    counter = 0;
 8001542:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001546:	2010      	movs	r0, #16
 8001548:	f7ff fd38 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 800154c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800154e:	3301      	adds	r3, #1
 8001550:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 8001552:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001554:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001558:	d002      	beq.n	8001560 <CRYP_DES_ECB+0x96>
 800155a:	2800      	cmp	r0, #0
 800155c:	d1f3      	bne.n	8001546 <CRYP_DES_ECB+0x7c>
 800155e:	e000      	b.n	8001562 <CRYP_DES_ECB+0x98>

    if (busystatus != RESET)
 8001560:	b940      	cbnz	r0, 8001574 <CRYP_DES_ECB+0xaa>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001562:	f7ff fc93 	bl	8000e8c <CRYP_DataOut>
 8001566:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001568:	f7ff fc90 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 800156c:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800156e:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001570:	3708      	adds	r7, #8
 8001572:	e000      	b.n	8001576 <CRYP_DES_ECB+0xac>
      counter++;
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 8001574:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001576:	3408      	adds	r4, #8
 8001578:	4554      	cmp	r4, sl
 800157a:	d201      	bcs.n	8001580 <CRYP_DES_ECB+0xb6>
 800157c:	2d00      	cmp	r5, #0
 800157e:	d1d7      	bne.n	8001530 <CRYP_DES_ECB+0x66>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001580:	2000      	movs	r0, #0
 8001582:	f7ff fc71 	bl	8000e68 <CRYP_Cmd>

  return status; 
}
 8001586:	4628      	mov	r0, r5
 8001588:	b00c      	add	sp, #48	; 0x30
 800158a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800158e <CRYP_DES_CBC>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
                         uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 800158e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001592:	b091      	sub	sp, #68	; 0x44
 8001594:	4604      	mov	r4, r0
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 8001596:	f04f 0a00 	mov.w	sl, #0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 800159a:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_DES_CBC(uint8_t Mode, uint8_t Key[8], uint8_t InitVectors[8],
                         uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 800159c:	460d      	mov	r5, r1
 800159e:	4616      	mov	r6, r2
 80015a0:	4699      	mov	r9, r3
 80015a2:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 80015a6:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 80015aa:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 80015ac:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&DES_CRYP_KeyInitStructure);
 80015ae:	f7ff fc37 	bl	8000e20 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* DES encryption */
 80015b2:	2c01      	cmp	r4, #1
 80015b4:	d102      	bne.n	80015bc <CRYP_DES_CBC+0x2e>
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Encrypt;
 80015b6:	f8ad a034 	strh.w	sl, [sp, #52]	; 0x34
 80015ba:	e002      	b.n	80015c2 <CRYP_DES_CBC+0x34>
  }
  else /*if(Mode == MODE_DECRYPT)*/ /* DES decryption */
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
 80015bc:	2304      	movs	r3, #4
 80015be:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
 80015c2:	2318      	movs	r3, #24
 80015c4:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&DES_CRYP_InitStructure);
 80015c8:	a80d      	add	r0, sp, #52	; 0x34
  {
     DES_CRYP_InitStructure.CRYP_AlgoDir  = CRYP_AlgoDir_Decrypt;
  }

  DES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_DES_CBC;
  DES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 80015ca:	2380      	movs	r3, #128	; 0x80
 80015cc:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38
  CRYP_Init(&DES_CRYP_InitStructure);
 80015d0:	f7ff fbdd 	bl	8000d8e <CRYP_Init>
 80015d4:	682b      	ldr	r3, [r5, #0]
 80015d6:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80015d8:	9303      	str	r3, [sp, #12]
 80015da:	686b      	ldr	r3, [r5, #4]
 80015dc:	ba1b      	rev	r3, r3
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 80015de:	a801      	add	r0, sp, #4
  CRYP_Init(&DES_CRYP_InitStructure);

  /* Key Initialisation */
  DES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  DES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80015e0:	9304      	str	r3, [sp, #16]
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);
 80015e2:	f7ff fc09 	bl	8000df8 <CRYP_KeyInit>
 80015e6:	6833      	ldr	r3, [r6, #0]
 80015e8:	ba1b      	rev	r3, r3

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 80015ea:	9309      	str	r3, [sp, #36]	; 0x24
 80015ec:	6873      	ldr	r3, [r6, #4]
 80015ee:	ba1b      	rev	r3, r3
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&DES_CRYP_IVInitStructure);
 80015f0:	a809      	add	r0, sp, #36	; 0x24
  CRYP_KeyInit(& DES_CRYP_KeyInitStructure);

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 80015f2:	930a      	str	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80015f4:	2400      	movs	r4, #0

  /* Initialization Vectors */
  DES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  DES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&DES_CRYP_IVInitStructure);
 80015f6:	f7ff fc1d 	bl	8000e34 <CRYP_IVInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 80015fa:	f7ff fc2d 	bl	8000e58 <CRYP_FIFOFlush>
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80015fe:	2001      	movs	r0, #1
 8001600:	f7ff fc32 	bl	8000e68 <CRYP_Cmd>
  CRYP_InitTypeDef DES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef DES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef DES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8001604:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 8001606:	4626      	mov	r6, r4
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001608:	e023      	b.n	8001652 <CRYP_DES_CBC+0xc4>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 800160a:	f859 0004 	ldr.w	r0, [r9, r4]
 800160e:	f7ff fc37 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 8001612:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8001616:	f7ff fc33 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 800161a:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 800161e:	960f      	str	r6, [sp, #60]	; 0x3c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 8001620:	2010      	movs	r0, #16
 8001622:	f7ff fccb 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 8001626:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8001628:	3301      	adds	r3, #1
 800162a:	930f      	str	r3, [sp, #60]	; 0x3c
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));
 800162c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800162e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001632:	d002      	beq.n	800163a <CRYP_DES_CBC+0xac>
 8001634:	2800      	cmp	r0, #0
 8001636:	d1f3      	bne.n	8001620 <CRYP_DES_CBC+0x92>
 8001638:	e000      	b.n	800163c <CRYP_DES_CBC+0xae>

    if (busystatus != RESET)
 800163a:	b940      	cbnz	r0, 800164e <CRYP_DES_CBC+0xc0>
       status = ERROR;
    }
    else
    {
      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800163c:	f7ff fc26 	bl	8000e8c <CRYP_DataOut>
 8001640:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001642:	f7ff fc23 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 8001646:	2501      	movs	r5, #1
    else
    {
      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001648:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 800164a:	3708      	adds	r7, #8
 800164c:	e000      	b.n	8001650 <CRYP_DES_CBC+0xc2>
      counter++;
    }while ((counter != DESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 800164e:	2500      	movs	r5, #0
  CRYP_FIFOFlush();
  
  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 8001650:	3408      	adds	r4, #8
 8001652:	455c      	cmp	r4, fp
 8001654:	d201      	bcs.n	800165a <CRYP_DES_CBC+0xcc>
 8001656:	2d00      	cmp	r5, #0
 8001658:	d1d7      	bne.n	800160a <CRYP_DES_CBC+0x7c>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff fc04 	bl	8000e68 <CRYP_Cmd>

  return status; 
}
 8001660:	4628      	mov	r0, r5
 8001662:	b011      	add	sp, #68	; 0x44
 8001664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001668 <CRYP_TDES_ECB>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
                          uint32_t Ilength, uint8_t *Output)
{
 8001668:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800166c:	b08c      	sub	sp, #48	; 0x30
 800166e:	4604      	mov	r4, r0
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 8001670:	f04f 0900 	mov.w	r9, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001674:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_ECB(uint8_t Mode, uint8_t Key[24], uint8_t *Input, 
                          uint32_t Ilength, uint8_t *Output)
{
 8001676:	460d      	mov	r5, r1
 8001678:	4616      	mov	r6, r2
 800167a:	469a      	mov	sl, r3
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
 800167c:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 8001680:	4690      	mov	r8, r2
  uint32_t outputaddr = (uint32_t)Output;
 8001682:	9f14      	ldr	r7, [sp, #80]	; 0x50
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001684:	f7ff fbcc 	bl	8000e20 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* TDES encryption */
 8001688:	2c01      	cmp	r4, #1
 800168a:	d102      	bne.n	8001692 <CRYP_TDES_ECB+0x2a>
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 800168c:	f8ad 9024 	strh.w	r9, [sp, #36]	; 0x24
 8001690:	e002      	b.n	8001698 <CRYP_TDES_ECB+0x30>
  }
  else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001692:	2304      	movs	r3, #4
 8001694:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 8001698:	2380      	movs	r3, #128	; 0x80
  CRYP_Init(&TDES_CRYP_InitStructure);
 800169a:	a809      	add	r0, sp, #36	; 0x24
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800169c:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
  else /*if(Mode == MODE_DECRYPT)*/ /* TDES decryption */
  {
     TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }

  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_ECB;
 80016a0:	f8ad 9026 	strh.w	r9, [sp, #38]	; 0x26
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
  CRYP_Init(&TDES_CRYP_InitStructure);
 80016a4:	f7ff fb73 	bl	8000d8e <CRYP_Init>
 80016a8:	682b      	ldr	r3, [r5, #0]
 80016aa:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 80016ac:	9303      	str	r3, [sp, #12]
 80016ae:	686b      	ldr	r3, [r5, #4]
 80016b0:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 80016b2:	9304      	str	r3, [sp, #16]
 80016b4:	68ab      	ldr	r3, [r5, #8]
 80016b6:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 80016b8:	9305      	str	r3, [sp, #20]
 80016ba:	68eb      	ldr	r3, [r5, #12]
 80016bc:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 80016be:	9306      	str	r3, [sp, #24]
 80016c0:	692b      	ldr	r3, [r5, #16]
 80016c2:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80016c4:	9307      	str	r3, [sp, #28]
 80016c6:	696b      	ldr	r3, [r5, #20]
 80016c8:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 80016ca:	a801      	add	r0, sp, #4
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 80016cc:	9308      	str	r3, [sp, #32]
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80016ce:	2400      	movs	r4, #0
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 80016d0:	f7ff fb92 	bl	8000df8 <CRYP_KeyInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 80016d4:	f7ff fbc0 	bl	8000e58 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80016d8:	2001      	movs	r0, #1
 80016da:	f7ff fbc5 	bl	8000e68 <CRYP_Cmd>
{
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80016de:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 80016e0:	46a1      	mov	r9, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80016e2:	e023      	b.n	800172c <CRYP_TDES_ECB+0xc4>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80016e4:	5930      	ldr	r0, [r6, r4]
 80016e6:	f7ff fbcb 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80016ea:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80016ee:	f7ff fbc7 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 80016f2:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 80016f6:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80016fa:	2010      	movs	r0, #16
 80016fc:	f7ff fc5e 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 8001700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001702:	3301      	adds	r3, #1
 8001704:	930b      	str	r3, [sp, #44]	; 0x2c
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 8001706:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001708:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800170c:	d002      	beq.n	8001714 <CRYP_TDES_ECB+0xac>
 800170e:	2800      	cmp	r0, #0
 8001710:	d1f3      	bne.n	80016fa <CRYP_TDES_ECB+0x92>
 8001712:	e000      	b.n	8001716 <CRYP_TDES_ECB+0xae>

    if (busystatus != RESET)
 8001714:	b940      	cbnz	r0, 8001728 <CRYP_TDES_ECB+0xc0>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001716:	f7ff fbb9 	bl	8000e8c <CRYP_DataOut>
 800171a:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800171c:	f7ff fbb6 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 8001720:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001722:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001724:	3708      	adds	r7, #8
 8001726:	e000      	b.n	800172a <CRYP_TDES_ECB+0xc2>
      counter++;
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
    {
       status = ERROR;
 8001728:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800172a:	3408      	adds	r4, #8
 800172c:	4554      	cmp	r4, sl
 800172e:	d201      	bcs.n	8001734 <CRYP_TDES_ECB+0xcc>
 8001730:	2d00      	cmp	r5, #0
 8001732:	d1d7      	bne.n	80016e4 <CRYP_TDES_ECB+0x7c>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001734:	2000      	movs	r0, #0
 8001736:	f7ff fb97 	bl	8000e68 <CRYP_Cmd>

  return status; 
}
 800173a:	4628      	mov	r0, r5
 800173c:	b00c      	add	sp, #48	; 0x30
 800173e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08001742 <CRYP_TDES_CBC>:
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001742:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001746:	b091      	sub	sp, #68	; 0x44
 8001748:	4604      	mov	r4, r0
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 800174a:	f04f 0a00 	mov.w	sl, #0
  uint32_t outputaddr = (uint32_t)Output;
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 800174e:	a801      	add	r0, sp, #4
  *          - SUCCESS: Operation done
  *          - ERROR: Operation failed
  */
ErrorStatus CRYP_TDES_CBC(uint8_t Mode, uint8_t Key[24], uint8_t InitVectors[8],
                          uint8_t *Input, uint32_t Ilength, uint8_t *Output)
{
 8001750:	460d      	mov	r5, r1
 8001752:	4616      	mov	r6, r2
 8001754:	4699      	mov	r9, r3
 8001756:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
 800175a:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
 800175e:	4698      	mov	r8, r3
  uint32_t outputaddr = (uint32_t)Output;
 8001760:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  uint32_t ivaddr     = (uint32_t)InitVectors;
  uint32_t i = 0;

  /* Crypto structures initialisation*/
  CRYP_KeyStructInit(&TDES_CRYP_KeyInitStructure);
 8001762:	f7ff fb5d 	bl	8000e20 <CRYP_KeyStructInit>

  /* Crypto Init for Encryption process */
  if(Mode == MODE_ENCRYPT) /* TDES encryption */
 8001766:	2c01      	cmp	r4, #1
 8001768:	d102      	bne.n	8001770 <CRYP_TDES_CBC+0x2e>
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Encrypt;
 800176a:	f8ad a034 	strh.w	sl, [sp, #52]	; 0x34
 800176e:	e002      	b.n	8001776 <CRYP_TDES_CBC+0x34>
  }
  else
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
 8001770:	2304      	movs	r3, #4
 8001772:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
  }
  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
 8001776:	2308      	movs	r3, #8
 8001778:	f8ad 3036 	strh.w	r3, [sp, #54]	; 0x36
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;

  CRYP_Init(&TDES_CRYP_InitStructure);
 800177c:	a80d      	add	r0, sp, #52	; 0x34
  else
  {
    TDES_CRYP_InitStructure.CRYP_AlgoDir = CRYP_AlgoDir_Decrypt;
  }
  TDES_CRYP_InitStructure.CRYP_AlgoMode = CRYP_AlgoMode_TDES_CBC;
  TDES_CRYP_InitStructure.CRYP_DataType = CRYP_DataType_8b;
 800177e:	2380      	movs	r3, #128	; 0x80
 8001780:	f8ad 3038 	strh.w	r3, [sp, #56]	; 0x38

  CRYP_Init(&TDES_CRYP_InitStructure);
 8001784:	f7ff fb03 	bl	8000d8e <CRYP_Init>
 8001788:	682b      	ldr	r3, [r5, #0]
 800178a:	ba1b      	rev	r3, r3

  /* Key Initialisation */
  TDES_CRYP_KeyInitStructure.CRYP_Key1Left = __REV(*(uint32_t*)(keyaddr));
 800178c:	9303      	str	r3, [sp, #12]
 800178e:	686b      	ldr	r3, [r5, #4]
 8001790:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key1Right= __REV(*(uint32_t*)(keyaddr));
 8001792:	9304      	str	r3, [sp, #16]
 8001794:	68ab      	ldr	r3, [r5, #8]
 8001796:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Left = __REV(*(uint32_t*)(keyaddr));
 8001798:	9305      	str	r3, [sp, #20]
 800179a:	68eb      	ldr	r3, [r5, #12]
 800179c:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
 800179e:	9306      	str	r3, [sp, #24]
 80017a0:	692b      	ldr	r3, [r5, #16]
 80017a2:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
 80017a4:	9307      	str	r3, [sp, #28]
 80017a6:	696b      	ldr	r3, [r5, #20]
 80017a8:	ba1b      	rev	r3, r3
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 80017aa:	a801      	add	r0, sp, #4
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key2Right= __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Left = __REV(*(uint32_t*)(keyaddr));
  keyaddr+=4;
  TDES_CRYP_KeyInitStructure.CRYP_Key3Right= __REV(*(uint32_t*)(keyaddr));
 80017ac:	9308      	str	r3, [sp, #32]
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);
 80017ae:	f7ff fb23 	bl	8000df8 <CRYP_KeyInit>
 80017b2:	6833      	ldr	r3, [r6, #0]
 80017b4:	ba1b      	rev	r3, r3

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
 80017b6:	9309      	str	r3, [sp, #36]	; 0x24
 80017b8:	6873      	ldr	r3, [r6, #4]
 80017ba:	ba1b      	rev	r3, r3
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 80017bc:	a809      	add	r0, sp, #36	; 0x24
  CRYP_KeyInit(& TDES_CRYP_KeyInitStructure);

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
 80017be:	930a      	str	r3, [sp, #40]	; 0x28
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80017c0:	2400      	movs	r4, #0

  /* Initialization Vectors */
  TDES_CRYP_IVInitStructure.CRYP_IV0Left = __REV(*(uint32_t*)(ivaddr));
  ivaddr+=4;
  TDES_CRYP_IVInitStructure.CRYP_IV0Right= __REV(*(uint32_t*)(ivaddr));
  CRYP_IVInit(&TDES_CRYP_IVInitStructure);
 80017c2:	f7ff fb37 	bl	8000e34 <CRYP_IVInit>

  /* Flush IN/OUT FIFO */
  CRYP_FIFOFlush();
 80017c6:	f7ff fb47 	bl	8000e58 <CRYP_FIFOFlush>

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);
 80017ca:	2001      	movs	r0, #1
 80017cc:	f7ff fb4c 	bl	8000e68 <CRYP_Cmd>
  CRYP_InitTypeDef TDES_CRYP_InitStructure;
  CRYP_KeyInitTypeDef TDES_CRYP_KeyInitStructure;
  CRYP_IVInitTypeDef TDES_CRYP_IVInitStructure;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 80017d0:	2501      	movs	r5, #1
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
    inputaddr+=4;

    /* Wait until the complete message has been processed */
    counter = 0;
 80017d2:	4626      	mov	r6, r4
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 80017d4:	e023      	b.n	800181e <CRYP_TDES_CBC+0xdc>
  {
    /* Write the Input block in the Input FIFO */
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017d6:	f859 0004 	ldr.w	r0, [r9, r4]
 80017da:	f7ff fb51 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
    CRYP_DataIn(*(uint32_t*)(inputaddr));
 80017de:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80017e2:	f7ff fb4d 	bl	8000e80 <CRYP_DataIn>
    inputaddr+=4;
 80017e6:	f108 0808 	add.w	r8, r8, #8

    /* Wait until the complete message has been processed */
    counter = 0;
 80017ea:	960f      	str	r6, [sp, #60]	; 0x3c
    do
    {
      busystatus = CRYP_GetFlagStatus(CRYP_FLAG_BUSY);
 80017ec:	2010      	movs	r0, #16
 80017ee:	f7ff fbe5 	bl	8000fbc <CRYP_GetFlagStatus>
      counter++;
 80017f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80017f4:	3301      	adds	r3, #1
 80017f6:	930f      	str	r3, [sp, #60]	; 0x3c
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));
 80017f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80017fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017fe:	d002      	beq.n	8001806 <CRYP_TDES_CBC+0xc4>
 8001800:	2800      	cmp	r0, #0
 8001802:	d1f3      	bne.n	80017ec <CRYP_TDES_CBC+0xaa>
 8001804:	e000      	b.n	8001808 <CRYP_TDES_CBC+0xc6>

    if (busystatus != RESET)
 8001806:	b940      	cbnz	r0, 800181a <CRYP_TDES_CBC+0xd8>
    }
    else
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001808:	f7ff fb40 	bl	8000e8c <CRYP_DataOut>
 800180c:	6038      	str	r0, [r7, #0]
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 800180e:	f7ff fb3d 	bl	8000e8c <CRYP_DataOut>
      outputaddr+=4;
 8001812:	2501      	movs	r5, #1
    {

      /* Read the Output block from the Output FIFO */
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
      outputaddr+=4;
      *(uint32_t*)(outputaddr) = CRYP_DataOut();
 8001814:	6078      	str	r0, [r7, #4]
      outputaddr+=4;
 8001816:	3708      	adds	r7, #8
 8001818:	e000      	b.n	800181c <CRYP_TDES_CBC+0xda>
      counter++;
    }while ((counter != TDESBUSY_TIMEOUT) && (busystatus != RESET));

    if (busystatus != RESET)
   {
       status = ERROR;
 800181a:	2500      	movs	r5, #0
  CRYP_FIFOFlush();

  /* Enable Crypto processor */
  CRYP_Cmd(ENABLE);

  for(i=0; ((i<Ilength) && (status != ERROR)); i+=8)
 800181c:	3408      	adds	r4, #8
 800181e:	455c      	cmp	r4, fp
 8001820:	d201      	bcs.n	8001826 <CRYP_TDES_CBC+0xe4>
 8001822:	2d00      	cmp	r5, #0
 8001824:	d1d7      	bne.n	80017d6 <CRYP_TDES_CBC+0x94>
      outputaddr+=4;
    }
  }

  /* Disable Crypto */
  CRYP_Cmd(DISABLE);
 8001826:	2000      	movs	r0, #0
 8001828:	f7ff fb1e 	bl	8000e68 <CRYP_Cmd>

  return status; 
}
 800182c:	4628      	mov	r0, r5
 800182e:	b011      	add	sp, #68	; 0x44
 8001830:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001834 <DAC_DeInit>:
  * @brief  Deinitializes the DAC peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void DAC_DeInit(void)
{
 8001834:	b508      	push	{r3, lr}
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
 8001836:	2101      	movs	r1, #1
 8001838:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800183c:	f001 ffda 	bl	80037f4 <RCC_APB1PeriphResetCmd>
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 8001840:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 8001844:	2100      	movs	r1, #0
}
 8001846:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void DAC_DeInit(void)
{
  /* Enable DAC reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, ENABLE);
  /* Release DAC from reset state */
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_DAC, DISABLE);
 800184a:	f001 bfd3 	b.w	80037f4 <RCC_APB1PeriphResetCmd>

0800184e <DAC_Init>:
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 800184e:	4b0a      	ldr	r3, [pc, #40]	; (8001878 <DAC_Init+0x2a>)
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 8001850:	b530      	push	{r4, r5, lr}

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8001852:	f640 72fe 	movw	r2, #4094	; 0xffe
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 8001856:	681c      	ldr	r4, [r3, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 8001858:	4082      	lsls	r2, r0
 800185a:	ea24 0202 	bic.w	r2, r4, r2
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 800185e:	e891 0030 	ldmia.w	r1, {r4, r5}
 8001862:	4325      	orrs	r5, r4
 8001864:	688c      	ldr	r4, [r1, #8]
 8001866:	4325      	orrs	r5, r4
 8001868:	68cc      	ldr	r4, [r1, #12]
 800186a:	ea45 0104 	orr.w	r1, r5, r4
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
             DAC_InitStruct->DAC_OutputBuffer);
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 800186e:	fa11 f000 	lsls.w	r0, r1, r0
 8001872:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 8001874:	6018      	str	r0, [r3, #0]
}
 8001876:	bd30      	pop	{r4, r5, pc}
 8001878:	40007400 	.word	0x40007400

0800187c <DAC_StructInit>:
  */
void DAC_StructInit(DAC_InitTypeDef* DAC_InitStruct)
{
/*--------------- Reset DAC init structure parameters values -----------------*/
  /* Initialize the DAC_Trigger member */
  DAC_InitStruct->DAC_Trigger = DAC_Trigger_None;
 800187c:	2300      	movs	r3, #0
 800187e:	6003      	str	r3, [r0, #0]
  /* Initialize the DAC_WaveGeneration member */
  DAC_InitStruct->DAC_WaveGeneration = DAC_WaveGeneration_None;
 8001880:	6043      	str	r3, [r0, #4]
  /* Initialize the DAC_LFSRUnmask_TriangleAmplitude member */
  DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude = DAC_LFSRUnmask_Bit0;
 8001882:	6083      	str	r3, [r0, #8]
  /* Initialize the DAC_OutputBuffer member */
  DAC_InitStruct->DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 8001884:	60c3      	str	r3, [r0, #12]
}
 8001886:	4770      	bx	lr

08001888 <DAC_Cmd>:
  *          This parameter can be: ENABLE or DISABLE.
  * @note   When the DAC channel is enabled the trigger source can no more be modified.
  * @retval None
  */
void DAC_Cmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001888:	4b06      	ldr	r3, [pc, #24]	; (80018a4 <DAC_Cmd+0x1c>)
 800188a:	2201      	movs	r2, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800188c:	b119      	cbz	r1, 8001896 <DAC_Cmd+0xe>
  {
    /* Enable the selected DAC channel */
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 800188e:	6819      	ldr	r1, [r3, #0]
 8001890:	4082      	lsls	r2, r0
 8001892:	430a      	orrs	r2, r1
 8001894:	e003      	b.n	800189e <DAC_Cmd+0x16>
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 8001896:	6819      	ldr	r1, [r3, #0]
 8001898:	4082      	lsls	r2, r0
 800189a:	ea21 0202 	bic.w	r2, r1, r2
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	4770      	bx	lr
 80018a2:	bf00      	nop
 80018a4:	40007400 	.word	0x40007400

080018a8 <DAC_SoftwareTriggerCmd>:
  * @param  NewState: new state of the selected DAC channel software trigger.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_SoftwareTriggerCmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <DAC_SoftwareTriggerCmd+0x1c>)
 80018aa:	0900      	lsrs	r0, r0, #4
 80018ac:	2201      	movs	r2, #1
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018ae:	b119      	cbz	r1, 80018b8 <DAC_SoftwareTriggerCmd+0x10>
  {
    /* Enable software trigger for the selected DAC channel */
    DAC->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4);
 80018b0:	6859      	ldr	r1, [r3, #4]
 80018b2:	4082      	lsls	r2, r0
 80018b4:	430a      	orrs	r2, r1
 80018b6:	e003      	b.n	80018c0 <DAC_SoftwareTriggerCmd+0x18>
  }
  else
  {
    /* Disable software trigger for the selected DAC channel */
    DAC->SWTRIGR &= ~((uint32_t)DAC_SWTRIGR_SWTRIG1 << (DAC_Channel >> 4));
 80018b8:	6859      	ldr	r1, [r3, #4]
 80018ba:	4082      	lsls	r2, r0
 80018bc:	ea21 0202 	bic.w	r2, r1, r2
 80018c0:	605a      	str	r2, [r3, #4]
 80018c2:	4770      	bx	lr
 80018c4:	40007400 	.word	0x40007400

080018c8 <DAC_DualSoftwareTriggerCmd>:
  * @param  NewState: new state of the DAC channels software triggers.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <DAC_DualSoftwareTriggerCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET;
 80018ca:	685a      	ldr	r2, [r3, #4]
void DAC_DualSoftwareTriggerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018cc:	b110      	cbz	r0, 80018d4 <DAC_DualSoftwareTriggerCmd+0xc>
  {
    /* Enable software trigger for both DAC channels */
    DAC->SWTRIGR |= DUAL_SWTRIG_SET;
 80018ce:	f042 0203 	orr.w	r2, r2, #3
 80018d2:	e001      	b.n	80018d8 <DAC_DualSoftwareTriggerCmd+0x10>
  }
  else
  {
    /* Disable software trigger for both DAC channels */
    DAC->SWTRIGR &= DUAL_SWTRIG_RESET;
 80018d4:	f022 0203 	bic.w	r2, r2, #3
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	4770      	bx	lr
 80018dc:	40007400 	.word	0x40007400

080018e0 <DAC_WaveGenerationCmd>:
  * @param  NewState: new state of the selected DAC channel wave generation.
  *          This parameter can be: ENABLE or DISABLE.  
  * @retval None
  */
void DAC_WaveGenerationCmd(uint32_t DAC_Channel, uint32_t DAC_Wave, FunctionalState NewState)
{
 80018e0:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <DAC_WaveGenerationCmd+0x18>)
 80018e2:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_WAVE(DAC_Wave)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80018e4:	b112      	cbz	r2, 80018ec <DAC_WaveGenerationCmd+0xc>
  {
    /* Enable the selected wave generation for the selected DAC channel */
    DAC->CR |= DAC_Wave << DAC_Channel;
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4311      	orrs	r1, r2
 80018ea:	e002      	b.n	80018f2 <DAC_WaveGenerationCmd+0x12>
  }
  else
  {
    /* Disable the selected wave generation for the selected DAC channel */
    DAC->CR &= ~(DAC_Wave << DAC_Channel);
 80018ec:	681a      	ldr	r2, [r3, #0]
 80018ee:	ea22 0101 	bic.w	r1, r2, r1
 80018f2:	6019      	str	r1, [r3, #0]
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	40007400 	.word	0x40007400

080018fc <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 80018fc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80018fe:	2300      	movs	r3, #0
 8001900:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8001902:	4b05      	ldr	r3, [pc, #20]	; (8001918 <DAC_SetChannel1Data+0x1c>)
 8001904:	9301      	str	r3, [sp, #4]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8001906:	9b01      	ldr	r3, [sp, #4]
 8001908:	3308      	adds	r3, #8
 800190a:	181b      	adds	r3, r3, r0
 800190c:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800190e:	9b01      	ldr	r3, [sp, #4]
 8001910:	6019      	str	r1, [r3, #0]
}
 8001912:	b002      	add	sp, #8
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	40007400 	.word	0x40007400

0800191c <DAC_SetChannel2Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel2Data(uint32_t DAC_Align, uint16_t Data)
{
 800191c:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 800191e:	2300      	movs	r3, #0
 8001920:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE;
 8001922:	4b05      	ldr	r3, [pc, #20]	; (8001938 <DAC_SetChannel2Data+0x1c>)
 8001924:	9301      	str	r3, [sp, #4]
  tmp += DHR12R2_OFFSET + DAC_Align;
 8001926:	9b01      	ldr	r3, [sp, #4]
 8001928:	3314      	adds	r3, #20
 800192a:	181b      	adds	r3, r3, r0
 800192c:	9301      	str	r3, [sp, #4]

  /* Set the DAC channel2 selected data holding register */
  *(__IO uint32_t *)tmp = Data;
 800192e:	9b01      	ldr	r3, [sp, #4]
 8001930:	6019      	str	r1, [r3, #0]
}
 8001932:	b002      	add	sp, #8
 8001934:	4770      	bx	lr
 8001936:	bf00      	nop
 8001938:	40007400 	.word	0x40007400

0800193c <DAC_SetDualChannelData>:
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data1));
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
 800193c:	2808      	cmp	r0, #8
  {
    data = ((uint32_t)Data2 << 16) | Data1;
  }
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;
 800193e:	4b04      	ldr	r3, [pc, #16]	; (8001950 <DAC_SetDualChannelData+0x14>)
  assert_param(IS_DAC_DATA(Data2));
  
  /* Calculate and set dual DAC data holding register value */
  if (DAC_Align == DAC_Align_8b_R)
  {
    data = ((uint32_t)Data2 << 8) | Data1; 
 8001940:	bf0c      	ite	eq
 8001942:	ea42 2101 	orreq.w	r1, r2, r1, lsl #8
  }
  else
  {
    data = ((uint32_t)Data2 << 16) | Data1;
 8001946:	ea42 4101 	orrne.w	r1, r2, r1, lsl #16
  
  tmp = (uint32_t)DAC_BASE;
  tmp += DHR12RD_OFFSET + DAC_Align;

  /* Set the dual DAC selected data holding register */
  *(__IO uint32_t *)tmp = data;
 800194a:	50c1      	str	r1, [r0, r3]
}
 800194c:	4770      	bx	lr
 800194e:	bf00      	nop
 8001950:	40007420 	.word	0x40007420

08001954 <DAC_GetDataOutputValue>:
  *            @arg DAC_Channel_1: DAC Channel1 selected
  *            @arg DAC_Channel_2: DAC Channel2 selected
  * @retval The selected DAC channel data output value.
  */
uint16_t DAC_GetDataOutputValue(uint32_t DAC_Channel)
{
 8001954:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8001956:	2300      	movs	r3, #0
 8001958:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  
  tmp = (uint32_t) DAC_BASE ;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <DAC_GetDataOutputValue+0x20>)
 800195c:	9301      	str	r3, [sp, #4]
  tmp += DOR_OFFSET + ((uint32_t)DAC_Channel >> 2);
 800195e:	9b01      	ldr	r3, [sp, #4]
 8001960:	332c      	adds	r3, #44	; 0x2c
 8001962:	eb03 0390 	add.w	r3, r3, r0, lsr #2
 8001966:	9301      	str	r3, [sp, #4]
  
  /* Returns the DAC channel data output register value */
  return (uint16_t) (*(__IO uint32_t*) tmp);
 8001968:	9b01      	ldr	r3, [sp, #4]
 800196a:	6818      	ldr	r0, [r3, #0]
}
 800196c:	b280      	uxth	r0, r0
 800196e:	b002      	add	sp, #8
 8001970:	4770      	bx	lr
 8001972:	bf00      	nop
 8001974:	40007400 	.word	0x40007400

08001978 <DAC_DMACmd>:
  * @note   The DAC channel2 is mapped on DMA1 Stream 6 channel7 which must be
  *          already configured.    
  * @retval None
  */
void DAC_DMACmd(uint32_t DAC_Channel, FunctionalState NewState)
{
 8001978:	4b06      	ldr	r3, [pc, #24]	; (8001994 <DAC_DMACmd+0x1c>)
 800197a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800197e:	b119      	cbz	r1, 8001988 <DAC_DMACmd+0x10>
  {
    /* Enable the selected DAC channel DMA request */
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 8001980:	6819      	ldr	r1, [r3, #0]
 8001982:	4082      	lsls	r2, r0
 8001984:	430a      	orrs	r2, r1
 8001986:	e003      	b.n	8001990 <DAC_DMACmd+0x18>
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 8001988:	6819      	ldr	r1, [r3, #0]
 800198a:	4082      	lsls	r2, r0
 800198c:	ea21 0202 	bic.w	r2, r1, r2
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	4770      	bx	lr
 8001994:	40007400 	.word	0x40007400

08001998 <DAC_ITConfig>:
  * @param  NewState: new state of the specified DAC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */ 
void DAC_ITConfig(uint32_t DAC_Channel, uint32_t DAC_IT, FunctionalState NewState)  
{
 8001998:	4b05      	ldr	r3, [pc, #20]	; (80019b0 <DAC_ITConfig+0x18>)
 800199a:	4081      	lsls	r1, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_DAC_IT(DAC_IT)); 

  if (NewState != DISABLE)
 800199c:	b112      	cbz	r2, 80019a4 <DAC_ITConfig+0xc>
  {
    /* Enable the selected DAC interrupts */
    DAC->CR |=  (DAC_IT << DAC_Channel);
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	4311      	orrs	r1, r2
 80019a2:	e002      	b.n	80019aa <DAC_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected DAC interrupts */
    DAC->CR &= (~(uint32_t)(DAC_IT << DAC_Channel));
 80019a4:	681a      	ldr	r2, [r3, #0]
 80019a6:	ea22 0101 	bic.w	r1, r2, r1
 80019aa:	6019      	str	r1, [r3, #0]
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40007400 	.word	0x40007400

080019b4 <DAC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_FLAG(DAC_FLAG));

  /* Check the status of the specified DAC flag */
  if ((DAC->SR & (DAC_FLAG << DAC_Channel)) != (uint8_t)RESET)
 80019b4:	4b03      	ldr	r3, [pc, #12]	; (80019c4 <DAC_GetFlagStatus+0x10>)
 80019b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b8:	4081      	lsls	r1, r0
  {
    /* DAC_FLAG is set */
    bitstatus = SET;
 80019ba:	4219      	tst	r1, r3
    /* DAC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the DAC_FLAG status */
  return  bitstatus;
}
 80019bc:	bf0c      	ite	eq
 80019be:	2000      	moveq	r0, #0
 80019c0:	2001      	movne	r0, #1
 80019c2:	4770      	bx	lr
 80019c4:	40007400 	.word	0x40007400

080019c8 <DAC_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_FLAG(DAC_FLAG));

  /* Clear the selected DAC flags */
  DAC->SR = (DAC_FLAG << DAC_Channel);
 80019c8:	4b01      	ldr	r3, [pc, #4]	; (80019d0 <DAC_ClearFlag+0x8>)
 80019ca:	4081      	lsls	r1, r0
 80019cc:	6359      	str	r1, [r3, #52]	; 0x34
}
 80019ce:	4770      	bx	lr
 80019d0:	40007400 	.word	0x40007400

080019d4 <DAC_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_IT(DAC_IT));

  /* Get the DAC_IT enable bit status */
  enablestatus = (DAC->CR & (DAC_IT << DAC_Channel)) ;
 80019d4:	4b05      	ldr	r3, [pc, #20]	; (80019ec <DAC_GetITStatus+0x18>)
 80019d6:	4081      	lsls	r1, r0
 80019d8:	681a      	ldr	r2, [r3, #0]
  
  /* Check the status of the specified DAC interrupt */
  if (((DAC->SR & (DAC_IT << DAC_Channel)) != (uint32_t)RESET) && enablestatus)
 80019da:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80019dc:	4008      	ands	r0, r1
 80019de:	d003      	beq.n	80019e8 <DAC_GetITStatus+0x14>
  {
    /* DAC_IT is set */
    bitstatus = SET;
 80019e0:	4211      	tst	r1, r2
 80019e2:	bf0c      	ite	eq
 80019e4:	2000      	moveq	r0, #0
 80019e6:	2001      	movne	r0, #1
    /* DAC_IT is reset */
    bitstatus = RESET;
  }
  /* Return the DAC_IT status */
  return  bitstatus;
}
 80019e8:	4770      	bx	lr
 80019ea:	bf00      	nop
 80019ec:	40007400 	.word	0x40007400

080019f0 <DAC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_DAC_IT(DAC_IT)); 

  /* Clear the selected DAC interrupt pending bits */
  DAC->SR = (DAC_IT << DAC_Channel);
 80019f0:	4b01      	ldr	r3, [pc, #4]	; (80019f8 <DAC_ClearITPendingBit+0x8>)
 80019f2:	4081      	lsls	r1, r0
 80019f4:	6359      	str	r1, [r3, #52]	; 0x34
}
 80019f6:	4770      	bx	lr
 80019f8:	40007400 	.word	0x40007400

080019fc <DBGMCU_GetREVID>:
  * @param  None
  * @retval Device revision identifier
  */
uint32_t DBGMCU_GetREVID(void)
{
   return(DBGMCU->IDCODE >> 16);
 80019fc:	4b01      	ldr	r3, [pc, #4]	; (8001a04 <DBGMCU_GetREVID+0x8>)
 80019fe:	6818      	ldr	r0, [r3, #0]
}
 8001a00:	0c00      	lsrs	r0, r0, #16
 8001a02:	4770      	bx	lr
 8001a04:	e0042000 	.word	0xe0042000

08001a08 <DBGMCU_GetDEVID>:
  * @param  None
  * @retval Device identifier
  */
uint32_t DBGMCU_GetDEVID(void)
{
   return(DBGMCU->IDCODE & IDCODE_DEVID_MASK);
 8001a08:	4b02      	ldr	r3, [pc, #8]	; (8001a14 <DBGMCU_GetDEVID+0xc>)
 8001a0a:	6818      	ldr	r0, [r3, #0]
 8001a0c:	0500      	lsls	r0, r0, #20
}
 8001a0e:	0d00      	lsrs	r0, r0, #20
 8001a10:	4770      	bx	lr
 8001a12:	bf00      	nop
 8001a14:	e0042000 	.word	0xe0042000

08001a18 <DBGMCU_Config>:
  * @param  NewState: new state of the specified low power mode in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <DBGMCU_Config+0x14>)
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8001a1a:	685a      	ldr	r2, [r3, #4]
void DBGMCU_Config(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001a1c:	b109      	cbz	r1, 8001a22 <DBGMCU_Config+0xa>
  {
    DBGMCU->CR |= DBGMCU_Periph;
 8001a1e:	4310      	orrs	r0, r2
 8001a20:	e001      	b.n	8001a26 <DBGMCU_Config+0xe>
  }
  else
  {
    DBGMCU->CR &= ~DBGMCU_Periph;
 8001a22:	ea22 0000 	bic.w	r0, r2, r0
 8001a26:	6058      	str	r0, [r3, #4]
 8001a28:	4770      	bx	lr
 8001a2a:	bf00      	nop
 8001a2c:	e0042000 	.word	0xe0042000

08001a30 <DBGMCU_APB1PeriphConfig>:
  *     @arg DBGMCU_CAN1_STOP: Debug CAN2 stopped when Core is halted        
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_APB1PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001a30:	4b04      	ldr	r3, [pc, #16]	; (8001a44 <DBGMCU_APB1PeriphConfig+0x14>)
  assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->APB1FZ |= DBGMCU_Periph;
 8001a32:	689a      	ldr	r2, [r3, #8]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_APB1PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a34:	b109      	cbz	r1, 8001a3a <DBGMCU_APB1PeriphConfig+0xa>
  {
    DBGMCU->APB1FZ |= DBGMCU_Periph;
 8001a36:	4310      	orrs	r0, r2
 8001a38:	e001      	b.n	8001a3e <DBGMCU_APB1PeriphConfig+0xe>
  }
  else
  {
    DBGMCU->APB1FZ &= ~DBGMCU_Periph;
 8001a3a:	ea22 0000 	bic.w	r0, r2, r0
 8001a3e:	6098      	str	r0, [r3, #8]
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e0042000 	.word	0xe0042000

08001a48 <DBGMCU_APB2PeriphConfig>:
  * @param  NewState: new state of the specified peripheral in Debug mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DBGMCU_APB2PeriphConfig(uint32_t DBGMCU_Periph, FunctionalState NewState)
{
 8001a48:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <DBGMCU_APB2PeriphConfig+0x14>)
  assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    DBGMCU->APB2FZ |= DBGMCU_Periph;
 8001a4a:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_DBGMCU_APB2PERIPH(DBGMCU_Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001a4c:	b109      	cbz	r1, 8001a52 <DBGMCU_APB2PeriphConfig+0xa>
  {
    DBGMCU->APB2FZ |= DBGMCU_Periph;
 8001a4e:	4310      	orrs	r0, r2
 8001a50:	e001      	b.n	8001a56 <DBGMCU_APB2PeriphConfig+0xe>
  }
  else
  {
    DBGMCU->APB2FZ &= ~DBGMCU_Periph;
 8001a52:	ea22 0000 	bic.w	r0, r2, r0
 8001a56:	60d8      	str	r0, [r3, #12]
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	e0042000 	.word	0xe0042000

08001a60 <DCMI_DeInit>:
  * @param  None
  * @retval None
  */
void DCMI_DeInit(void)
{
  DCMI->CR = 0x0;
 8001a60:	4b05      	ldr	r3, [pc, #20]	; (8001a78 <DCMI_DeInit+0x18>)
 8001a62:	2200      	movs	r2, #0
  DCMI->IER = 0x0;
  DCMI->ICR = 0x1F;
 8001a64:	211f      	movs	r1, #31
  * @param  None
  * @retval None
  */
void DCMI_DeInit(void)
{
  DCMI->CR = 0x0;
 8001a66:	601a      	str	r2, [r3, #0]
  DCMI->IER = 0x0;
 8001a68:	60da      	str	r2, [r3, #12]
  DCMI->ICR = 0x1F;
 8001a6a:	6159      	str	r1, [r3, #20]
  DCMI->ESCR = 0x0;
 8001a6c:	619a      	str	r2, [r3, #24]
  DCMI->ESUR = 0x0;
 8001a6e:	61da      	str	r2, [r3, #28]
  DCMI->CWSTRTR = 0x0;
 8001a70:	621a      	str	r2, [r3, #32]
  DCMI->CWSIZER = 0x0;
 8001a72:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	50050000 	.word	0x50050000

08001a7c <DCMI_Init>:
  assert_param(IS_DCMI_CAPTURE_RATE(DCMI_InitStruct->DCMI_CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(DCMI_InitStruct->DCMI_ExtendedDataMode));

  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
 8001a7c:	4b0e      	ldr	r3, [pc, #56]	; (8001ab8 <DCMI_Init+0x3c>)
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a84:	f022 0201 	bic.w	r2, r2, #1
  * @param  DCMI_InitStruct: pointer to a DCMI_InitTypeDef structure that contains 
  *         the configuration information for the DCMI.
  * @retval None
  */
void DCMI_Init(DCMI_InitTypeDef* DCMI_InitStruct)
{
 8001a88:	b510      	push	{r4, lr}
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001a8a:	8844      	ldrh	r4, [r0, #2]
  assert_param(IS_DCMI_CAPTURE_RATE(DCMI_InitStruct->DCMI_CaptureRate));
  assert_param(IS_DCMI_EXTENDED_DATA(DCMI_InitStruct->DCMI_ExtendedDataMode));

  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
 8001a8c:	601a      	str	r2, [r3, #0]
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001a8e:	8802      	ldrh	r2, [r0, #0]
  /* The DCMI configuration registers should be programmed correctly before 
  enabling the CR_ENABLE Bit and the CR_CAPTURE Bit */
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
 8001a90:	6819      	ldr	r1, [r3, #0]
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001a92:	4322      	orrs	r2, r4
 8001a94:	8884      	ldrh	r4, [r0, #4]
 8001a96:	4322      	orrs	r2, r4
 8001a98:	88c4      	ldrh	r4, [r0, #6]
 8001a9a:	4322      	orrs	r2, r4
 8001a9c:	8904      	ldrh	r4, [r0, #8]
 8001a9e:	4322      	orrs	r2, r4
 8001aa0:	8944      	ldrh	r4, [r0, #10]
 8001aa2:	8980      	ldrh	r0, [r0, #12]
 8001aa4:	4322      	orrs	r2, r4
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
  
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
 8001aa6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001aaa:	4302      	orrs	r2, r0
  DCMI->CR &= ~(DCMI_CR_ENABLE | DCMI_CR_CAPTURE);
   
  /* Reset the old DCMI configuration */
  temp = DCMI->CR;
  
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
 8001aac:	f021 0102 	bic.w	r1, r1, #2
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
                     DCMI_InitStruct->DCMI_SynchroMode |
                     DCMI_InitStruct->DCMI_PCKPolarity |
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
 8001ab0:	b292      	uxth	r2, r2
  temp &= ~((uint32_t)DCMI_CR_CM     | DCMI_CR_ESS   | DCMI_CR_PCKPOL |
                      DCMI_CR_HSPOL  | DCMI_CR_VSPOL | DCMI_CR_FCRC_0 | 
                      DCMI_CR_FCRC_1 | DCMI_CR_EDM_0 | DCMI_CR_EDM_1); 
                  
  /* Sets the new configuration of the DCMI peripheral */
  temp |= ((uint32_t)DCMI_InitStruct->DCMI_CaptureMode |
 8001ab2:	430a      	orrs	r2, r1
                     DCMI_InitStruct->DCMI_VSPolarity |
                     DCMI_InitStruct->DCMI_HSPolarity |
                     DCMI_InitStruct->DCMI_CaptureRate |
                     DCMI_InitStruct->DCMI_ExtendedDataMode);

  DCMI->CR = temp;                              
 8001ab4:	601a      	str	r2, [r3, #0]
}
 8001ab6:	bd10      	pop	{r4, pc}
 8001ab8:	50050000 	.word	0x50050000

08001abc <DCMI_StructInit>:
  * @retval None
  */
void DCMI_StructInit(DCMI_InitTypeDef* DCMI_InitStruct)
{
  /* Set the default configuration */
  DCMI_InitStruct->DCMI_CaptureMode = DCMI_CaptureMode_Continuous;
 8001abc:	2300      	movs	r3, #0
 8001abe:	8003      	strh	r3, [r0, #0]
  DCMI_InitStruct->DCMI_SynchroMode = DCMI_SynchroMode_Hardware;
 8001ac0:	8043      	strh	r3, [r0, #2]
  DCMI_InitStruct->DCMI_PCKPolarity = DCMI_PCKPolarity_Falling;
 8001ac2:	8083      	strh	r3, [r0, #4]
  DCMI_InitStruct->DCMI_VSPolarity = DCMI_VSPolarity_Low;
 8001ac4:	80c3      	strh	r3, [r0, #6]
  DCMI_InitStruct->DCMI_HSPolarity = DCMI_HSPolarity_Low;
 8001ac6:	8103      	strh	r3, [r0, #8]
  DCMI_InitStruct->DCMI_CaptureRate = DCMI_CaptureRate_All_Frame;
 8001ac8:	8143      	strh	r3, [r0, #10]
  DCMI_InitStruct->DCMI_ExtendedDataMode = DCMI_ExtendedDataMode_8b;
 8001aca:	8183      	strh	r3, [r0, #12]
}
 8001acc:	4770      	bx	lr

08001ace <DCMI_CROPConfig>:
  * @retval None
  */
void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)
{  
  /* Sets the CROP window coordinates */
  DCMI->CWSTRTR = (uint32_t)((uint32_t)DCMI_CROPInitStruct->DCMI_HorizontalOffsetCount |
 8001ace:	8843      	ldrh	r3, [r0, #2]
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalStartLine << 16));
 8001ad0:	8802      	ldrh	r2, [r0, #0]

  /* Sets the CROP window size */
  DCMI->CWSIZER = (uint32_t)(DCMI_CROPInitStruct->DCMI_CaptureCount |
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalLineCount << 16));
 8001ad2:	8881      	ldrh	r1, [r0, #4]
  * @retval None
  */
void DCMI_CROPConfig(DCMI_CROPInitTypeDef* DCMI_CROPInitStruct)
{  
  /* Sets the CROP window coordinates */
  DCMI->CWSTRTR = (uint32_t)((uint32_t)DCMI_CROPInitStruct->DCMI_HorizontalOffsetCount |
 8001ad4:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8001ad8:	4b03      	ldr	r3, [pc, #12]	; (8001ae8 <DCMI_CROPConfig+0x1a>)
 8001ada:	621a      	str	r2, [r3, #32]
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalStartLine << 16));

  /* Sets the CROP window size */
  DCMI->CWSIZER = (uint32_t)(DCMI_CROPInitStruct->DCMI_CaptureCount |
 8001adc:	88c2      	ldrh	r2, [r0, #6]
 8001ade:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001ae2:	625a      	str	r2, [r3, #36]	; 0x24
                  ((uint32_t)DCMI_CROPInitStruct->DCMI_VerticalLineCount << 16));
}
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	50050000 	.word	0x50050000

08001aec <DCMI_CROPCmd>:
  * @param  NewState: new state of the DCMI Crop feature. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_CROPCmd(FunctionalState NewState)
{
 8001aec:	4b04      	ldr	r3, [pc, #16]	; (8001b00 <DCMI_CROPCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the DCMI Crop feature */
    DCMI->CR |= (uint32_t)DCMI_CR_CROP;
 8001aee:	681a      	ldr	r2, [r3, #0]
void DCMI_CROPCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001af0:	b110      	cbz	r0, 8001af8 <DCMI_CROPCmd+0xc>
  {
    /* Enable the DCMI Crop feature */
    DCMI->CR |= (uint32_t)DCMI_CR_CROP;
 8001af2:	f042 0204 	orr.w	r2, r2, #4
 8001af6:	e001      	b.n	8001afc <DCMI_CROPCmd+0x10>
  }
  else
  {
    /* Disable the DCMI Crop feature */
    DCMI->CR &= ~(uint32_t)DCMI_CR_CROP;
 8001af8:	f022 0204 	bic.w	r2, r2, #4
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	4770      	bx	lr
 8001b00:	50050000 	.word	0x50050000

08001b04 <DCMI_SetEmbeddedSynchroCodes>:
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
 8001b04:	7882      	ldrb	r2, [r0, #2]
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
 8001b06:	7843      	ldrb	r3, [r0, #1]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
 8001b08:	0412      	lsls	r2, r2, #16
  *         contains the embedded synchronization codes for the DCMI peripheral.
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
 8001b0a:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001b0e:	7803      	ldrb	r3, [r0, #0]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
 8001b10:	431a      	orrs	r2, r3
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_FrameEndCode << 24));
 8001b12:	78c3      	ldrb	r3, [r0, #3]
  *         contains the embedded synchronization codes for the DCMI peripheral.
  * @retval None
  */
void DCMI_SetEmbeddedSynchroCodes(DCMI_CodesInitTypeDef* DCMI_CodesInitStruct)
{
  DCMI->ESCR = (uint32_t)(DCMI_CodesInitStruct->DCMI_FrameStartCode |
 8001b14:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 8001b18:	4b01      	ldr	r3, [pc, #4]	; (8001b20 <DCMI_SetEmbeddedSynchroCodes+0x1c>)
 8001b1a:	619a      	str	r2, [r3, #24]
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineStartCode << 8)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_LineEndCode << 16)|
                          ((uint32_t)DCMI_CodesInitStruct->DCMI_FrameEndCode << 24));
}
 8001b1c:	4770      	bx	lr
 8001b1e:	bf00      	nop
 8001b20:	50050000 	.word	0x50050000

08001b24 <DCMI_JPEGCmd>:
  * @param  NewState: new state of the DCMI JPEG format. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_JPEGCmd(FunctionalState NewState)
{
 8001b24:	4b04      	ldr	r3, [pc, #16]	; (8001b38 <DCMI_JPEGCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 
  if (NewState != DISABLE)
  {
    /* Enable the DCMI JPEG format */
    DCMI->CR |= (uint32_t)DCMI_CR_JPEG;
 8001b26:	681a      	ldr	r2, [r3, #0]
void DCMI_JPEGCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
 
  if (NewState != DISABLE)
 8001b28:	b110      	cbz	r0, 8001b30 <DCMI_JPEGCmd+0xc>
  {
    /* Enable the DCMI JPEG format */
    DCMI->CR |= (uint32_t)DCMI_CR_JPEG;
 8001b2a:	f042 0208 	orr.w	r2, r2, #8
 8001b2e:	e001      	b.n	8001b34 <DCMI_JPEGCmd+0x10>
  }
  else
  {
    /* Disable the DCMI JPEG format */
    DCMI->CR &= ~(uint32_t)DCMI_CR_JPEG;
 8001b30:	f022 0208 	bic.w	r2, r2, #8
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	4770      	bx	lr
 8001b38:	50050000 	.word	0x50050000

08001b3c <DCMI_Cmd>:
  * @param  NewState: new state of the DCMI interface. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_Cmd(FunctionalState NewState)
{
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <DCMI_Cmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DCMI by setting ENABLE bit */
    DCMI->CR |= (uint32_t)DCMI_CR_ENABLE;
 8001b3e:	681a      	ldr	r2, [r3, #0]
void DCMI_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b40:	b110      	cbz	r0, 8001b48 <DCMI_Cmd+0xc>
  {
    /* Enable the DCMI by setting ENABLE bit */
    DCMI->CR |= (uint32_t)DCMI_CR_ENABLE;
 8001b42:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001b46:	e001      	b.n	8001b4c <DCMI_Cmd+0x10>
  }
  else
  {
    /* Disable the DCMI by clearing ENABLE bit */
    DCMI->CR &= ~(uint32_t)DCMI_CR_ENABLE;
 8001b48:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	4770      	bx	lr
 8001b50:	50050000 	.word	0x50050000

08001b54 <DCMI_CaptureCmd>:
  * @param  NewState: new state of the DCMI capture. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_CaptureCmd(FunctionalState NewState)
{
 8001b54:	4b04      	ldr	r3, [pc, #16]	; (8001b68 <DCMI_CaptureCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the DCMI Capture */
    DCMI->CR |= (uint32_t)DCMI_CR_CAPTURE;
 8001b56:	681a      	ldr	r2, [r3, #0]
void DCMI_CaptureCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8001b58:	b110      	cbz	r0, 8001b60 <DCMI_CaptureCmd+0xc>
  {
    /* Enable the DCMI Capture */
    DCMI->CR |= (uint32_t)DCMI_CR_CAPTURE;
 8001b5a:	f042 0201 	orr.w	r2, r2, #1
 8001b5e:	e001      	b.n	8001b64 <DCMI_CaptureCmd+0x10>
  }
  else
  {
    /* Disable the DCMI Capture */
    DCMI->CR &= ~(uint32_t)DCMI_CR_CAPTURE;
 8001b60:	f022 0201 	bic.w	r2, r2, #1
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	4770      	bx	lr
 8001b68:	50050000 	.word	0x50050000

08001b6c <DCMI_ReadData>:
  * @param  None 
  * @retval Data register value
  */
uint32_t DCMI_ReadData(void)
{
  return DCMI->DR;
 8001b6c:	4b01      	ldr	r3, [pc, #4]	; (8001b74 <DCMI_ReadData+0x8>)
 8001b6e:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
 8001b70:	4770      	bx	lr
 8001b72:	bf00      	nop
 8001b74:	50050000 	.word	0x50050000

08001b78 <DCMI_ITConfig>:
  * @param  NewState: new state of the specified DCMI interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void DCMI_ITConfig(uint16_t DCMI_IT, FunctionalState NewState)
{
 8001b78:	4b04      	ldr	r3, [pc, #16]	; (8001b8c <DCMI_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    DCMI->IER |= DCMI_IT;
 8001b7a:	68da      	ldr	r2, [r3, #12]
{
  /* Check the parameters */
  assert_param(IS_DCMI_CONFIG_IT(DCMI_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8001b7c:	b109      	cbz	r1, 8001b82 <DCMI_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    DCMI->IER |= DCMI_IT;
 8001b7e:	4310      	orrs	r0, r2
 8001b80:	e002      	b.n	8001b88 <DCMI_ITConfig+0x10>
  }
  else
  {
    /* Disable the Interrupt sources */
    DCMI->IER &= (uint16_t)(~DCMI_IT);
 8001b82:	43c0      	mvns	r0, r0
 8001b84:	b280      	uxth	r0, r0
 8001b86:	4010      	ands	r0, r2
 8001b88:	60d8      	str	r0, [r3, #12]
 8001b8a:	4770      	bx	lr
 8001b8c:	50050000 	.word	0x50050000

08001b90 <DCMI_GetFlagStatus>:
  assert_param(IS_DCMI_GET_FLAG(DCMI_FLAG));
  
  /* Get the DCMI register index */
  dcmireg = (((uint16_t)DCMI_FLAG) >> 12);
  
  if (dcmireg == 0x00) /* The FLAG is in RISR register */
 8001b90:	0b02      	lsrs	r2, r0, #12
 8001b92:	4b06      	ldr	r3, [pc, #24]	; (8001bac <DCMI_GetFlagStatus+0x1c>)
 8001b94:	d101      	bne.n	8001b9a <DCMI_GetFlagStatus+0xa>
  {
    tempreg= DCMI->RISR;
 8001b96:	689b      	ldr	r3, [r3, #8]
 8001b98:	e003      	b.n	8001ba2 <DCMI_GetFlagStatus+0x12>
  }
  else if (dcmireg == 0x02) /* The FLAG is in SR register */
 8001b9a:	2a02      	cmp	r2, #2
  {
    tempreg = DCMI->SR;
 8001b9c:	bf0c      	ite	eq
 8001b9e:	685b      	ldreq	r3, [r3, #4]
  }
  else /* The FLAG is in MISR register */
  {
    tempreg = DCMI->MISR;
 8001ba0:	691b      	ldrne	r3, [r3, #16]
  }
  
  if ((tempreg & DCMI_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 8001ba2:	4203      	tst	r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the DCMI_FLAG status */
  return  bitstatus;
}
 8001ba4:	bf0c      	ite	eq
 8001ba6:	2000      	moveq	r0, #0
 8001ba8:	2001      	movne	r0, #1
 8001baa:	4770      	bx	lr
 8001bac:	50050000 	.word	0x50050000

08001bb0 <DCMI_ClearFlag>:
  assert_param(IS_DCMI_CLEAR_FLAG(DCMI_FLAG));
  
  /* Clear the flag by writing in the ICR register 1 in the corresponding 
  Flag position*/
  
  DCMI->ICR = DCMI_FLAG;
 8001bb0:	4b01      	ldr	r3, [pc, #4]	; (8001bb8 <DCMI_ClearFlag+0x8>)
 8001bb2:	6158      	str	r0, [r3, #20]
}
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	50050000 	.word	0x50050000

08001bbc <DCMI_GetITStatus>:
  uint32_t itstatus = 0;
  
  /* Check the parameters */
  assert_param(IS_DCMI_GET_IT(DCMI_IT));
  
  itstatus = DCMI->MISR & DCMI_IT; /* Only masked interrupts are checked */
 8001bbc:	4b03      	ldr	r3, [pc, #12]	; (8001bcc <DCMI_GetITStatus+0x10>)
 8001bbe:	691b      	ldr	r3, [r3, #16]
  
  if ((itstatus != (uint16_t)RESET))
  {
    bitstatus = SET;
 8001bc0:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001bc2:	bf0c      	ite	eq
 8001bc4:	2000      	moveq	r0, #0
 8001bc6:	2001      	movne	r0, #1
 8001bc8:	4770      	bx	lr
 8001bca:	bf00      	nop
 8001bcc:	50050000 	.word	0x50050000

08001bd0 <DCMI_ClearITPendingBit>:
void DCMI_ClearITPendingBit(uint16_t DCMI_IT)
{
  /* Clear the interrupt pending Bit by writing in the ICR register 1 in the 
  corresponding pending Bit position*/
  
  DCMI->ICR = DCMI_IT;
 8001bd0:	4b01      	ldr	r3, [pc, #4]	; (8001bd8 <DCMI_ClearITPendingBit+0x8>)
 8001bd2:	6158      	str	r0, [r3, #20]
}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	50050000 	.word	0x50050000

08001bdc <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8001bdc:	6803      	ldr	r3, [r0, #0]
 8001bde:	f023 0301 	bic.w	r3, r3, #1
 8001be2:	6003      	str	r3, [r0, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 8001be4:	2300      	movs	r3, #0
 8001be6:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8001be8:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8001bea:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8001bec:	60c3      	str	r3, [r0, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8001bee:	6103      	str	r3, [r0, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8001bf0:	2321      	movs	r3, #33	; 0x21
 8001bf2:	6143      	str	r3, [r0, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 8001bf4:	4b2c      	ldr	r3, [pc, #176]	; (8001ca8 <DMA_DeInit+0xcc>)
 8001bf6:	4298      	cmp	r0, r3
 8001bf8:	d01c      	beq.n	8001c34 <DMA_DeInit+0x58>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8001bfa:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <DMA_DeInit+0xd0>)
 8001bfc:	4298      	cmp	r0, r3
 8001bfe:	d020      	beq.n	8001c42 <DMA_DeInit+0x66>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8001c00:	4b2b      	ldr	r3, [pc, #172]	; (8001cb0 <DMA_DeInit+0xd4>)
 8001c02:	4298      	cmp	r0, r3
 8001c04:	d025      	beq.n	8001c52 <DMA_DeInit+0x76>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 8001c06:	4b2b      	ldr	r3, [pc, #172]	; (8001cb4 <DMA_DeInit+0xd8>)
 8001c08:	4298      	cmp	r0, r3
 8001c0a:	d02a      	beq.n	8001c62 <DMA_DeInit+0x86>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8001c0c:	4b2a      	ldr	r3, [pc, #168]	; (8001cb8 <DMA_DeInit+0xdc>)
 8001c0e:	4298      	cmp	r0, r3
 8001c10:	d02f      	beq.n	8001c72 <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 8001c12:	4b2a      	ldr	r3, [pc, #168]	; (8001cbc <DMA_DeInit+0xe0>)
 8001c14:	4298      	cmp	r0, r3
 8001c16:	d033      	beq.n	8001c80 <DMA_DeInit+0xa4>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8001c18:	4b29      	ldr	r3, [pc, #164]	; (8001cc0 <DMA_DeInit+0xe4>)
 8001c1a:	4298      	cmp	r0, r3
 8001c1c:	d037      	beq.n	8001c8e <DMA_DeInit+0xb2>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8001c1e:	4b29      	ldr	r3, [pc, #164]	; (8001cc4 <DMA_DeInit+0xe8>)
 8001c20:	4298      	cmp	r0, r3
 8001c22:	d104      	bne.n	8001c2e <DMA_DeInit+0x52>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 8001c24:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8001c28:	f843 2cac 	str.w	r2, [r3, #-172]
 8001c2c:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 8001c2e:	4b26      	ldr	r3, [pc, #152]	; (8001cc8 <DMA_DeInit+0xec>)
 8001c30:	4298      	cmp	r0, r3
 8001c32:	d103      	bne.n	8001c3c <DMA_DeInit+0x60>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 8001c34:	223d      	movs	r2, #61	; 0x3d
 8001c36:	f843 2c08 	str.w	r2, [r3, #-8]
 8001c3a:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8001c3c:	4b23      	ldr	r3, [pc, #140]	; (8001ccc <DMA_DeInit+0xf0>)
 8001c3e:	4298      	cmp	r0, r3
 8001c40:	d104      	bne.n	8001c4c <DMA_DeInit+0x70>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 8001c42:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 8001c46:	f843 2c20 	str.w	r2, [r3, #-32]
 8001c4a:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8001c4c:	4b20      	ldr	r3, [pc, #128]	; (8001cd0 <DMA_DeInit+0xf4>)
 8001c4e:	4298      	cmp	r0, r3
 8001c50:	d104      	bne.n	8001c5c <DMA_DeInit+0x80>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 8001c52:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 8001c56:	f843 2c38 	str.w	r2, [r3, #-56]
 8001c5a:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 8001c5c:	4b1d      	ldr	r3, [pc, #116]	; (8001cd4 <DMA_DeInit+0xf8>)
 8001c5e:	4298      	cmp	r0, r3
 8001c60:	d104      	bne.n	8001c6c <DMA_DeInit+0x90>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8001c62:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8001c66:	f843 2c50 	str.w	r2, [r3, #-80]
 8001c6a:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8001c6c:	4b1a      	ldr	r3, [pc, #104]	; (8001cd8 <DMA_DeInit+0xfc>)
 8001c6e:	4298      	cmp	r0, r3
 8001c70:	d103      	bne.n	8001c7a <DMA_DeInit+0x9e>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 8001c72:	4a1a      	ldr	r2, [pc, #104]	; (8001cdc <DMA_DeInit+0x100>)
 8001c74:	f843 2c64 	str.w	r2, [r3, #-100]
 8001c78:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 8001c7a:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <DMA_DeInit+0x104>)
 8001c7c:	4298      	cmp	r0, r3
 8001c7e:	d103      	bne.n	8001c88 <DMA_DeInit+0xac>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8001c80:	4a18      	ldr	r2, [pc, #96]	; (8001ce4 <DMA_DeInit+0x108>)
 8001c82:	f843 2c7c 	str.w	r2, [r3, #-124]
 8001c86:	4770      	bx	lr
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8001c88:	4b17      	ldr	r3, [pc, #92]	; (8001ce8 <DMA_DeInit+0x10c>)
 8001c8a:	4298      	cmp	r0, r3
 8001c8c:	d103      	bne.n	8001c96 <DMA_DeInit+0xba>
  {
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 8001c8e:	4a17      	ldr	r2, [pc, #92]	; (8001cec <DMA_DeInit+0x110>)
 8001c90:	f843 2c94 	str.w	r2, [r3, #-148]
 8001c94:	4770      	bx	lr
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8001c96:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <DMA_DeInit+0x114>)
 8001c98:	4298      	cmp	r0, r3
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8001c9a:	bf04      	itt	eq
 8001c9c:	f04f 523d 	moveq.w	r2, #792723456	; 0x2f400000
 8001ca0:	f843 2cac 	streq.w	r2, [r3, #-172]
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	40026010 	.word	0x40026010
 8001cac:	40026028 	.word	0x40026028
 8001cb0:	40026040 	.word	0x40026040
 8001cb4:	40026058 	.word	0x40026058
 8001cb8:	40026070 	.word	0x40026070
 8001cbc:	40026088 	.word	0x40026088
 8001cc0:	400260a0 	.word	0x400260a0
 8001cc4:	400260b8 	.word	0x400260b8
 8001cc8:	40026410 	.word	0x40026410
 8001ccc:	40026428 	.word	0x40026428
 8001cd0:	40026440 	.word	0x40026440
 8001cd4:	40026458 	.word	0x40026458
 8001cd8:	40026470 	.word	0x40026470
 8001cdc:	2000003d 	.word	0x2000003d
 8001ce0:	40026488 	.word	0x40026488
 8001ce4:	20000f40 	.word	0x20000f40
 8001ce8:	400264a0 	.word	0x400264a0
 8001cec:	203d0000 	.word	0x203d0000
 8001cf0:	400264b8 	.word	0x400264b8

08001cf4 <DMA_Init>:
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8001cf4:	6802      	ldr	r2, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cf6:	4b13      	ldr	r3, [pc, #76]	; (8001d44 <DMA_Init+0x50>)
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8001cf8:	b510      	push	{r4, lr}
  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cfa:	4013      	ands	r3, r2
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001cfc:	68cc      	ldr	r4, [r1, #12]
 8001cfe:	680a      	ldr	r2, [r1, #0]
 8001d00:	4322      	orrs	r2, r4
 8001d02:	694c      	ldr	r4, [r1, #20]
 8001d04:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8001d06:	698c      	ldr	r4, [r1, #24]
 8001d08:	4322      	orrs	r2, r4
 8001d0a:	69cc      	ldr	r4, [r1, #28]
 8001d0c:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8001d0e:	6a0c      	ldr	r4, [r1, #32]
 8001d10:	4322      	orrs	r2, r4
 8001d12:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8001d14:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8001d16:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 8001d18:	4322      	orrs	r2, r4
 8001d1a:	6b4c      	ldr	r4, [r1, #52]	; 0x34
 8001d1c:	4322      	orrs	r2, r4
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8001d1e:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8001d20:	4322      	orrs	r2, r4
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8001d22:	4313      	orrs	r3, r2
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8001d24:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8001d26:	6942      	ldr	r2, [r0, #20]
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001d28:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 8001d2a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d2c:	f022 0207 	bic.w	r2, r2, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8001d30:	4323      	orrs	r3, r4
 8001d32:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8001d34:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8001d36:	690b      	ldr	r3, [r1, #16]
 8001d38:	6043      	str	r3, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8001d3a:	684b      	ldr	r3, [r1, #4]
 8001d3c:	6083      	str	r3, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8001d3e:	688b      	ldr	r3, [r1, #8]
 8001d40:	60c3      	str	r3, [r0, #12]
}
 8001d42:	bd10      	pop	{r4, pc}
 8001d44:	f01c803f 	.word	0xf01c803f

08001d48 <DMA_StructInit>:
  */
void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
{
  /*-------------- Reset DMA init structure parameters values ----------------*/
  /* Initialize the DMA_Channel member */
  DMA_InitStruct->DMA_Channel = 0;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	6003      	str	r3, [r0, #0]

  /* Initialize the DMA_PeripheralBaseAddr member */
  DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 8001d4c:	6043      	str	r3, [r0, #4]

  /* Initialize the DMA_Memory0BaseAddr member */
  DMA_InitStruct->DMA_Memory0BaseAddr = 0;
 8001d4e:	6083      	str	r3, [r0, #8]

  /* Initialize the DMA_DIR member */
  DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralToMemory;
 8001d50:	60c3      	str	r3, [r0, #12]

  /* Initialize the DMA_BufferSize member */
  DMA_InitStruct->DMA_BufferSize = 0;
 8001d52:	6103      	str	r3, [r0, #16]

  /* Initialize the DMA_PeripheralInc member */
  DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8001d54:	6143      	str	r3, [r0, #20]

  /* Initialize the DMA_MemoryInc member */
  DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 8001d56:	6183      	str	r3, [r0, #24]

  /* Initialize the DMA_PeripheralDataSize member */
  DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 8001d58:	61c3      	str	r3, [r0, #28]

  /* Initialize the DMA_MemoryDataSize member */
  DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 8001d5a:	6203      	str	r3, [r0, #32]

  /* Initialize the DMA_Mode member */
  DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 8001d5c:	6243      	str	r3, [r0, #36]	; 0x24

  /* Initialize the DMA_Priority member */
  DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 8001d5e:	6283      	str	r3, [r0, #40]	; 0x28

  /* Initialize the DMA_FIFOMode member */
  DMA_InitStruct->DMA_FIFOMode = DMA_FIFOMode_Disable;
 8001d60:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Initialize the DMA_FIFOThreshold member */
  DMA_InitStruct->DMA_FIFOThreshold = DMA_FIFOThreshold_1QuarterFull;
 8001d62:	6303      	str	r3, [r0, #48]	; 0x30

  /* Initialize the DMA_MemoryBurst member */
  DMA_InitStruct->DMA_MemoryBurst = DMA_MemoryBurst_Single;
 8001d64:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA_PeripheralBurst member */
  DMA_InitStruct->DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 8001d66:	6383      	str	r3, [r0, #56]	; 0x38
}
 8001d68:	4770      	bx	lr

08001d6a <DMA_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8001d6a:	6803      	ldr	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001d6c:	b111      	cbz	r1, 8001d74 <DMA_Cmd+0xa>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8001d6e:	f043 0301 	orr.w	r3, r3, #1
 8001d72:	e001      	b.n	8001d78 <DMA_Cmd+0xe>
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8001d74:	f023 0301 	bic.w	r3, r3, #1
 8001d78:	6003      	str	r3, [r0, #0]
 8001d7a:	4770      	bx	lr

08001d7c <DMA_PeriphIncOffsetSizeConfig>:

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 8001d7c:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_PINCOS_SIZE(DMA_Pincos));

  /* Check the needed Peripheral increment offset */
  if(DMA_Pincos != DMA_PINCOS_Psize)
 8001d7e:	b111      	cbz	r1, 8001d86 <DMA_PeriphIncOffsetSizeConfig+0xa>
  {
    /* Configure DMA_SxCR_PINCOS bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PINCOS;     
 8001d80:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d84:	e001      	b.n	8001d8a <DMA_PeriphIncOffsetSizeConfig+0xe>
  }
  else
  {
    /* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PINCOS;    
 8001d86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8001d8a:	6003      	str	r3, [r0, #0]
 8001d8c:	4770      	bx	lr

08001d8e <DMA_FlowControllerConfig>:

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 8001d8e:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 8001d90:	b111      	cbz	r1, 8001d98 <DMA_FlowControllerConfig+0xa>
  {
    /* Configure DMA_SxCR_PFCTRL bit with the input parameter */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 8001d92:	f043 0320 	orr.w	r3, r3, #32
 8001d96:	e001      	b.n	8001d9c <DMA_FlowControllerConfig+0xe>
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 8001d98:	f023 0320 	bic.w	r3, r3, #32
 8001d9c:	6003      	str	r3, [r0, #0]
 8001d9e:	4770      	bx	lr

08001da0 <DMA_SetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Write the number of data units to be transferred */
  DMAy_Streamx->NDTR = (uint16_t)Counter;
 8001da0:	6041      	str	r1, [r0, #4]
}
 8001da2:	4770      	bx	lr

08001da4 <DMA_GetCurrDataCounter>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Return the number of remaining data units for DMAy Streamx */
  return ((uint16_t)(DMAy_Streamx->NDTR));
 8001da4:	6840      	ldr	r0, [r0, #4]
}
 8001da6:	b280      	uxth	r0, r0
 8001da8:	4770      	bx	lr

08001daa <DMA_DoubleBufferModeConfig>:
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 8001daa:	6803      	ldr	r3, [r0, #0]
{  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));

  if (DMA_CurrentMemory != DMA_Memory_0)
 8001dac:	b112      	cbz	r2, 8001db4 <DMA_DoubleBufferModeConfig+0xa>
  {
    /* Set Memory 1 as current memory address */
    DMAy_Streamx->CR |= (uint32_t)(DMA_SxCR_CT);    
 8001dae:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001db2:	e001      	b.n	8001db8 <DMA_DoubleBufferModeConfig+0xe>
  }
  else
  {
    /* Set Memory 0 as current memory address */
    DMAy_Streamx->CR &= ~(uint32_t)(DMA_SxCR_CT);    
 8001db4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8001db8:	6003      	str	r3, [r0, #0]
  }

  /* Write to DMAy Streamx M1AR */
  DMAy_Streamx->M1AR = Memory1BaseAddr;
 8001dba:	6101      	str	r1, [r0, #16]
}
 8001dbc:	4770      	bx	lr

08001dbe <DMA_DoubleBufferModeCmd>:

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8001dbe:	6803      	ldr	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Configure the Double Buffer mode */
  if (NewState != DISABLE)
 8001dc0:	b111      	cbz	r1, 8001dc8 <DMA_DoubleBufferModeCmd+0xa>
  {
    /* Enable the Double buffer mode */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_DBM;
 8001dc2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001dc6:	e001      	b.n	8001dcc <DMA_DoubleBufferModeCmd+0xe>
  }
  else
  {
    /* Disable the Double buffer mode */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_DBM;
 8001dc8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001dcc:	6003      	str	r3, [r0, #0]
 8001dce:	4770      	bx	lr

08001dd0 <DMA_MemoryTargetConfig>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));
    
  /* Check the Memory target to be configured */
  if (DMA_MemoryTarget != DMA_Memory_0)
 8001dd0:	b10a      	cbz	r2, 8001dd6 <DMA_MemoryTargetConfig+0x6>
  {
    /* Write to DMAy Streamx M1AR */
    DMAy_Streamx->M1AR = MemoryBaseAddr;    
 8001dd2:	6101      	str	r1, [r0, #16]
 8001dd4:	4770      	bx	lr
  }  
  else
  {
    /* Write to DMAy Streamx M0AR */
    DMAy_Streamx->M0AR = MemoryBaseAddr;  
 8001dd6:	60c1      	str	r1, [r0, #12]
 8001dd8:	4770      	bx	lr

08001dda <DMA_GetCurrentMemoryTarget>:
  
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Get the current memory target */
  if ((DMAy_Streamx->CR & DMA_SxCR_CT) != 0)
 8001dda:	6800      	ldr	r0, [r0, #0]
  {
    /* Current memory buffer used is Memory 0 */
    tmp = 0;    
  }
  return tmp;
}
 8001ddc:	f3c0 40c0 	ubfx	r0, r0, #19, #1
 8001de0:	4770      	bx	lr

08001de2 <DMA_GetCmdStatus>:
  FunctionalState state = DISABLE;

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8001de2:	6800      	ldr	r0, [r0, #0]
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
  }
  return state;
}
 8001de4:	f000 0001 	and.w	r0, r0, #1
 8001de8:	4770      	bx	lr

08001dea <DMA_GetFIFOStatus>:
 
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  
  /* Get the FIFO level bits */
  tmpreg = (uint32_t)((DMAy_Streamx->FCR & DMA_SxFCR_FS));
 8001dea:	6940      	ldr	r0, [r0, #20]
  
  return tmpreg;
}
 8001dec:	f000 0038 	and.w	r0, r0, #56	; 0x38
 8001df0:	4770      	bx	lr

08001df2 <DMA_GetFlagStatus>:

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001df2:	4a0a      	ldr	r2, [pc, #40]	; (8001e1c <DMA_GetFlagStatus+0x2a>)
 8001df4:	4b0a      	ldr	r3, [pc, #40]	; (8001e20 <DMA_GetFlagStatus+0x2e>)
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001df6:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001df8:	4c0a      	ldr	r4, [pc, #40]	; (8001e24 <DMA_GetFlagStatus+0x32>)
 8001dfa:	42a0      	cmp	r0, r4
 8001dfc:	bf88      	it	hi
 8001dfe:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001e00:	008a      	lsls	r2, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8001e02:	bf4c      	ite	mi
 8001e04:	685b      	ldrmi	r3, [r3, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8001e06:	681b      	ldrpl	r3, [r3, #0]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001e08:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8001e0c:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8001e10:	4219      	tst	r1, r3
    bitstatus = RESET;
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
}
 8001e12:	bf0c      	ite	eq
 8001e14:	2000      	moveq	r0, #0
 8001e16:	2001      	movne	r0, #1
 8001e18:	bd10      	pop	{r4, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40026400 	.word	0x40026400
 8001e20:	40026000 	.word	0x40026000
 8001e24:	4002640f 	.word	0x4002640f

08001e28 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8001e28:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <DMA_ClearFlag+0x24>)
 8001e2c:	4a08      	ldr	r2, [pc, #32]	; (8001e50 <DMA_ClearFlag+0x28>)
 8001e2e:	4c09      	ldr	r4, [pc, #36]	; (8001e54 <DMA_ClearFlag+0x2c>)
 8001e30:	42a0      	cmp	r0, r4
 8001e32:	bf88      	it	hi
 8001e34:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001e36:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 8001e3a:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8001e3e:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001e42:	bf14      	ite	ne
 8001e44:	60d9      	strne	r1, [r3, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8001e46:	6099      	streq	r1, [r3, #8]
 8001e48:	bd10      	pop	{r4, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40026000 	.word	0x40026000
 8001e50:	40026400 	.word	0x40026400
 8001e54:	4002640f 	.word	0x4002640f

08001e58 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8001e58:	060b      	lsls	r3, r1, #24
 8001e5a:	d507      	bpl.n	8001e6c <DMA_ITConfig+0x14>
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8001e5c:	6943      	ldr	r3, [r0, #20]
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
  {
    if (NewState != DISABLE)
 8001e5e:	b112      	cbz	r2, 8001e66 <DMA_ITConfig+0xe>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 8001e60:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e64:	e001      	b.n	8001e6a <DMA_ITConfig+0x12>
    }    
    else 
    {
      /* Disable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8001e66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001e6a:	6143      	str	r3, [r0, #20]
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8001e6c:	2980      	cmp	r1, #128	; 0x80
 8001e6e:	d009      	beq.n	8001e84 <DMA_ITConfig+0x2c>
 8001e70:	f001 011e 	and.w	r1, r1, #30
  {
    if (NewState != DISABLE)
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8001e74:	6803      	ldr	r3, [r0, #0]
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
  {
    if (NewState != DISABLE)
 8001e76:	b112      	cbz	r2, 8001e7e <DMA_ITConfig+0x26>
    {
      /* Enable the selected DMA transfer interrupts */
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8001e78:	4319      	orrs	r1, r3
 8001e7a:	6001      	str	r1, [r0, #0]
 8001e7c:	4770      	bx	lr
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 8001e7e:	ea23 0101 	bic.w	r1, r3, r1
 8001e82:	6001      	str	r1, [r0, #0]
 8001e84:	4770      	bx	lr

08001e86 <DMA_GetITStatus>:
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001e86:	4b12      	ldr	r3, [pc, #72]	; (8001ed0 <DMA_GetITStatus+0x4a>)
 8001e88:	4a12      	ldr	r2, [pc, #72]	; (8001ed4 <DMA_GetITStatus+0x4e>)
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_IT (SET or RESET).
  */
ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8001e8a:	b510      	push	{r4, lr}
 
  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001e8c:	4c12      	ldr	r4, [pc, #72]	; (8001ed8 <DMA_GetITStatus+0x52>)
 8001e8e:	42a0      	cmp	r0, r4
 8001e90:	bf8c      	ite	hi
 8001e92:	4614      	movhi	r4, r2
 8001e94:	461c      	movls	r4, r3
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
 8001e96:	f021 23f0 	bic.w	r3, r1, #4026593280	; 0xf000f000
 8001e9a:	f023 13c3 	bic.w	r3, r3, #12779715	; 0xc300c3
 8001e9e:	b12b      	cbz	r3, 8001eac <DMA_GetITStatus+0x26>
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8001ea0:	6802      	ldr	r2, [r0, #0]

  /* Check if the interrupt enable bit is in the CR or FCR register */
  if ((DMA_IT & TRANSFER_IT_MASK) != (uint32_t)RESET)
  {
    /* Get the interrupt enable position mask in CR register */
    tmpreg = (uint32_t)((DMA_IT >> 11) & TRANSFER_IT_ENABLE_MASK);   
 8001ea2:	f002 021e 	and.w	r2, r2, #30
    
    /* Check the enable bit in CR register */
    enablestatus = (uint32_t)(DMAy_Streamx->CR & tmpreg);
 8001ea6:	ea02 22d1 	and.w	r2, r2, r1, lsr #11
 8001eaa:	e002      	b.n	8001eb2 <DMA_GetITStatus+0x2c>
  }
  else 
  {
    /* Check the enable bit in FCR register */
    enablestatus = (uint32_t)(DMAy_Streamx->FCR & DMA_IT_FE); 
 8001eac:	6942      	ldr	r2, [r0, #20]
 8001eae:	f002 0280 	and.w	r2, r2, #128	; 0x80
  }
 
  /* Check if the interrupt pending flag is in LISR or HISR */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001eb2:	0088      	lsls	r0, r1, #2
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR ;
 8001eb4:	bf4c      	ite	mi
 8001eb6:	6863      	ldrmi	r3, [r4, #4]
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR ;
 8001eb8:	6823      	ldrpl	r3, [r4, #0]
  } 

  /* mask all reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8001eba:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8001ebe:	f021 1082 	bic.w	r0, r1, #8519810	; 0x820082

  /* Check the status of the specified DMA interrupt */
  if (((tmpreg & DMA_IT) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001ec2:	4018      	ands	r0, r3
 8001ec4:	d002      	beq.n	8001ecc <DMA_GetITStatus+0x46>
  {
    /* DMA_IT is set */
    bitstatus = SET;
 8001ec6:	1c10      	adds	r0, r2, #0
 8001ec8:	bf18      	it	ne
 8001eca:	2001      	movne	r0, #1
    bitstatus = RESET;
  }

  /* Return the DMA_IT status */
  return  bitstatus;
}
 8001ecc:	bd10      	pop	{r4, pc}
 8001ece:	bf00      	nop
 8001ed0:	40026000 	.word	0x40026000
 8001ed4:	40026400 	.word	0x40026400
 8001ed8:	4002640f 	.word	0x4002640f

08001edc <DMA_ClearITPendingBit>:
  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval None
  */
void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)
{
 8001edc:	b510      	push	{r4, lr}

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8001ede:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <DMA_ClearITPendingBit+0x24>)
 8001ee0:	4a08      	ldr	r2, [pc, #32]	; (8001f04 <DMA_ClearITPendingBit+0x28>)
 8001ee2:	4c09      	ldr	r4, [pc, #36]	; (8001f08 <DMA_ClearITPendingBit+0x2c>)
 8001ee4:	42a0      	cmp	r0, r4
 8001ee6:	bf88      	it	hi
 8001ee8:	4613      	movhi	r3, r2
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_IT & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001eea:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 8001eee:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8001ef2:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
  {
    /* Set DMAy HIFCR register clear interrupt bits */
    DMAy->HIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001ef6:	bf14      	ite	ne
 8001ef8:	60d9      	strne	r1, [r3, #12]
  }
  else 
  {
    /* Set DMAy LIFCR register clear interrupt bits */
    DMAy->LIFCR = (uint32_t)(DMA_IT & RESERVED_MASK);
 8001efa:	6099      	streq	r1, [r3, #8]
 8001efc:	bd10      	pop	{r4, pc}
 8001efe:	bf00      	nop
 8001f00:	40026000 	.word	0x40026000
 8001f04:	40026400 	.word	0x40026400
 8001f08:	4002640f 	.word	0x4002640f

08001f0c <EXTI_DeInit>:
  * @param  None
  * @retval None
  */
void EXTI_DeInit(void)
{
  EXTI->IMR = 0x00000000;
 8001f0c:	4b04      	ldr	r3, [pc, #16]	; (8001f20 <EXTI_DeInit+0x14>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	601a      	str	r2, [r3, #0]
  EXTI->EMR = 0x00000000;
 8001f12:	605a      	str	r2, [r3, #4]
  EXTI->RTSR = 0x00000000;
 8001f14:	609a      	str	r2, [r3, #8]
  EXTI->FTSR = 0x00000000;
 8001f16:	60da      	str	r2, [r3, #12]
  EXTI->PR = 0x007FFFFF;
 8001f18:	4a02      	ldr	r2, [pc, #8]	; (8001f24 <EXTI_DeInit+0x18>)
 8001f1a:	615a      	str	r2, [r3, #20]
}
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	40013c00 	.word	0x40013c00
 8001f24:	007fffff 	.word	0x007fffff

08001f28 <EXTI_Init>:
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8001f28:	7983      	ldrb	r3, [r0, #6]
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *         that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8001f2a:	b510      	push	{r4, lr}
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d029      	beq.n	8001f84 <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8001f30:	4b1a      	ldr	r3, [pc, #104]	; (8001f9c <EXTI_Init+0x74>)
 8001f32:	6801      	ldr	r1, [r0, #0]
 8001f34:	681c      	ldr	r4, [r3, #0]
 8001f36:	43ca      	mvns	r2, r1
 8001f38:	4014      	ands	r4, r2
 8001f3a:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 8001f3c:	685c      	ldr	r4, [r3, #4]
 8001f3e:	4022      	ands	r2, r4
 8001f40:	605a      	str	r2, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001f42:	7902      	ldrb	r2, [r0, #4]
 8001f44:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001f48:	f502 329e 	add.w	r2, r2, #80896	; 0x13c00

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001f4c:	6814      	ldr	r4, [r2, #0]
 8001f4e:	4321      	orrs	r1, r4
 8001f50:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001f52:	6802      	ldr	r2, [r0, #0]
 8001f54:	689c      	ldr	r4, [r3, #8]
 8001f56:	43d1      	mvns	r1, r2
 8001f58:	400c      	ands	r4, r1
 8001f5a:	609c      	str	r4, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8001f5c:	68dc      	ldr	r4, [r3, #12]
 8001f5e:	4021      	ands	r1, r4
 8001f60:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8001f62:	7941      	ldrb	r1, [r0, #5]
 8001f64:	2910      	cmp	r1, #16
 8001f66:	d106      	bne.n	8001f76 <EXTI_Init+0x4e>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 8001f68:	6899      	ldr	r1, [r3, #8]
 8001f6a:	4311      	orrs	r1, r2
 8001f6c:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8001f6e:	68d9      	ldr	r1, [r3, #12]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	60da      	str	r2, [r3, #12]
 8001f74:	bd10      	pop	{r4, pc}
    }
    else
    {
      tmp = (uint32_t)EXTI_BASE;
      tmp += EXTI_InitStruct->EXTI_Trigger;
 8001f76:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 8001f7a:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8001f7e:	6819      	ldr	r1, [r3, #0]
 8001f80:	430a      	orrs	r2, r1
 8001f82:	e008      	b.n	8001f96 <EXTI_Init+0x6e>
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001f84:	7903      	ldrb	r3, [r0, #4]

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001f86:	6801      	ldr	r1, [r0, #0]
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
    }
  }
  else
  {
    tmp += EXTI_InitStruct->EXTI_Mode;
 8001f88:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8001f8c:	f503 339e 	add.w	r3, r3, #80896	; 0x13c00

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 8001f90:	681a      	ldr	r2, [r3, #0]
 8001f92:	ea22 0201 	bic.w	r2, r2, r1
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	bd10      	pop	{r4, pc}
 8001f9a:	bf00      	nop
 8001f9c:	40013c00 	.word	0x40013c00

08001fa0 <EXTI_StructInit>:
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001fa0:	2300      	movs	r3, #0
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8001fa2:	220c      	movs	r2, #12
  *         be initialized.
  * @retval None
  */
void EXTI_StructInit(EXTI_InitTypeDef* EXTI_InitStruct)
{
  EXTI_InitStruct->EXTI_Line = EXTI_LINENONE;
 8001fa4:	6003      	str	r3, [r0, #0]
  EXTI_InitStruct->EXTI_Mode = EXTI_Mode_Interrupt;
 8001fa6:	7103      	strb	r3, [r0, #4]
  EXTI_InitStruct->EXTI_Trigger = EXTI_Trigger_Falling;
 8001fa8:	7142      	strb	r2, [r0, #5]
  EXTI_InitStruct->EXTI_LineCmd = DISABLE;
 8001faa:	7183      	strb	r3, [r0, #6]
}
 8001fac:	4770      	bx	lr

08001fae <EXTI_GenerateSWInterrupt>:
void EXTI_GenerateSWInterrupt(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->SWIER |= EXTI_Line;
 8001fae:	4b02      	ldr	r3, [pc, #8]	; (8001fb8 <EXTI_GenerateSWInterrupt+0xa>)
 8001fb0:	691a      	ldr	r2, [r3, #16]
 8001fb2:	4302      	orrs	r2, r0
 8001fb4:	611a      	str	r2, [r3, #16]
}
 8001fb6:	4770      	bx	lr
 8001fb8:	40013c00 	.word	0x40013c00

08001fbc <EXTI_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  if ((EXTI->PR & EXTI_Line) != (uint32_t)RESET)
 8001fbc:	4b03      	ldr	r3, [pc, #12]	; (8001fcc <EXTI_GetFlagStatus+0x10>)
 8001fbe:	695b      	ldr	r3, [r3, #20]
  {
    bitstatus = SET;
 8001fc0:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8001fc2:	bf0c      	ite	eq
 8001fc4:	2000      	moveq	r0, #0
 8001fc6:	2001      	movne	r0, #1
 8001fc8:	4770      	bx	lr
 8001fca:	bf00      	nop
 8001fcc:	40013c00 	.word	0x40013c00

08001fd0 <EXTI_ClearFlag>:
void EXTI_ClearFlag(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001fd0:	4b01      	ldr	r3, [pc, #4]	; (8001fd8 <EXTI_ClearFlag+0x8>)
 8001fd2:	6158      	str	r0, [r3, #20]
}
 8001fd4:	4770      	bx	lr
 8001fd6:	bf00      	nop
 8001fd8:	40013c00 	.word	0x40013c00

08001fdc <EXTI_GetITStatus>:
  ITStatus bitstatus = RESET;
  uint32_t enablestatus = 0;
  /* Check the parameters */
  assert_param(IS_GET_EXTI_LINE(EXTI_Line));
  
  enablestatus =  EXTI->IMR & EXTI_Line;
 8001fdc:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <EXTI_GetITStatus+0x18>)
 8001fde:	681a      	ldr	r2, [r3, #0]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8001fe0:	695b      	ldr	r3, [r3, #20]
 8001fe2:	4003      	ands	r3, r0
 8001fe4:	d004      	beq.n	8001ff0 <EXTI_GetITStatus+0x14>
  {
    bitstatus = SET;
 8001fe6:	4210      	tst	r0, r2
 8001fe8:	bf0c      	ite	eq
 8001fea:	2000      	moveq	r0, #0
 8001fec:	2001      	movne	r0, #1
 8001fee:	4770      	bx	lr
  }
  else
  {
    bitstatus = RESET;
 8001ff0:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 8001ff2:	4770      	bx	lr
 8001ff4:	40013c00 	.word	0x40013c00

08001ff8 <EXTI_ClearITPendingBit>:
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8001ff8:	4b01      	ldr	r3, [pc, #4]	; (8002000 <EXTI_ClearITPendingBit+0x8>)
 8001ffa:	6158      	str	r0, [r3, #20]
}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40013c00 	.word	0x40013c00

08002004 <FLASH_SetLatency>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
  *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
 8002004:	4b01      	ldr	r3, [pc, #4]	; (800200c <FLASH_SetLatency+0x8>)
 8002006:	b2c0      	uxtb	r0, r0
 8002008:	7018      	strb	r0, [r3, #0]
}
 800200a:	4770      	bx	lr
 800200c:	40023c00 	.word	0x40023c00

08002010 <FLASH_PrefetchBufferCmd>:
  * @param  NewState: new state of the Prefetch Buffer.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_PrefetchBufferCmd(FunctionalState NewState)
{
 8002010:	4b04      	ldr	r3, [pc, #16]	; (8002024 <FLASH_PrefetchBufferCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8002012:	681a      	ldr	r2, [r3, #0]
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Enable or disable the Prefetch Buffer */
  if(NewState != DISABLE)
 8002014:	b110      	cbz	r0, 800201c <FLASH_PrefetchBufferCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8002016:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800201a:	e001      	b.n	8002020 <FLASH_PrefetchBufferCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_PRFTEN);
 800201c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	4770      	bx	lr
 8002024:	40023c00 	.word	0x40023c00

08002028 <FLASH_InstructionCacheCmd>:
  * @param  NewState: new state of the Instruction Cache.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_InstructionCacheCmd(FunctionalState NewState)
{
 8002028:	4b04      	ldr	r3, [pc, #16]	; (800203c <FLASH_InstructionCacheCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_ICEN;
 800202a:	681a      	ldr	r2, [r3, #0]
void FLASH_InstructionCacheCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
 800202c:	b110      	cbz	r0, 8002034 <FLASH_InstructionCacheCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_ICEN;
 800202e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002032:	e001      	b.n	8002038 <FLASH_InstructionCacheCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_ICEN);
 8002034:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002038:	601a      	str	r2, [r3, #0]
 800203a:	4770      	bx	lr
 800203c:	40023c00 	.word	0x40023c00

08002040 <FLASH_DataCacheCmd>:
  * @param  NewState: new state of the Data Cache.
  *          This parameter  can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_DataCacheCmd(FunctionalState NewState)
{
 8002040:	4b04      	ldr	r3, [pc, #16]	; (8002054 <FLASH_DataCacheCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_DCEN;
 8002042:	681a      	ldr	r2, [r3, #0]
void FLASH_DataCacheCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
 8002044:	b110      	cbz	r0, 800204c <FLASH_DataCacheCmd+0xc>
  {
    FLASH->ACR |= FLASH_ACR_DCEN;
 8002046:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800204a:	e001      	b.n	8002050 <FLASH_DataCacheCmd+0x10>
  }
  else
  {
    FLASH->ACR &= (~FLASH_ACR_DCEN);
 800204c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002050:	601a      	str	r2, [r3, #0]
 8002052:	4770      	bx	lr
 8002054:	40023c00 	.word	0x40023c00

08002058 <FLASH_InstructionCacheReset>:
  * @param  None
  * @retval None
  */
void FLASH_InstructionCacheReset(void)
{
  FLASH->ACR |= FLASH_ACR_ICRST;
 8002058:	4b02      	ldr	r3, [pc, #8]	; (8002064 <FLASH_InstructionCacheReset+0xc>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002060:	601a      	str	r2, [r3, #0]
}
 8002062:	4770      	bx	lr
 8002064:	40023c00 	.word	0x40023c00

08002068 <FLASH_DataCacheReset>:
  * @param  None
  * @retval None
  */
void FLASH_DataCacheReset(void)
{
  FLASH->ACR |= FLASH_ACR_DCRST;
 8002068:	4b02      	ldr	r3, [pc, #8]	; (8002074 <FLASH_DataCacheReset+0xc>)
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002070:	601a      	str	r2, [r3, #0]
}
 8002072:	4770      	bx	lr
 8002074:	40023c00 	.word	0x40023c00

08002078 <FLASH_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8002078:	4b04      	ldr	r3, [pc, #16]	; (800208c <FLASH_Unlock+0x14>)
 800207a:	691a      	ldr	r2, [r3, #16]
 800207c:	2a00      	cmp	r2, #0
 800207e:	da04      	bge.n	800208a <FLASH_Unlock+0x12>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8002080:	4a03      	ldr	r2, [pc, #12]	; (8002090 <FLASH_Unlock+0x18>)
 8002082:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8002084:	f102 3288 	add.w	r2, r2, #2290649224	; 0x88888888
 8002088:	605a      	str	r2, [r3, #4]
 800208a:	4770      	bx	lr
 800208c:	40023c00 	.word	0x40023c00
 8002090:	45670123 	.word	0x45670123

08002094 <FLASH_Lock>:
  * @retval None
  */
void FLASH_Lock(void)
{
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002094:	4b02      	ldr	r3, [pc, #8]	; (80020a0 <FLASH_Lock+0xc>)
 8002096:	691a      	ldr	r2, [r3, #16]
 8002098:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800209c:	611a      	str	r2, [r3, #16]
}
 800209e:	4770      	bx	lr
 80020a0:	40023c00 	.word	0x40023c00

080020a4 <FLASH_OB_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_OB_Unlock(void)
{
  if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 80020a4:	4b04      	ldr	r3, [pc, #16]	; (80020b8 <FLASH_OB_Unlock+0x14>)
 80020a6:	695a      	ldr	r2, [r3, #20]
 80020a8:	07d2      	lsls	r2, r2, #31
 80020aa:	d504      	bpl.n	80020b6 <FLASH_OB_Unlock+0x12>
  {
    /* Authorizes the Option Byte register programming */
    FLASH->OPTKEYR = FLASH_OPT_KEY1;
 80020ac:	4a03      	ldr	r2, [pc, #12]	; (80020bc <FLASH_OB_Unlock+0x18>)
 80020ae:	609a      	str	r2, [r3, #8]
    FLASH->OPTKEYR = FLASH_OPT_KEY2;
 80020b0:	f102 3244 	add.w	r2, r2, #1145324612	; 0x44444444
 80020b4:	609a      	str	r2, [r3, #8]
 80020b6:	4770      	bx	lr
 80020b8:	40023c00 	.word	0x40023c00
 80020bc:	08192a3b 	.word	0x08192a3b

080020c0 <FLASH_OB_Lock>:
  * @retval None
  */
void FLASH_OB_Lock(void)
{
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 80020c0:	4b02      	ldr	r3, [pc, #8]	; (80020cc <FLASH_OB_Lock+0xc>)
 80020c2:	695a      	ldr	r2, [r3, #20]
 80020c4:	f042 0201 	orr.w	r2, r2, #1
 80020c8:	615a      	str	r2, [r3, #20]
}
 80020ca:	4770      	bx	lr
 80020cc:	40023c00 	.word	0x40023c00

080020d0 <FLASH_OB_BORConfig>:
{
  /* Check the parameters */
  assert_param(IS_OB_BOR(OB_BOR));

  /* Set the BOR Level */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 80020d0:	4b04      	ldr	r3, [pc, #16]	; (80020e4 <FLASH_OB_BORConfig+0x14>)
 80020d2:	781a      	ldrb	r2, [r3, #0]
 80020d4:	f002 02f3 	and.w	r2, r2, #243	; 0xf3
 80020d8:	701a      	strb	r2, [r3, #0]
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= OB_BOR;
 80020da:	781a      	ldrb	r2, [r3, #0]
 80020dc:	4302      	orrs	r2, r0
 80020de:	701a      	strb	r2, [r3, #0]

}
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	40023c14 	.word	0x40023c14

080020e8 <FLASH_OB_GetUser>:
  *         and RST_STDBY(Bit2).
  */
uint8_t FLASH_OB_GetUser(void)
{
  /* Return the User Option Byte */
  return (uint8_t)(FLASH->OPTCR >> 5);
 80020e8:	4b02      	ldr	r3, [pc, #8]	; (80020f4 <FLASH_OB_GetUser+0xc>)
 80020ea:	6958      	ldr	r0, [r3, #20]
}
 80020ec:	f3c0 1047 	ubfx	r0, r0, #5, #8
 80020f0:	4770      	bx	lr
 80020f2:	bf00      	nop
 80020f4:	40023c00 	.word	0x40023c00

080020f8 <FLASH_OB_GetWRP>:
  * @retval The FLASH Write Protection  Option Bytes value
  */
uint16_t FLASH_OB_GetWRP(void)
{
  /* Return the FLASH write protection Register value */
  return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 80020f8:	4b01      	ldr	r3, [pc, #4]	; (8002100 <FLASH_OB_GetWRP+0x8>)
 80020fa:	8818      	ldrh	r0, [r3, #0]
}
 80020fc:	b280      	uxth	r0, r0
 80020fe:	4770      	bx	lr
 8002100:	40023c16 	.word	0x40023c16

08002104 <FLASH_OB_GetRDP>:
  */
FlagStatus FLASH_OB_GetRDP(void)
{
  FlagStatus readstatus = RESET;

  if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) != (uint8_t)OB_RDP_Level_0))
 8002104:	4b02      	ldr	r3, [pc, #8]	; (8002110 <FLASH_OB_GetRDP+0xc>)
 8002106:	7818      	ldrb	r0, [r3, #0]
  else
  {
    readstatus = RESET;
  }
  return readstatus;
}
 8002108:	38aa      	subs	r0, #170	; 0xaa
 800210a:	bf18      	it	ne
 800210c:	2001      	movne	r0, #1
 800210e:	4770      	bx	lr
 8002110:	40023c15 	.word	0x40023c15

08002114 <FLASH_OB_GetBOR>:
  *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
  */
uint8_t FLASH_OB_GetBOR(void)
{
  /* Return the FLASH BOR level */
  return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 8002114:	4b02      	ldr	r3, [pc, #8]	; (8002120 <FLASH_OB_GetBOR+0xc>)
 8002116:	7818      	ldrb	r0, [r3, #0]
}
 8002118:	f000 000c 	and.w	r0, r0, #12
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	40023c14 	.word	0x40023c14

08002124 <FLASH_ITConfig>:
  *            @arg FLASH_IT_ERR: FLASH Error Interrupt
  *            @arg FLASH_IT_EOP: FLASH end of operation Interrupt
  * @retval None 
  */
void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
{
 8002124:	4b04      	ldr	r3, [pc, #16]	; (8002138 <FLASH_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 8002126:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_FLASH_IT(FLASH_IT)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if(NewState != DISABLE)
 8002128:	b109      	cbz	r1, 800212e <FLASH_ITConfig+0xa>
  {
    /* Enable the interrupt sources */
    FLASH->CR |= FLASH_IT;
 800212a:	4310      	orrs	r0, r2
 800212c:	e001      	b.n	8002132 <FLASH_ITConfig+0xe>
  }
  else
  {
    /* Disable the interrupt sources */
    FLASH->CR &= ~(uint32_t)FLASH_IT;
 800212e:	ea22 0000 	bic.w	r0, r2, r0
 8002132:	6118      	str	r0, [r3, #16]
 8002134:	4770      	bx	lr
 8002136:	bf00      	nop
 8002138:	40023c00 	.word	0x40023c00

0800213c <FLASH_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG));

  if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 800213c:	4b03      	ldr	r3, [pc, #12]	; (800214c <FLASH_GetFlagStatus+0x10>)
 800213e:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 8002140:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the new state of FLASH_FLAG (SET or RESET) */
  return bitstatus; 
}
 8002142:	bf0c      	ite	eq
 8002144:	2000      	moveq	r0, #0
 8002146:	2001      	movne	r0, #1
 8002148:	4770      	bx	lr
 800214a:	bf00      	nop
 800214c:	40023c00 	.word	0x40023c00

08002150 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8002150:	4b01      	ldr	r3, [pc, #4]	; (8002158 <FLASH_ClearFlag+0x8>)
 8002152:	60d8      	str	r0, [r3, #12]
}
 8002154:	4770      	bx	lr
 8002156:	bf00      	nop
 8002158:	40023c00 	.word	0x40023c00

0800215c <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800215c:	4b0b      	ldr	r3, [pc, #44]	; (800218c <FLASH_GetStatus+0x30>)
 800215e:	68da      	ldr	r2, [r3, #12]
 8002160:	03d0      	lsls	r0, r2, #15
 8002162:	d40d      	bmi.n	8002180 <FLASH_GetStatus+0x24>
  {
    flashstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 8002164:	68da      	ldr	r2, [r3, #12]
 8002166:	06d1      	lsls	r1, r2, #27
 8002168:	d40c      	bmi.n	8002184 <FLASH_GetStatus+0x28>
    { 
      flashstatus = FLASH_ERROR_WRP;
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
 800216a:	68da      	ldr	r2, [r3, #12]
 800216c:	f012 0fef 	tst.w	r2, #239	; 0xef
 8002170:	d10a      	bne.n	8002188 <FLASH_GetStatus+0x2c>
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
      }
      else
      {
        if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 8002172:	68db      	ldr	r3, [r3, #12]
 8002174:	f013 0f02 	tst.w	r3, #2
        {
          flashstatus = FLASH_ERROR_OPERATION;
 8002178:	bf0c      	ite	eq
 800217a:	2008      	moveq	r0, #8
 800217c:	2007      	movne	r0, #7
 800217e:	4770      	bx	lr
{
  FLASH_Status flashstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
  {
    flashstatus = FLASH_BUSY;
 8002180:	2001      	movs	r0, #1
 8002182:	4770      	bx	lr
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
    { 
      flashstatus = FLASH_ERROR_WRP;
 8002184:	2005      	movs	r0, #5
 8002186:	4770      	bx	lr
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
      {
        flashstatus = FLASH_ERROR_PROGRAM; 
 8002188:	2006      	movs	r0, #6
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
}
 800218a:	4770      	bx	lr
 800218c:	40023c00 	.word	0x40023c00

08002190 <FLASH_WaitForLastOperation>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_WaitForLastOperation(void)
{ 
 8002190:	b507      	push	{r0, r1, r2, lr}
  __IO FLASH_Status status = FLASH_COMPLETE;
 8002192:	2308      	movs	r3, #8
 8002194:	f88d 3007 	strb.w	r3, [sp, #7]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
  {
    status = FLASH_GetStatus();
 8002198:	f7ff ffe0 	bl	800215c <FLASH_GetStatus>
 800219c:	f88d 0007 	strb.w	r0, [sp, #7]
  status = FLASH_GetStatus();

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY)
 80021a0:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80021a4:	2b01      	cmp	r3, #1
 80021a6:	d0f7      	beq.n	8002198 <FLASH_WaitForLastOperation+0x8>
  {
    status = FLASH_GetStatus();
  }
  /* Return the operation status */
  return status;
 80021a8:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80021ac:	bd0e      	pop	{r1, r2, r3, pc}

080021ae <FLASH_OB_Launch>:
FLASH_Status FLASH_OB_Launch(void)
{
  FLASH_Status status = FLASH_COMPLETE;

  /* Set the OPTSTRT bit in OPTCR register */
  *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 80021ae:	4b03      	ldr	r3, [pc, #12]	; (80021bc <FLASH_OB_Launch+0xe>)
 80021b0:	781a      	ldrb	r2, [r3, #0]
 80021b2:	f042 0202 	orr.w	r2, r2, #2
 80021b6:	701a      	strb	r2, [r3, #0]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80021b8:	e7ea      	b.n	8002190 <FLASH_WaitForLastOperation>
 80021ba:	bf00      	nop
 80021bc:	40023c14 	.word	0x40023c14

080021c0 <FLASH_OB_UserConfig>:
  *            @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY
  *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
  * @retval None
  */
void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
{
 80021c0:	b570      	push	{r4, r5, r6, lr}
 80021c2:	4604      	mov	r4, r0
 80021c4:	460d      	mov	r5, r1
 80021c6:	4616      	mov	r6, r2
  assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
  assert_param(IS_OB_STOP_SOURCE(OB_STOP));
  assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80021c8:	f7ff ffe2 	bl	8002190 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80021cc:	2808      	cmp	r0, #8
 80021ce:	d107      	bne.n	80021e0 <FLASH_OB_UserConfig+0x20>
  { 
    /* Mask OPTLOCK, OPTSTRT and BOR_LEV bits */
    optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0F); 
 80021d0:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <FLASH_OB_UserConfig+0x24>)
 80021d2:	781a      	ldrb	r2, [r3, #0]
 80021d4:	f002 020f 	and.w	r2, r2, #15

    /* Update User Option Byte */
    *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = OB_IWDG | (uint8_t)(OB_STDBY | (uint8_t)(OB_STOP | ((uint8_t)optiontmp))); 
 80021d8:	4314      	orrs	r4, r2
 80021da:	4325      	orrs	r5, r4
 80021dc:	432e      	orrs	r6, r5
 80021de:	701e      	strb	r6, [r3, #0]
 80021e0:	bd70      	pop	{r4, r5, r6, pc}
 80021e2:	bf00      	nop
 80021e4:	40023c14 	.word	0x40023c14

080021e8 <FLASH_OB_RDPConfig>:
  * !!!Warning!!! When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
  *    
  * @retval None
  */
void FLASH_OB_RDPConfig(uint8_t OB_RDP)
{
 80021e8:	b510      	push	{r4, lr}
 80021ea:	4604      	mov	r4, r0
  FLASH_Status status = FLASH_COMPLETE;

  /* Check the parameters */
  assert_param(IS_OB_RDP(OB_RDP));

  status = FLASH_WaitForLastOperation();
 80021ec:	f7ff ffd0 	bl	8002190 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 80021f0:	2808      	cmp	r0, #8
  {
    *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = OB_RDP;
 80021f2:	bf04      	itt	eq
 80021f4:	4b01      	ldreq	r3, [pc, #4]	; (80021fc <FLASH_OB_RDPConfig+0x14>)
 80021f6:	701c      	strbeq	r4, [r3, #0]
 80021f8:	bd10      	pop	{r4, pc}
 80021fa:	bf00      	nop
 80021fc:	40023c15 	.word	0x40023c15

08002200 <FLASH_OB_WRPConfig>:
  * @param  Newstate: new state of the Write Protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None  
  */
void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
{ 
 8002200:	b538      	push	{r3, r4, r5, lr}
 8002202:	4604      	mov	r4, r0
 8002204:	460d      	mov	r5, r1
  
  /* Check the parameters */
  assert_param(IS_OB_WRP(OB_WRP));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  status = FLASH_WaitForLastOperation();
 8002206:	f7ff ffc3 	bl	8002190 <FLASH_WaitForLastOperation>

  if(status == FLASH_COMPLETE)
 800220a:	2808      	cmp	r0, #8
 800220c:	d10a      	bne.n	8002224 <FLASH_OB_WRPConfig+0x24>
 800220e:	4b06      	ldr	r3, [pc, #24]	; (8002228 <FLASH_OB_WRPConfig+0x28>)
  { 
    if(NewState != DISABLE)
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 8002210:	881a      	ldrh	r2, [r3, #0]
    
  status = FLASH_WaitForLastOperation();

  if(status == FLASH_COMPLETE)
  { 
    if(NewState != DISABLE)
 8002212:	b125      	cbz	r5, 800221e <FLASH_OB_WRPConfig+0x1e>
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 8002214:	b292      	uxth	r2, r2
 8002216:	ea22 0404 	bic.w	r4, r2, r4
 800221a:	801c      	strh	r4, [r3, #0]
 800221c:	bd38      	pop	{r3, r4, r5, pc}
    }
    else
    {
      *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)OB_WRP;
 800221e:	4314      	orrs	r4, r2
 8002220:	b2a4      	uxth	r4, r4
 8002222:	801c      	strh	r4, [r3, #0]
 8002224:	bd38      	pop	{r3, r4, r5, pc}
 8002226:	bf00      	nop
 8002228:	40023c16 	.word	0x40023c16

0800222c <FLASH_ProgramByte>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
{
 800222c:	b570      	push	{r4, r5, r6, lr}
 800222e:	4604      	mov	r4, r0
 8002230:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002232:	f7ff ffad 	bl	8002190 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 8002236:	2808      	cmp	r0, #8
 8002238:	d111      	bne.n	800225e <FLASH_ProgramByte+0x32>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 800223a:	4d09      	ldr	r5, [pc, #36]	; (8002260 <FLASH_ProgramByte+0x34>)
 800223c:	692b      	ldr	r3, [r5, #16]
 800223e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002242:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_BYTE;
 8002244:	692b      	ldr	r3, [r5, #16]
 8002246:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 8002248:	692b      	ldr	r3, [r5, #16]
 800224a:	f043 0301 	orr.w	r3, r3, #1
 800224e:	612b      	str	r3, [r5, #16]
  
    *(__IO uint8_t*)Address = Data;
 8002250:	7026      	strb	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8002252:	f7ff ff9d 	bl	8002190 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002256:	692b      	ldr	r3, [r5, #16]
 8002258:	f023 0301 	bic.w	r3, r3, #1
 800225c:	612b      	str	r3, [r5, #16]
  } 

  /* Return the Program Status */
  return status;
}
 800225e:	bd70      	pop	{r4, r5, r6, pc}
 8002260:	40023c00 	.word	0x40023c00

08002264 <FLASH_ProgramHalfWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
{
 8002264:	b570      	push	{r4, r5, r6, lr}
 8002266:	4604      	mov	r4, r0
 8002268:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 800226a:	f7ff ff91 	bl	8002190 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800226e:	2808      	cmp	r0, #8
 8002270:	d113      	bne.n	800229a <FLASH_ProgramHalfWord+0x36>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8002272:	4d0a      	ldr	r5, [pc, #40]	; (800229c <FLASH_ProgramHalfWord+0x38>)
 8002274:	692b      	ldr	r3, [r5, #16]
 8002276:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800227a:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800227c:	692b      	ldr	r3, [r5, #16]
 800227e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002282:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 8002284:	692b      	ldr	r3, [r5, #16]
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	612b      	str	r3, [r5, #16]
  
    *(__IO uint16_t*)Address = Data;
 800228c:	8026      	strh	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 800228e:	f7ff ff7f 	bl	8002190 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8002292:	692b      	ldr	r3, [r5, #16]
 8002294:	f023 0301 	bic.w	r3, r3, #1
 8002298:	612b      	str	r3, [r5, #16]
  } 
  /* Return the Program Status */
  return status;
}
 800229a:	bd70      	pop	{r4, r5, r6, pc}
 800229c:	40023c00 	.word	0x40023c00

080022a0 <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 80022a0:	b570      	push	{r4, r5, r6, lr}
 80022a2:	4604      	mov	r4, r0
 80022a4:	460e      	mov	r6, r1

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80022a6:	f7ff ff73 	bl	8002190 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80022aa:	2808      	cmp	r0, #8
 80022ac:	d113      	bne.n	80022d6 <FLASH_ProgramWord+0x36>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80022ae:	4d0a      	ldr	r5, [pc, #40]	; (80022d8 <FLASH_ProgramWord+0x38>)
 80022b0:	692b      	ldr	r3, [r5, #16]
 80022b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022b6:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 80022b8:	692b      	ldr	r3, [r5, #16]
 80022ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80022be:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_PG;
 80022c0:	692b      	ldr	r3, [r5, #16]
 80022c2:	f043 0301 	orr.w	r3, r3, #1
 80022c6:	612b      	str	r3, [r5, #16]
  
    *(__IO uint32_t*)Address = Data;
 80022c8:	6026      	str	r6, [r4, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80022ca:	f7ff ff61 	bl	8002190 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 80022ce:	692b      	ldr	r3, [r5, #16]
 80022d0:	f023 0301 	bic.w	r3, r3, #1
 80022d4:	612b      	str	r3, [r5, #16]
  } 
  /* Return the Program Status */
  return status;
}
 80022d6:	bd70      	pop	{r4, r5, r6, pc}
 80022d8:	40023c00 	.word	0x40023c00

080022dc <FLASH_ProgramDoubleWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
{
 80022dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022de:	4606      	mov	r6, r0
 80022e0:	4614      	mov	r4, r2
 80022e2:	461d      	mov	r5, r3

  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 80022e4:	f7ff ff54 	bl	8002190 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 80022e8:	2808      	cmp	r0, #8
 80022ea:	d114      	bne.n	8002316 <FLASH_ProgramDoubleWord+0x3a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 80022ec:	4f0a      	ldr	r7, [pc, #40]	; (8002318 <FLASH_ProgramDoubleWord+0x3c>)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022f4:	613b      	str	r3, [r7, #16]
    FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80022fc:	613b      	str	r3, [r7, #16]
    FLASH->CR |= FLASH_CR_PG;
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	f043 0301 	orr.w	r3, r3, #1
 8002304:	613b      	str	r3, [r7, #16]
  
    *(__IO uint64_t*)Address = Data;
 8002306:	e9c6 4500 	strd	r4, r5, [r6]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 800230a:	f7ff ff41 	bl	8002190 <FLASH_WaitForLastOperation>

    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800230e:	693b      	ldr	r3, [r7, #16]
 8002310:	f023 0301 	bic.w	r3, r3, #1
 8002314:	613b      	str	r3, [r7, #16]
  } 
  /* Return the Program Status */
  return status;
}
 8002316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002318:	40023c00 	.word	0x40023c00

0800231c <FLASH_EraseAllSectors>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)
{
 800231c:	b510      	push	{r4, lr}
 800231e:	4604      	mov	r4, r0
  uint32_t tmp_psize = 0x0;
  FLASH_Status status = FLASH_COMPLETE;
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002320:	f7ff ff36 	bl	8002190 <FLASH_WaitForLastOperation>
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8002324:	b144      	cbz	r4, 8002338 <FLASH_EraseAllSectors+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 8002326:	2c01      	cmp	r4, #1
 8002328:	d008      	beq.n	800233c <FLASH_EraseAllSectors+0x20>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800232a:	2c02      	cmp	r4, #2
 800232c:	bf14      	ite	ne
 800232e:	f44f 7340 	movne.w	r3, #768	; 0x300
 8002332:	f44f 7300 	moveq.w	r3, #512	; 0x200
 8002336:	e003      	b.n	8002340 <FLASH_EraseAllSectors+0x24>
  status = FLASH_WaitForLastOperation();
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8002338:	4623      	mov	r3, r4
 800233a:	e001      	b.n	8002340 <FLASH_EraseAllSectors+0x24>
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800233c:	f44f 7380 	mov.w	r3, #256	; 0x100
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }  
  if(status == FLASH_COMPLETE)
 8002340:	2808      	cmp	r0, #8
 8002342:	d115      	bne.n	8002370 <FLASH_EraseAllSectors+0x54>
  {
    /* if the previous operation is completed, proceed to erase all sectors */
     FLASH->CR &= CR_PSIZE_MASK;
 8002344:	4c0b      	ldr	r4, [pc, #44]	; (8002374 <FLASH_EraseAllSectors+0x58>)
 8002346:	6922      	ldr	r2, [r4, #16]
 8002348:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800234c:	6122      	str	r2, [r4, #16]
     FLASH->CR |= tmp_psize;
 800234e:	6922      	ldr	r2, [r4, #16]
 8002350:	4313      	orrs	r3, r2
 8002352:	6123      	str	r3, [r4, #16]
     FLASH->CR |= FLASH_CR_MER;
 8002354:	6923      	ldr	r3, [r4, #16]
 8002356:	f043 0304 	orr.w	r3, r3, #4
 800235a:	6123      	str	r3, [r4, #16]
     FLASH->CR |= FLASH_CR_STRT;
 800235c:	6923      	ldr	r3, [r4, #16]
 800235e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002362:	6123      	str	r3, [r4, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 8002364:	f7ff ff14 	bl	8002190 <FLASH_WaitForLastOperation>

    /* if the erase operation is completed, disable the MER Bit */
    FLASH->CR &= (~FLASH_CR_MER);
 8002368:	6923      	ldr	r3, [r4, #16]
 800236a:	f023 0304 	bic.w	r3, r3, #4
 800236e:	6123      	str	r3, [r4, #16]

  }   
  /* Return the Erase Status */
  return status;
}
 8002370:	bd10      	pop	{r4, pc}
 8002372:	bf00      	nop
 8002374:	40023c00 	.word	0x40023c00

08002378 <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
  *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8002378:	b570      	push	{r4, r5, r6, lr}
 800237a:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 800237c:	b141      	cbz	r1, 8002390 <FLASH_EraseSector+0x18>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
  }
  else if(VoltageRange == VoltageRange_2)
 800237e:	2901      	cmp	r1, #1
 8002380:	d008      	beq.n	8002394 <FLASH_EraseSector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
  }
  else if(VoltageRange == VoltageRange_3)
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8002382:	2902      	cmp	r1, #2
 8002384:	bf14      	ite	ne
 8002386:	f44f 7640 	movne.w	r6, #768	; 0x300
 800238a:	f44f 7600 	moveq.w	r6, #512	; 0x200
 800238e:	e003      	b.n	8002398 <FLASH_EraseSector+0x20>
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8002390:	460e      	mov	r6, r1
 8002392:	e001      	b.n	8002398 <FLASH_EraseSector+0x20>
  }
  else if(VoltageRange == VoltageRange_2)
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8002394:	f44f 7680 	mov.w	r6, #256	; 0x100
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation();
 8002398:	f7ff fefa 	bl	8002190 <FLASH_WaitForLastOperation>
  
  if(status == FLASH_COMPLETE)
 800239c:	2808      	cmp	r0, #8
 800239e:	d11e      	bne.n	80023de <FLASH_EraseSector+0x66>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 80023a0:	4d0f      	ldr	r5, [pc, #60]	; (80023e0 <FLASH_EraseSector+0x68>)
 80023a2:	692b      	ldr	r3, [r5, #16]
 80023a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023a8:	612b      	str	r3, [r5, #16]
    FLASH->CR |= tmp_psize;
 80023aa:	692b      	ldr	r3, [r5, #16]
 80023ac:	431e      	orrs	r6, r3
 80023ae:	612e      	str	r6, [r5, #16]
    FLASH->CR &= SECTOR_MASK;
 80023b0:	692b      	ldr	r3, [r5, #16]
 80023b2:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80023b6:	612b      	str	r3, [r5, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 80023b8:	692b      	ldr	r3, [r5, #16]
 80023ba:	f043 0302 	orr.w	r3, r3, #2
 80023be:	431c      	orrs	r4, r3
 80023c0:	612c      	str	r4, [r5, #16]
    FLASH->CR |= FLASH_CR_STRT;
 80023c2:	692b      	ldr	r3, [r5, #16]
 80023c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c8:	612b      	str	r3, [r5, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation();
 80023ca:	f7ff fee1 	bl	8002190 <FLASH_WaitForLastOperation>
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 80023ce:	692b      	ldr	r3, [r5, #16]
 80023d0:	f023 0302 	bic.w	r3, r3, #2
 80023d4:	612b      	str	r3, [r5, #16]
    FLASH->CR &= SECTOR_MASK; 
 80023d6:	692b      	ldr	r3, [r5, #16]
 80023d8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80023dc:	612b      	str	r3, [r5, #16]
  }
  /* Return the Erase Status */
  return status;
}
 80023de:	bd70      	pop	{r4, r5, r6, pc}
 80023e0:	40023c00 	.word	0x40023c00

080023e4 <FSMC_NORSRAMDeInit>:
  *            @arg FSMC_Bank1_NORSRAM3: FSMC Bank1 NOR/SRAM3 
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @retval None
  */
void FSMC_NORSRAMDeInit(uint32_t FSMC_Bank)
{
 80023e4:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  /* Check the parameter */
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  
  /* FSMC_Bank1_NORSRAM1 */
  if(FSMC_Bank == FSMC_Bank1_NORSRAM1)
 80023e8:	b918      	cbnz	r0, 80023f2 <FSMC_NORSRAMDeInit+0xe>
  {
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030DB;    
 80023ea:	f243 02db 	movw	r2, #12507	; 0x30db
 80023ee:	601a      	str	r2, [r3, #0]
 80023f0:	e003      	b.n	80023fa <FSMC_NORSRAMDeInit+0x16>
  }
  /* FSMC_Bank1_NORSRAM2,  FSMC_Bank1_NORSRAM3 or FSMC_Bank1_NORSRAM4 */
  else
  {   
    FSMC_Bank1->BTCR[FSMC_Bank] = 0x000030D2; 
 80023f2:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80023f6:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
  }
  FSMC_Bank1->BTCR[FSMC_Bank + 1] = 0x0FFFFFFF;
 80023fa:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 80023fe:	1c41      	adds	r1, r0, #1
 8002400:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 8002404:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
  FSMC_Bank1E->BWTR[FSMC_Bank] = 0x0FFFFFFF;  
 8002408:	f502 7282 	add.w	r2, r2, #260	; 0x104
 800240c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
}
 8002410:	4770      	bx	lr

08002412 <FSMC_NORSRAMInit>:
  *         that contains the configuration information for the FSMC NOR/SRAM 
  *         specified Banks.                       
  * @retval None
  */
void FSMC_NORSRAMInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{ 
 8002412:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002414:	6884      	ldr	r4, [r0, #8]
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 8002416:	6845      	ldr	r5, [r0, #4]
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002418:	68c3      	ldr	r3, [r0, #12]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800241a:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 800241c:	6802      	ldr	r2, [r0, #0]
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_DataAddressMux |
 800241e:	4325      	orrs	r5, r4
            FSMC_NORSRAMInitStruct->FSMC_MemoryType |
 8002420:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth |
 8002422:	6903      	ldr	r3, [r0, #16]
 8002424:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode |
 8002426:	6943      	ldr	r3, [r0, #20]
 8002428:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
 800242a:	6983      	ldr	r3, [r0, #24]
 800242c:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
 800242e:	69c3      	ldr	r3, [r0, #28]
 8002430:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
 8002432:	6a03      	ldr	r3, [r0, #32]
 8002434:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
 8002436:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002438:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
 800243a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800243c:	431d      	orrs	r5, r3
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 800243e:	6b03      	ldr	r3, [r0, #48]	; 0x30
            FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity |
            FSMC_NORSRAMInitStruct->FSMC_WrapMode |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
 8002440:	430d      	orrs	r5, r1
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
 8002442:	431d      	orrs	r5, r3
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 8002444:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 8002448:	2c08      	cmp	r4, #8
  assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision));
  assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode)); 
  
  /* Bank1 NOR/SRAM control register configuration */ 
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
 800244a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
            FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive |
            FSMC_NORSRAMInitStruct->FSMC_WriteOperation |
            FSMC_NORSRAMInitStruct->FSMC_WaitSignal |
            FSMC_NORSRAMInitStruct->FSMC_ExtendedMode |
            FSMC_NORSRAMInitStruct->FSMC_WriteBurst;
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
 800244e:	d105      	bne.n	800245c <FSMC_NORSRAMInit+0x4a>
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
 8002450:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8002454:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8002458:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
 800245c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800245e:	699e      	ldr	r6, [r3, #24]
 8002460:	681d      	ldr	r5, [r3, #0]
 8002462:	4335      	orrs	r5, r6
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
 8002464:	685e      	ldr	r6, [r3, #4]
 8002466:	ea45 1506 	orr.w	r5, r5, r6, lsl #4
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
 800246a:	689e      	ldr	r6, [r3, #8]
 800246c:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
 8002470:	68de      	ldr	r6, [r3, #12]
 8002472:	ea45 4506 	orr.w	r5, r5, r6, lsl #16
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 8002476:	691e      	ldr	r6, [r3, #16]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8002478:	695b      	ldr	r3, [r3, #20]
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
 800247a:	ea45 5506 	orr.w	r5, r5, r6, lsl #20
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 800247e:	1c54      	adds	r4, r2, #1
            (uint32_t)FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime << 4) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime << 8) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration << 16) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision << 20) |
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
 8002480:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 8002484:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8002488:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  if(FSMC_NORSRAMInitStruct->FSMC_MemoryType == FSMC_MemoryType_NOR)
  {
    FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank] |= (uint32_t)BCR_FACCEN_SET;
  }
  /* Bank1 NOR/SRAM timing register configuration */
  FSMC_Bank1->BTCR[FSMC_NORSRAMInitStruct->FSMC_Bank+1] = 
 800248c:	f843 5024 	str.w	r5, [r3, r4, lsl #2]
            (FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency << 24) |
             FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode;
            
    
  /* Bank1 NOR/SRAM timing register for write configuration, if extended mode is used */
  if(FSMC_NORSRAMInitStruct->FSMC_ExtendedMode == FSMC_ExtendedMode_Enable)
 8002490:	d110      	bne.n	80024b4 <FSMC_NORSRAMInit+0xa2>
    assert_param(IS_FSMC_DATASETUP_TIME(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime));
    assert_param(IS_FSMC_CLK_DIV(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision));
    assert_param(IS_FSMC_DATA_LATENCY(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency));
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
 8002492:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002494:	6998      	ldr	r0, [r3, #24]
 8002496:	6819      	ldr	r1, [r3, #0]
 8002498:	4301      	orrs	r1, r0
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
 800249a:	6858      	ldr	r0, [r3, #4]
 800249c:	ea41 1100 	orr.w	r1, r1, r0, lsl #4
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
 80024a0:	6898      	ldr	r0, [r3, #8]
 80024a2:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 80024a6:	6918      	ldr	r0, [r3, #16]
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 80024a8:	695b      	ldr	r3, [r3, #20]
    assert_param(IS_FSMC_ACCESS_MODE(FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode));
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 
              (uint32_t)FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime << 4 )|
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime << 8) |
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision << 20) |
 80024aa:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
              (FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency << 24) |
 80024ae:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
 80024b2:	e001      	b.n	80024b8 <FSMC_NORSRAMInit+0xa6>
               FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode;
  }
  else
  {
    FSMC_Bank1E->BWTR[FSMC_NORSRAMInitStruct->FSMC_Bank] = 0x0FFFFFFF;
 80024b4:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80024b8:	4b01      	ldr	r3, [pc, #4]	; (80024c0 <FSMC_NORSRAMInit+0xae>)
 80024ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80024be:	bd70      	pop	{r4, r5, r6, pc}
 80024c0:	a0000104 	.word	0xa0000104

080024c4 <FSMC_NORSRAMStructInit>:
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
 80024c4:	2202      	movs	r2, #2
 80024c6:	6042      	str	r2, [r0, #4]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
 80024c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80024cc:	6242      	str	r2, [r0, #36]	; 0x24
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 80024ce:	6b41      	ldr	r1, [r0, #52]	; 0x34
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 80024d0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  * @param  FSMC_NORSRAMInitStruct: pointer to a FSMC_NORSRAMInitTypeDef structure 
  *         which will be initialized.
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
 80024d4:	b510      	push	{r4, lr}
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
 80024d6:	6282      	str	r2, [r0, #40]	; 0x28
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 80024d8:	2300      	movs	r3, #0
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 80024da:	220f      	movs	r2, #15
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 80024dc:	24ff      	movs	r4, #255	; 0xff
  * @retval None
  */
void FSMC_NORSRAMStructInit(FSMC_NORSRAMInitTypeDef* FSMC_NORSRAMInitStruct)
{  
  /* Reset NOR/SRAM Init structure parameters values */
  FSMC_NORSRAMInitStruct->FSMC_Bank = FSMC_Bank1_NORSRAM1;
 80024de:	6003      	str	r3, [r0, #0]
  FSMC_NORSRAMInitStruct->FSMC_DataAddressMux = FSMC_DataAddressMux_Enable;
  FSMC_NORSRAMInitStruct->FSMC_MemoryType = FSMC_MemoryType_SRAM;
 80024e0:	6083      	str	r3, [r0, #8]
  FSMC_NORSRAMInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 80024e2:	60c3      	str	r3, [r0, #12]
  FSMC_NORSRAMInitStruct->FSMC_BurstAccessMode = FSMC_BurstAccessMode_Disable;
 80024e4:	6103      	str	r3, [r0, #16]
  FSMC_NORSRAMInitStruct->FSMC_AsynchronousWait = FSMC_AsynchronousWait_Disable;
 80024e6:	6143      	str	r3, [r0, #20]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalPolarity = FSMC_WaitSignalPolarity_Low;
 80024e8:	6183      	str	r3, [r0, #24]
  FSMC_NORSRAMInitStruct->FSMC_WrapMode = FSMC_WrapMode_Disable;
 80024ea:	61c3      	str	r3, [r0, #28]
  FSMC_NORSRAMInitStruct->FSMC_WaitSignalActive = FSMC_WaitSignalActive_BeforeWaitState;
 80024ec:	6203      	str	r3, [r0, #32]
  FSMC_NORSRAMInitStruct->FSMC_WriteOperation = FSMC_WriteOperation_Enable;
  FSMC_NORSRAMInitStruct->FSMC_WaitSignal = FSMC_WaitSignal_Enable;
  FSMC_NORSRAMInitStruct->FSMC_ExtendedMode = FSMC_ExtendedMode_Disable;
 80024ee:	62c3      	str	r3, [r0, #44]	; 0x2c
  FSMC_NORSRAMInitStruct->FSMC_WriteBurst = FSMC_WriteBurst_Disable;
 80024f0:	6303      	str	r3, [r0, #48]	; 0x30
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 80024f2:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 80024f4:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 80024f6:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 80024f8:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_CLKDivision = 0xF;
 80024fa:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_DataLatency = 0xF;
 80024fc:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_ReadWriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A; 
 80024fe:	618b      	str	r3, [r1, #24]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressSetupTime = 0xF;
 8002500:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8002502:	600a      	str	r2, [r1, #0]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AddressHoldTime = 0xF;
 8002504:	604a      	str	r2, [r1, #4]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataSetupTime = 0xFF;
 8002506:	608c      	str	r4, [r1, #8]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_BusTurnAroundDuration = 0xF;
 8002508:	60ca      	str	r2, [r1, #12]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_CLKDivision = 0xF;
 800250a:	610a      	str	r2, [r1, #16]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_DataLatency = 0xF;
 800250c:	614a      	str	r2, [r1, #20]
  FSMC_NORSRAMInitStruct->FSMC_WriteTimingStruct->FSMC_AccessMode = FSMC_AccessMode_A;
 800250e:	618b      	str	r3, [r1, #24]
}
 8002510:	bd10      	pop	{r4, pc}

08002512 <FSMC_NORSRAMCmd>:
  *            @arg FSMC_Bank1_NORSRAM4: FSMC Bank1 NOR/SRAM4 
  * @param  NewState: new state of the FSMC_Bank. This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_NORSRAMCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
 8002512:	f04f 4320 	mov.w	r3, #2684354560	; 0xa0000000
  assert_param(IS_FSMC_NORSRAM_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002516:	b121      	cbz	r1, 8002522 <FSMC_NORSRAMCmd+0x10>
  {
    /* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] |= BCR_MBKEN_SET;
 8002518:	f853 2020 	ldr.w	r2, [r3, r0, lsl #2]
 800251c:	f042 0201 	orr.w	r2, r2, #1
 8002520:	e003      	b.n	800252a <FSMC_NORSRAMCmd+0x18>
  }
  else
  {
    /* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */
    FSMC_Bank1->BTCR[FSMC_Bank] &= BCR_MBKEN_RESET;
 8002522:	f853 1020 	ldr.w	r1, [r3, r0, lsl #2]
 8002526:	4a02      	ldr	r2, [pc, #8]	; (8002530 <FSMC_NORSRAMCmd+0x1e>)
 8002528:	400a      	ands	r2, r1
 800252a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
 800252e:	4770      	bx	lr
 8002530:	000ffffe 	.word	0x000ffffe

08002534 <FSMC_NANDDeInit>:
void FSMC_NANDDeInit(uint32_t FSMC_Bank)
{
  /* Check the parameter */
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002534:	2810      	cmp	r0, #16
  {
    /* Set the FSMC_Bank2 registers to their reset values */
    FSMC_Bank2->PCR2 = 0x00000018;
 8002536:	bf0c      	ite	eq
 8002538:	4b06      	ldreq	r3, [pc, #24]	; (8002554 <FSMC_NANDDeInit+0x20>)
  }
  /* FSMC_Bank3_NAND */  
  else
  {
    /* Set the FSMC_Bank3 registers to their reset values */
    FSMC_Bank3->PCR3 = 0x00000018;
 800253a:	4b07      	ldrne	r3, [pc, #28]	; (8002558 <FSMC_NANDDeInit+0x24>)
 800253c:	f04f 0240 	mov.w	r2, #64	; 0x40
 8002540:	f04f 0118 	mov.w	r1, #24
 8002544:	6019      	str	r1, [r3, #0]
    FSMC_Bank3->SR3 = 0x00000040;
 8002546:	605a      	str	r2, [r3, #4]
    FSMC_Bank3->PMEM3 = 0xFCFCFCFC;
 8002548:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 800254c:	609a      	str	r2, [r3, #8]
    FSMC_Bank3->PATT3 = 0xFCFCFCFC; 
 800254e:	60da      	str	r2, [r3, #12]
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	a0000060 	.word	0xa0000060
 8002558:	a0000080 	.word	0xa0000080

0800255c <FSMC_NANDInit>:
  * @param  FSMC_NANDInitStruct : pointer to a FSMC_NANDInitTypeDef structure that
  *         contains the configuration information for the FSMC NAND specified Banks.                       
  * @retval None
  */
void FSMC_NANDInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{
 800255c:	b530      	push	{r4, r5, lr}
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MEMORYTYPE_NAND |
 800255e:	6883      	ldr	r3, [r0, #8]
 8002560:	6844      	ldr	r4, [r0, #4]
 8002562:	431c      	orrs	r4, r3
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
            FSMC_NANDInitStruct->FSMC_ECC |
 8002564:	68c3      	ldr	r3, [r0, #12]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
            PCR_MEMORYTYPE_NAND |
            FSMC_NANDInitStruct->FSMC_MemoryDataWidth |
 8002566:	f044 0408 	orr.w	r4, r4, #8
            FSMC_NANDInitStruct->FSMC_ECC |
 800256a:	431c      	orrs	r4, r3
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
 800256c:	6903      	ldr	r3, [r0, #16]
 800256e:	431c      	orrs	r4, r3
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
 8002570:	6943      	ldr	r3, [r0, #20]
 8002572:	ea44 2443 	orr.w	r4, r4, r3, lsl #9
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
 8002576:	6983      	ldr	r3, [r0, #24]
  assert_param(IS_FSMC_WAIT_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the tmppcr value according to FSMC_NANDInitStruct parameters */
  tmppcr = (uint32_t)FSMC_NANDInitStruct->FSMC_Waitfeature |
 8002578:	ea44 3443 	orr.w	r4, r4, r3, lsl #13
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800257c:	69c3      	ldr	r3, [r0, #28]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 800257e:	6899      	ldr	r1, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002580:	685a      	ldr	r2, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002582:	0409      	lsls	r1, r1, #16
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 8002584:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002588:	681a      	ldr	r2, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 800258a:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800258c:	4311      	orrs	r1, r2
            FSMC_NANDInitStruct->FSMC_ECCPageSize |
            (FSMC_NANDInitStruct->FSMC_TCLRSetupTime << 9 )|
            (FSMC_NANDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set tmppmem value according to FSMC_CommonSpaceTimingStructure parameters */
  tmppmem = (uint32_t)FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 800258e:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 8002592:	6a03      	ldr	r3, [r0, #32]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002594:	689a      	ldr	r2, [r3, #8]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 8002596:	685d      	ldr	r5, [r3, #4]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 8002598:	0412      	lsls	r2, r2, #16
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 800259a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 800259e:	681d      	ldr	r5, [r3, #0]
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
 80025a0:	68db      	ldr	r3, [r3, #12]
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80025a2:	432a      	orrs	r2, r5
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set tmppatt value according to FSMC_AttributeSpaceTimingStructure parameters */
  tmppatt = (uint32_t)FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80025a4:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
            (FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);
  
  if(FSMC_NANDInitStruct->FSMC_Bank == FSMC_Bank2_NAND)
 80025a8:	6803      	ldr	r3, [r0, #0]
 80025aa:	2b10      	cmp	r3, #16
  {
    /* FSMC_Bank2_NAND registers configuration */
    FSMC_Bank2->PCR2 = tmppcr;
 80025ac:	bf0c      	ite	eq
 80025ae:	4b03      	ldreq	r3, [pc, #12]	; (80025bc <FSMC_NANDInit+0x60>)
    FSMC_Bank2->PATT2 = tmppatt;
  }
  else
  {
    /* FSMC_Bank3_NAND registers configuration */
    FSMC_Bank3->PCR3 = tmppcr;
 80025b0:	4b03      	ldrne	r3, [pc, #12]	; (80025c0 <FSMC_NANDInit+0x64>)
 80025b2:	601c      	str	r4, [r3, #0]
    FSMC_Bank3->PMEM3 = tmppmem;
 80025b4:	6099      	str	r1, [r3, #8]
    FSMC_Bank3->PATT3 = tmppatt;
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	bd30      	pop	{r4, r5, pc}
 80025ba:	bf00      	nop
 80025bc:	a0000060 	.word	0xa0000060
 80025c0:	a0000080 	.word	0xa0000080

080025c4 <FSMC_NANDStructInit>:
  * @retval None
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
 80025c4:	2310      	movs	r3, #16
 80025c6:	6003      	str	r3, [r0, #0]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80025c8:	69c2      	ldr	r2, [r0, #28]
  */
void FSMC_NANDStructInit(FSMC_NANDInitTypeDef* FSMC_NANDInitStruct)
{ 
  /* Reset NAND Init structure parameters values */
  FSMC_NANDInitStruct->FSMC_Bank = FSMC_Bank2_NAND;
  FSMC_NANDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 80025ca:	2300      	movs	r3, #0
 80025cc:	6043      	str	r3, [r0, #4]
  FSMC_NANDInitStruct->FSMC_MemoryDataWidth = FSMC_MemoryDataWidth_8b;
 80025ce:	6083      	str	r3, [r0, #8]
  FSMC_NANDInitStruct->FSMC_ECC = FSMC_ECC_Disable;
 80025d0:	60c3      	str	r3, [r0, #12]
  FSMC_NANDInitStruct->FSMC_ECCPageSize = FSMC_ECCPageSize_256Bytes;
 80025d2:	6103      	str	r3, [r0, #16]
  FSMC_NANDInitStruct->FSMC_TCLRSetupTime = 0x0;
 80025d4:	6143      	str	r3, [r0, #20]
  FSMC_NANDInitStruct->FSMC_TARSetupTime = 0x0;
 80025d6:	6183      	str	r3, [r0, #24]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80025d8:	23fc      	movs	r3, #252	; 0xfc
 80025da:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80025dc:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 80025de:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 80025e0:	60d3      	str	r3, [r2, #12]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80025e2:	6a02      	ldr	r2, [r0, #32]
 80025e4:	6013      	str	r3, [r2, #0]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80025e6:	6053      	str	r3, [r2, #4]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 80025e8:	6093      	str	r3, [r2, #8]
  FSMC_NANDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	  
 80025ea:	60d3      	str	r3, [r2, #12]
}
 80025ec:	4770      	bx	lr

080025ee <FSMC_NANDCmd>:
void FSMC_NANDCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80025ee:	b141      	cbz	r1, 8002602 <FSMC_NANDCmd+0x14>
  {
    /* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 80025f0:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_PBKEN_SET;
 80025f2:	bf0c      	ite	eq
 80025f4:	4b07      	ldreq	r3, [pc, #28]	; (8002614 <FSMC_NANDCmd+0x26>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_PBKEN_SET;
 80025f6:	4b08      	ldrne	r3, [pc, #32]	; (8002618 <FSMC_NANDCmd+0x2a>)
 80025f8:	681a      	ldr	r2, [r3, #0]
 80025fa:	f042 0204 	orr.w	r2, r2, #4
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002602:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_PBKEN_RESET;
 8002604:	bf0c      	ite	eq
 8002606:	4a03      	ldreq	r2, [pc, #12]	; (8002614 <FSMC_NANDCmd+0x26>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_PBKEN_RESET;
 8002608:	4a03      	ldrne	r2, [pc, #12]	; (8002618 <FSMC_NANDCmd+0x2a>)
 800260a:	4b04      	ldr	r3, [pc, #16]	; (800261c <FSMC_NANDCmd+0x2e>)
 800260c:	6811      	ldr	r1, [r2, #0]
 800260e:	400b      	ands	r3, r1
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	4770      	bx	lr
 8002614:	a0000060 	.word	0xa0000060
 8002618:	a0000080 	.word	0xa0000080
 800261c:	000ffffb 	.word	0x000ffffb

08002620 <FSMC_NANDECCCmd>:
void FSMC_NANDECCCmd(uint32_t FSMC_Bank, FunctionalState NewState)
{
  assert_param(IS_FSMC_NAND_BANK(FSMC_Bank));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002620:	b141      	cbz	r1, 8002634 <FSMC_NANDECCCmd+0x14>
  {
    /* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002622:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 |= PCR_ECCEN_SET;
 8002624:	bf0c      	ite	eq
 8002626:	4b08      	ldreq	r3, [pc, #32]	; (8002648 <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 |= PCR_ECCEN_SET;
 8002628:	4b08      	ldrne	r3, [pc, #32]	; (800264c <FSMC_NANDECCCmd+0x2c>)
 800262a:	681a      	ldr	r2, [r3, #0]
 800262c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002630:	601a      	str	r2, [r3, #0]
 8002632:	4770      	bx	lr
    }
  }
  else
  {
    /* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002634:	2810      	cmp	r0, #16
    {
      FSMC_Bank2->PCR2 &= PCR_ECCEN_RESET;
 8002636:	bf0c      	ite	eq
 8002638:	4a03      	ldreq	r2, [pc, #12]	; (8002648 <FSMC_NANDECCCmd+0x28>)
    }
    else
    {
      FSMC_Bank3->PCR3 &= PCR_ECCEN_RESET;
 800263a:	4a04      	ldrne	r2, [pc, #16]	; (800264c <FSMC_NANDECCCmd+0x2c>)
 800263c:	4b04      	ldr	r3, [pc, #16]	; (8002650 <FSMC_NANDECCCmd+0x30>)
 800263e:	6811      	ldr	r1, [r2, #0]
 8002640:	400b      	ands	r3, r1
 8002642:	6013      	str	r3, [r2, #0]
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	a0000060 	.word	0xa0000060
 800264c:	a0000080 	.word	0xa0000080
 8002650:	000fffbf 	.word	0x000fffbf

08002654 <FSMC_GetECC>:
  */
uint32_t FSMC_GetECC(uint32_t FSMC_Bank)
{
  uint32_t eccval = 0x00000000;
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002654:	2810      	cmp	r0, #16
 8002656:	d102      	bne.n	800265e <FSMC_GetECC+0xa>
  {
    /* Get the ECCR2 register value */
    eccval = FSMC_Bank2->ECCR2;
 8002658:	4b02      	ldr	r3, [pc, #8]	; (8002664 <FSMC_GetECC+0x10>)
 800265a:	6958      	ldr	r0, [r3, #20]
 800265c:	4770      	bx	lr
  }
  else
  {
    /* Get the ECCR3 register value */
    eccval = FSMC_Bank3->ECCR3;
 800265e:	4b02      	ldr	r3, [pc, #8]	; (8002668 <FSMC_GetECC+0x14>)
 8002660:	6958      	ldr	r0, [r3, #20]
  }
  /* Return the error correction code value */
  return(eccval);
}
 8002662:	4770      	bx	lr
 8002664:	a0000060 	.word	0xa0000060
 8002668:	a0000080 	.word	0xa0000080

0800266c <FSMC_PCCARDDeInit>:
  * @retval None
  */
void FSMC_PCCARDDeInit(void)
{
  /* Set the FSMC_Bank4 registers to their reset values */
  FSMC_Bank4->PCR4 = 0x00000018; 
 800266c:	4b05      	ldr	r3, [pc, #20]	; (8002684 <FSMC_PCCARDDeInit+0x18>)
 800266e:	2218      	movs	r2, #24
 8002670:	601a      	str	r2, [r3, #0]
  FSMC_Bank4->SR4 = 0x00000000;	
 8002672:	2200      	movs	r2, #0
 8002674:	605a      	str	r2, [r3, #4]
  FSMC_Bank4->PMEM4 = 0xFCFCFCFC;
 8002676:	f04f 32fc 	mov.w	r2, #4244438268	; 0xfcfcfcfc
 800267a:	609a      	str	r2, [r3, #8]
  FSMC_Bank4->PATT4 = 0xFCFCFCFC;
 800267c:	60da      	str	r2, [r3, #12]
  FSMC_Bank4->PIO4 = 0xFCFCFCFC;
 800267e:	611a      	str	r2, [r3, #16]
}
 8002680:	4770      	bx	lr
 8002682:	bf00      	nop
 8002684:	a00000a0 	.word	0xa00000a0

08002688 <FSMC_PCCARDInit>:
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 8002688:	6802      	ldr	r2, [r0, #0]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 800268a:	6843      	ldr	r3, [r0, #4]
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
 800268c:	f042 0210 	orr.w	r2, r2, #16
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8002690:	ea42 2243 	orr.w	r2, r2, r3, lsl #9
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
 8002694:	6883      	ldr	r3, [r0, #8]
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
 8002696:	ea42 3243 	orr.w	r2, r2, r3, lsl #13
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 800269a:	4b14      	ldr	r3, [pc, #80]	; (80026ec <FSMC_PCCARDInit+0x64>)
  * @param  FSMC_PCCARDInitStruct : pointer to a FSMC_PCCARDInitTypeDef structure
  *         that contains the configuration information for the FSMC PCCARD Bank.                       
  * @retval None
  */
void FSMC_PCCARDInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
 800269c:	b510      	push	{r4, lr}
  assert_param(IS_FSMC_WAIT_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime));
  assert_param(IS_FSMC_HOLD_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime));
  assert_param(IS_FSMC_HIZ_TIME(FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime));
  
  /* Set the PCR4 register value according to FSMC_PCCARDInitStruct parameters */
  FSMC_Bank4->PCR4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_Waitfeature |
 800269e:	601a      	str	r2, [r3, #0]
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80026a0:	68c2      	ldr	r2, [r0, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026a2:	6891      	ldr	r1, [r2, #8]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026a4:	6854      	ldr	r4, [r2, #4]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026a6:	0409      	lsls	r1, r1, #16
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80026a8:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026ac:	6814      	ldr	r4, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
 80026ae:	68d2      	ldr	r2, [r2, #12]
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026b0:	4321      	orrs	r1, r4
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026b2:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                     FSMC_MemoryDataWidth_16b |  
                     (FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime << 9) |
                     (FSMC_PCCARDInitStruct->FSMC_TARSetupTime << 13);
            
  /* Set PMEM4 register value according to FSMC_CommonSpaceTimingStructure parameters */
  FSMC_Bank4->PMEM4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime |
 80026b6:	609a      	str	r2, [r3, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80026b8:	6902      	ldr	r2, [r0, #16]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026ba:	6891      	ldr	r1, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026bc:	6854      	ldr	r4, [r2, #4]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026be:	0409      	lsls	r1, r1, #16
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80026c0:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026c4:	6814      	ldr	r4, [r2, #0]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
 80026c6:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026c8:	4321      	orrs	r1, r4
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026ca:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime << 24); 
            
  /* Set PATT4 register value according to FSMC_AttributeSpaceTimingStructure parameters */
  FSMC_Bank4->PATT4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime |
 80026ce:	60da      	str	r2, [r3, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80026d0:	6942      	ldr	r2, [r0, #20]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026d2:	6891      	ldr	r1, [r2, #8]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026d4:	6850      	ldr	r0, [r2, #4]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026d6:	0409      	lsls	r1, r1, #16
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80026d8:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026dc:	6810      	ldr	r0, [r2, #0]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
 80026de:	68d2      	ldr	r2, [r2, #12]
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
 80026e0:	4301      	orrs	r1, r0
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
 80026e2:	ea41 6202 	orr.w	r2, r1, r2, lsl #24
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                      (FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime << 24);	
            
  /* Set PIO4 register value according to FSMC_IOSpaceTimingStructure parameters */
  FSMC_Bank4->PIO4 = (uint32_t)FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime |
 80026e6:	611a      	str	r2, [r3, #16]
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime << 8) |
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime << 16)|
                     (FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime << 24);             
}
 80026e8:	bd10      	pop	{r4, pc}
 80026ea:	bf00      	nop
 80026ec:	a00000a0 	.word	0xa00000a0

080026f0 <FSMC_PCCARDStructInit>:
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80026f0:	68c2      	ldr	r2, [r0, #12]
  * @retval None
  */
void FSMC_PCCARDStructInit(FSMC_PCCARDInitTypeDef* FSMC_PCCARDInitStruct)
{
  /* Reset PCCARD Init structure parameters values */
  FSMC_PCCARDInitStruct->FSMC_Waitfeature = FSMC_Waitfeature_Disable;
 80026f2:	2300      	movs	r3, #0
 80026f4:	6003      	str	r3, [r0, #0]
  FSMC_PCCARDInitStruct->FSMC_TCLRSetupTime = 0x0;
 80026f6:	6043      	str	r3, [r0, #4]
  FSMC_PCCARDInitStruct->FSMC_TARSetupTime = 0x0;
 80026f8:	6083      	str	r3, [r0, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 80026fa:	23fc      	movs	r3, #252	; 0xfc
 80026fc:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 80026fe:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002700:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_CommonSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002702:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 8002704:	6902      	ldr	r2, [r0, #16]
 8002706:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002708:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 800270a:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_AttributeSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;	
 800270c:	60d3      	str	r3, [r2, #12]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_SetupTime = 0xFC;
 800270e:	6942      	ldr	r2, [r0, #20]
 8002710:	6013      	str	r3, [r2, #0]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_WaitSetupTime = 0xFC;
 8002712:	6053      	str	r3, [r2, #4]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HoldSetupTime = 0xFC;
 8002714:	6093      	str	r3, [r2, #8]
  FSMC_PCCARDInitStruct->FSMC_IOSpaceTimingStruct->FSMC_HiZSetupTime = 0xFC;
 8002716:	60d3      	str	r3, [r2, #12]
}
 8002718:	4770      	bx	lr

0800271a <FSMC_PCCARDCmd>:
  * @param  NewState: new state of the PCCARD Memory Bank.  
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FSMC_PCCARDCmd(FunctionalState NewState)
{
 800271a:	4b05      	ldr	r3, [pc, #20]	; (8002730 <FSMC_PCCARDCmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800271c:	b118      	cbz	r0, 8002726 <FSMC_PCCARDCmd+0xc>
  {
    /* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 |= PCR_PBKEN_SET;
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	f042 0204 	orr.w	r2, r2, #4
 8002724:	e002      	b.n	800272c <FSMC_PCCARDCmd+0x12>
  }
  else
  {
    /* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */
    FSMC_Bank4->PCR4 &= PCR_PBKEN_RESET;
 8002726:	6819      	ldr	r1, [r3, #0]
 8002728:	4a02      	ldr	r2, [pc, #8]	; (8002734 <FSMC_PCCARDCmd+0x1a>)
 800272a:	400a      	ands	r2, r1
 800272c:	601a      	str	r2, [r3, #0]
 800272e:	4770      	bx	lr
 8002730:	a00000a0 	.word	0xa00000a0
 8002734:	000ffffb 	.word	0x000ffffb

08002738 <FSMC_ITConfig>:
{
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));	
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8002738:	b162      	cbz	r2, 8002754 <FSMC_ITConfig+0x1c>
  {
    /* Enable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 800273a:	2810      	cmp	r0, #16
 800273c:	d101      	bne.n	8002742 <FSMC_ITConfig+0xa>
    {
      FSMC_Bank2->SR2 |= FSMC_IT;
 800273e:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <FSMC_ITConfig+0x40>)
 8002740:	e003      	b.n	800274a <FSMC_ITConfig+0x12>
    }
    /* Enable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002742:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8002746:	d103      	bne.n	8002750 <FSMC_ITConfig+0x18>
    {
      FSMC_Bank3->SR3 |= FSMC_IT;
 8002748:	4b0c      	ldr	r3, [pc, #48]	; (800277c <FSMC_ITConfig+0x44>)
 800274a:	685a      	ldr	r2, [r3, #4]
 800274c:	4311      	orrs	r1, r2
 800274e:	e011      	b.n	8002774 <FSMC_ITConfig+0x3c>
    }
    /* Enable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 |= FSMC_IT;    
 8002750:	4b0b      	ldr	r3, [pc, #44]	; (8002780 <FSMC_ITConfig+0x48>)
 8002752:	e7fa      	b.n	800274a <FSMC_ITConfig+0x12>
    }
  }
  else
  {
    /* Disable the selected FSMC_Bank2 interrupts */
    if(FSMC_Bank == FSMC_Bank2_NAND)
 8002754:	2810      	cmp	r0, #16
 8002756:	d104      	bne.n	8002762 <FSMC_ITConfig+0x2a>
    {
      
      FSMC_Bank2->SR2 &= (uint32_t)~FSMC_IT;
 8002758:	4b07      	ldr	r3, [pc, #28]	; (8002778 <FSMC_ITConfig+0x40>)
 800275a:	685a      	ldr	r2, [r3, #4]
 800275c:	ea22 0101 	bic.w	r1, r2, r1
 8002760:	e008      	b.n	8002774 <FSMC_ITConfig+0x3c>
    }
    /* Disable the selected FSMC_Bank3 interrupts */
    else if (FSMC_Bank == FSMC_Bank3_NAND)
 8002762:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
    {
      FSMC_Bank3->SR3 &= (uint32_t)~FSMC_IT;
 8002766:	bf0c      	ite	eq
 8002768:	4b04      	ldreq	r3, [pc, #16]	; (800277c <FSMC_ITConfig+0x44>)
    }
    /* Disable the selected FSMC_Bank4 interrupts */
    else
    {
      FSMC_Bank4->SR4 &= (uint32_t)~FSMC_IT;    
 800276a:	4b05      	ldrne	r3, [pc, #20]	; (8002780 <FSMC_ITConfig+0x48>)
 800276c:	685a      	ldr	r2, [r3, #4]
 800276e:	ea6f 0101 	mvn.w	r1, r1
 8002772:	4011      	ands	r1, r2
 8002774:	6059      	str	r1, [r3, #4]
 8002776:	4770      	bx	lr
 8002778:	a0000060 	.word	0xa0000060
 800277c:	a0000080 	.word	0xa0000080
 8002780:	a00000a0 	.word	0xa00000a0

08002784 <FSMC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_FLAG(FSMC_FLAG));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002784:	2810      	cmp	r0, #16
 8002786:	d101      	bne.n	800278c <FSMC_GetFlagStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 8002788:	4b06      	ldr	r3, [pc, #24]	; (80027a4 <FSMC_GetFlagStatus+0x20>)
 800278a:	e004      	b.n	8002796 <FSMC_GetFlagStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 800278c:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 8002790:	bf0c      	ite	eq
 8002792:	4b05      	ldreq	r3, [pc, #20]	; (80027a8 <FSMC_GetFlagStatus+0x24>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 8002794:	4b05      	ldrne	r3, [pc, #20]	; (80027ac <FSMC_GetFlagStatus+0x28>)
 8002796:	685b      	ldr	r3, [r3, #4]
  } 
  
  /* Get the flag status */
  if ((tmpsr & FSMC_FLAG) != (uint16_t)RESET )
  {
    bitstatus = SET;
 8002798:	420b      	tst	r3, r1
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800279a:	bf0c      	ite	eq
 800279c:	2000      	moveq	r0, #0
 800279e:	2001      	movne	r0, #1
 80027a0:	4770      	bx	lr
 80027a2:	bf00      	nop
 80027a4:	a0000060 	.word	0xa0000060
 80027a8:	a0000080 	.word	0xa0000080
 80027ac:	a00000a0 	.word	0xa00000a0

080027b0 <FSMC_ClearFlag>:
{
 /* Check the parameters */
  assert_param(IS_FSMC_GETFLAG_BANK(FSMC_Bank));
  assert_param(IS_FSMC_CLEAR_FLAG(FSMC_FLAG)) ;
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80027b0:	2810      	cmp	r0, #16
 80027b2:	d104      	bne.n	80027be <FSMC_ClearFlag+0xe>
  {
    FSMC_Bank2->SR2 &= ~FSMC_FLAG; 
 80027b4:	4b07      	ldr	r3, [pc, #28]	; (80027d4 <FSMC_ClearFlag+0x24>)
 80027b6:	685a      	ldr	r2, [r3, #4]
 80027b8:	ea22 0101 	bic.w	r1, r2, r1
 80027bc:	e008      	b.n	80027d0 <FSMC_ClearFlag+0x20>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80027be:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~FSMC_FLAG;
 80027c2:	bf0c      	ite	eq
 80027c4:	4b04      	ldreq	r3, [pc, #16]	; (80027d8 <FSMC_ClearFlag+0x28>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~FSMC_FLAG;
 80027c6:	4b05      	ldrne	r3, [pc, #20]	; (80027dc <FSMC_ClearFlag+0x2c>)
 80027c8:	685a      	ldr	r2, [r3, #4]
 80027ca:	ea6f 0101 	mvn.w	r1, r1
 80027ce:	4011      	ands	r1, r2
 80027d0:	6059      	str	r1, [r3, #4]
 80027d2:	4770      	bx	lr
 80027d4:	a0000060 	.word	0xa0000060
 80027d8:	a0000080 	.word	0xa0000080
 80027dc:	a00000a0 	.word	0xa00000a0

080027e0 <FSMC_GetITStatus>:
  
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_GET_IT(FSMC_IT));
  
  if(FSMC_Bank == FSMC_Bank2_NAND)
 80027e0:	2810      	cmp	r0, #16
 80027e2:	d101      	bne.n	80027e8 <FSMC_GetITStatus+0x8>
  {
    tmpsr = FSMC_Bank2->SR2;
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <FSMC_GetITStatus+0x28>)
 80027e6:	e004      	b.n	80027f2 <FSMC_GetITStatus+0x12>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 80027e8:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    tmpsr = FSMC_Bank3->SR3;
 80027ec:	bf0c      	ite	eq
 80027ee:	4b07      	ldreq	r3, [pc, #28]	; (800280c <FSMC_GetITStatus+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    tmpsr = FSMC_Bank4->SR4;
 80027f0:	4b07      	ldrne	r3, [pc, #28]	; (8002810 <FSMC_GetITStatus+0x30>)
 80027f2:	685b      	ldr	r3, [r3, #4]
  } 
  
  itstatus = tmpsr & FSMC_IT;
  
  itenable = tmpsr & (FSMC_IT >> 3);
  if ((itstatus != (uint32_t)RESET)  && (itenable != (uint32_t)RESET))
 80027f4:	ea13 0001 	ands.w	r0, r3, r1
 80027f8:	d004      	beq.n	8002804 <FSMC_GetITStatus+0x24>
  {
    bitstatus = SET;
 80027fa:	ea13 01d1 	ands.w	r1, r3, r1, lsr #3
 80027fe:	bf0c      	ite	eq
 8002800:	2000      	moveq	r0, #0
 8002802:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus; 
}
 8002804:	4770      	bx	lr
 8002806:	bf00      	nop
 8002808:	a0000060 	.word	0xa0000060
 800280c:	a0000080 	.word	0xa0000080
 8002810:	a00000a0 	.word	0xa00000a0

08002814 <FSMC_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_FSMC_IT_BANK(FSMC_Bank));
  assert_param(IS_FSMC_IT(FSMC_IT));
    
  if(FSMC_Bank == FSMC_Bank2_NAND)
 8002814:	2810      	cmp	r0, #16
 8002816:	d104      	bne.n	8002822 <FSMC_ClearITPendingBit+0xe>
  {
    FSMC_Bank2->SR2 &= ~(FSMC_IT >> 3); 
 8002818:	4b08      	ldr	r3, [pc, #32]	; (800283c <FSMC_ClearITPendingBit+0x28>)
 800281a:	685a      	ldr	r2, [r3, #4]
 800281c:	ea22 01d1 	bic.w	r1, r2, r1, lsr #3
 8002820:	e009      	b.n	8002836 <FSMC_ClearITPendingBit+0x22>
  }  
  else if(FSMC_Bank == FSMC_Bank3_NAND)
 8002822:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  {
    FSMC_Bank3->SR3 &= ~(FSMC_IT >> 3);
 8002826:	bf0c      	ite	eq
 8002828:	4b05      	ldreq	r3, [pc, #20]	; (8002840 <FSMC_ClearITPendingBit+0x2c>)
  }
  /* FSMC_Bank4_PCCARD*/
  else
  {
    FSMC_Bank4->SR4 &= ~(FSMC_IT >> 3);
 800282a:	4b06      	ldrne	r3, [pc, #24]	; (8002844 <FSMC_ClearITPendingBit+0x30>)
 800282c:	685a      	ldr	r2, [r3, #4]
 800282e:	ea4f 01d1 	mov.w	r1, r1, lsr #3
 8002832:	ea22 0101 	bic.w	r1, r2, r1
 8002836:	6059      	str	r1, [r3, #4]
 8002838:	4770      	bx	lr
 800283a:	bf00      	nop
 800283c:	a0000060 	.word	0xa0000060
 8002840:	a0000080 	.word	0xa0000080
 8002844:	a00000a0 	.word	0xa00000a0

08002848 <GPIO_DeInit>:
  * @note   By default, The GPIO pins are configured in input floating mode (except JTAG pins).
  * @param  GPIOx: where x can be (A..I) to select the GPIO peripheral.
  * @retval None
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
 8002848:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  if (GPIOx == GPIOA)
 800284a:	4b2c      	ldr	r3, [pc, #176]	; (80028fc <GPIO_DeInit+0xb4>)
 800284c:	4298      	cmp	r0, r3
 800284e:	d105      	bne.n	800285c <GPIO_DeInit+0x14>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8002850:	2001      	movs	r0, #1
 8002852:	4601      	mov	r1, r0
 8002854:	f000 ffaa 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOA, DISABLE);
 8002858:	2001      	movs	r0, #1
 800285a:	e048      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOB)
 800285c:	4b28      	ldr	r3, [pc, #160]	; (8002900 <GPIO_DeInit+0xb8>)
 800285e:	4298      	cmp	r0, r3
 8002860:	d105      	bne.n	800286e <GPIO_DeInit+0x26>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 8002862:	2002      	movs	r0, #2
 8002864:	2101      	movs	r1, #1
 8002866:	f000 ffa1 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 800286a:	2002      	movs	r0, #2
 800286c:	e03f      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOC)
 800286e:	4b25      	ldr	r3, [pc, #148]	; (8002904 <GPIO_DeInit+0xbc>)
 8002870:	4298      	cmp	r0, r3
 8002872:	d105      	bne.n	8002880 <GPIO_DeInit+0x38>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8002874:	2004      	movs	r0, #4
 8002876:	2101      	movs	r1, #1
 8002878:	f000 ff98 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOC, DISABLE);
 800287c:	2004      	movs	r0, #4
 800287e:	e036      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOD)
 8002880:	4b21      	ldr	r3, [pc, #132]	; (8002908 <GPIO_DeInit+0xc0>)
 8002882:	4298      	cmp	r0, r3
 8002884:	d105      	bne.n	8002892 <GPIO_DeInit+0x4a>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 8002886:	2008      	movs	r0, #8
 8002888:	2101      	movs	r1, #1
 800288a:	f000 ff8f 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOD, DISABLE);
 800288e:	2008      	movs	r0, #8
 8002890:	e02d      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOE)
 8002892:	4b1e      	ldr	r3, [pc, #120]	; (800290c <GPIO_DeInit+0xc4>)
 8002894:	4298      	cmp	r0, r3
 8002896:	d105      	bne.n	80028a4 <GPIO_DeInit+0x5c>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, ENABLE);
 8002898:	2010      	movs	r0, #16
 800289a:	2101      	movs	r1, #1
 800289c:	f000 ff86 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOE, DISABLE);
 80028a0:	2010      	movs	r0, #16
 80028a2:	e024      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOF)
 80028a4:	4b1a      	ldr	r3, [pc, #104]	; (8002910 <GPIO_DeInit+0xc8>)
 80028a6:	4298      	cmp	r0, r3
 80028a8:	d105      	bne.n	80028b6 <GPIO_DeInit+0x6e>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, ENABLE);
 80028aa:	2020      	movs	r0, #32
 80028ac:	2101      	movs	r1, #1
 80028ae:	f000 ff7d 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOF, DISABLE);
 80028b2:	2020      	movs	r0, #32
 80028b4:	e01b      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOG)
 80028b6:	4b17      	ldr	r3, [pc, #92]	; (8002914 <GPIO_DeInit+0xcc>)
 80028b8:	4298      	cmp	r0, r3
 80028ba:	d105      	bne.n	80028c8 <GPIO_DeInit+0x80>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 80028bc:	2040      	movs	r0, #64	; 0x40
 80028be:	2101      	movs	r1, #1
 80028c0:	f000 ff74 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOG, DISABLE);
 80028c4:	2040      	movs	r0, #64	; 0x40
 80028c6:	e012      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else if (GPIOx == GPIOH)
 80028c8:	4b13      	ldr	r3, [pc, #76]	; (8002918 <GPIO_DeInit+0xd0>)
 80028ca:	4298      	cmp	r0, r3
 80028cc:	d105      	bne.n	80028da <GPIO_DeInit+0x92>
  {
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, ENABLE);
 80028ce:	2080      	movs	r0, #128	; 0x80
 80028d0:	2101      	movs	r1, #1
 80028d2:	f000 ff6b 	bl	80037ac <RCC_AHB1PeriphResetCmd>
    RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOH, DISABLE);
 80028d6:	2080      	movs	r0, #128	; 0x80
 80028d8:	e009      	b.n	80028ee <GPIO_DeInit+0xa6>
  }
  else
  {
    if (GPIOx == GPIOI)
 80028da:	4b10      	ldr	r3, [pc, #64]	; (800291c <GPIO_DeInit+0xd4>)
 80028dc:	4298      	cmp	r0, r3
 80028de:	d10b      	bne.n	80028f8 <GPIO_DeInit+0xb0>
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
 80028e0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80028e4:	2101      	movs	r1, #1
 80028e6:	f000 ff61 	bl	80037ac <RCC_AHB1PeriphResetCmd>
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80028ea:	f44f 7080 	mov.w	r0, #256	; 0x100
 80028ee:	2100      	movs	r1, #0
    }
  }
}
 80028f0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (GPIOx == GPIOI)
    {
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, ENABLE);
      RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_GPIOI, DISABLE);
 80028f4:	f000 bf5a 	b.w	80037ac <RCC_AHB1PeriphResetCmd>
 80028f8:	bd08      	pop	{r3, pc}
 80028fa:	bf00      	nop
 80028fc:	40020000 	.word	0x40020000
 8002900:	40020400 	.word	0x40020400
 8002904:	40020800 	.word	0x40020800
 8002908:	40020c00 	.word	0x40020c00
 800290c:	40021000 	.word	0x40021000
 8002910:	40021400 	.word	0x40021400
 8002914:	40021800 	.word	0x40021800
 8002918:	40021c00 	.word	0x40021c00
 800291c:	40022000 	.word	0x40022000

08002920 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8002920:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002924:	2300      	movs	r3, #0
 8002926:	f8d1 8000 	ldr.w	r8, [r1]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800292a:	461a      	mov	r2, r3
  {
    pos = ((uint32_t)0x01) << pinpos;
 800292c:	f04f 0c01 	mov.w	ip, #1
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8002930:	2703      	movs	r7, #3

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
  {
    pos = ((uint32_t)0x01) << pinpos;
 8002932:	fa0c f402 	lsl.w	r4, ip, r2
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8002936:	ea04 0508 	and.w	r5, r4, r8

    if (currentpin == pos)
 800293a:	42a5      	cmp	r5, r4
 800293c:	d12e      	bne.n	800299c <GPIO_Init+0x7c>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800293e:	6806      	ldr	r6, [r0, #0]
 8002940:	fa17 f403 	lsls.w	r4, r7, r3
 8002944:	43e4      	mvns	r4, r4
 8002946:	4026      	ands	r6, r4
 8002948:	6006      	str	r6, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800294a:	790e      	ldrb	r6, [r1, #4]
 800294c:	f8d0 9000 	ldr.w	r9, [r0]
 8002950:	fa06 fa03 	lsl.w	sl, r6, r3

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002954:	3e01      	subs	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002956:	ea4a 0909 	orr.w	r9, sl, r9

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800295a:	2e01      	cmp	r6, #1
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;

    if (currentpin == pos)
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800295c:	f8c0 9000 	str.w	r9, [r0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002960:	d814      	bhi.n	800298c <GPIO_Init+0x6c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002962:	6886      	ldr	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002964:	f891 9005 	ldrb.w	r9, [r1, #5]
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002968:	4026      	ands	r6, r4
 800296a:	6086      	str	r6, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800296c:	6886      	ldr	r6, [r0, #8]
 800296e:	fa09 f903 	lsl.w	r9, r9, r3
 8002972:	ea49 0606 	orr.w	r6, r9, r6
 8002976:	6086      	str	r6, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8002978:	6846      	ldr	r6, [r0, #4]
 800297a:	ea26 0505 	bic.w	r5, r6, r5
 800297e:	6045      	str	r5, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002980:	798d      	ldrb	r5, [r1, #6]
 8002982:	6846      	ldr	r6, [r0, #4]
 8002984:	4095      	lsls	r5, r2
 8002986:	b2ad      	uxth	r5, r5
 8002988:	4335      	orrs	r5, r6
 800298a:	6045      	str	r5, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 800298c:	68c5      	ldr	r5, [r0, #12]
 800298e:	402c      	ands	r4, r5
 8002990:	60c4      	str	r4, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8002992:	79cc      	ldrb	r4, [r1, #7]
 8002994:	68c5      	ldr	r5, [r0, #12]
 8002996:	409c      	lsls	r4, r3
 8002998:	432c      	orrs	r4, r5
 800299a:	60c4      	str	r4, [r0, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800299c:	3201      	adds	r2, #1
 800299e:	3302      	adds	r3, #2
 80029a0:	2a10      	cmp	r2, #16
 80029a2:	d1c6      	bne.n	8002932 <GPIO_Init+0x12>
      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80029a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080029a8 <GPIO_StructInit>:
  * @retval None
  */
void GPIO_StructInit(GPIO_InitTypeDef* GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->GPIO_Pin  = GPIO_Pin_All;
 80029a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029ac:	6003      	str	r3, [r0, #0]
  GPIO_InitStruct->GPIO_Mode = GPIO_Mode_IN;
 80029ae:	2300      	movs	r3, #0
 80029b0:	7103      	strb	r3, [r0, #4]
  GPIO_InitStruct->GPIO_Speed = GPIO_Speed_2MHz;
 80029b2:	7143      	strb	r3, [r0, #5]
  GPIO_InitStruct->GPIO_OType = GPIO_OType_PP;
 80029b4:	7183      	strb	r3, [r0, #6]
  GPIO_InitStruct->GPIO_PuPd = GPIO_PuPd_NOPULL;
 80029b6:	71c3      	strb	r3, [r0, #7]
}
 80029b8:	4770      	bx	lr

080029ba <GPIO_PinLockConfig>:
  * @param  GPIO_Pin: specifies the port bit to be locked.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_PinLockConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80029ba:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0x00010000;
 80029bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029c0:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  tmp |= GPIO_Pin;
 80029c2:	9b01      	ldr	r3, [sp, #4]
 80029c4:	430b      	orrs	r3, r1
 80029c6:	9301      	str	r3, [sp, #4]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80029c8:	9b01      	ldr	r3, [sp, #4]
 80029ca:	61c3      	str	r3, [r0, #28]
  /* Reset LCKK bit */
  GPIOx->LCKR =  GPIO_Pin;
 80029cc:	61c1      	str	r1, [r0, #28]
  /* Set LCKK bit */
  GPIOx->LCKR = tmp;
 80029ce:	9b01      	ldr	r3, [sp, #4]
 80029d0:	61c3      	str	r3, [r0, #28]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80029d2:	69c3      	ldr	r3, [r0, #28]
 80029d4:	9301      	str	r3, [sp, #4]
  /* Read LCKK bit*/
  tmp = GPIOx->LCKR;
 80029d6:	69c3      	ldr	r3, [r0, #28]
 80029d8:	9301      	str	r3, [sp, #4]
}
 80029da:	b002      	add	sp, #8
 80029dc:	4770      	bx	lr

080029de <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80029de:	6903      	ldr	r3, [r0, #16]
  {
    bitstatus = (uint8_t)Bit_SET;
 80029e0:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80029e2:	bf0c      	ite	eq
 80029e4:	2000      	moveq	r0, #0
 80029e6:	2001      	movne	r0, #1
 80029e8:	4770      	bx	lr

080029ea <GPIO_ReadInputData>:
uint16_t GPIO_ReadInputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->IDR);
 80029ea:	6900      	ldr	r0, [r0, #16]
}
 80029ec:	b280      	uxth	r0, r0
 80029ee:	4770      	bx	lr

080029f0 <GPIO_ReadOutputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80029f0:	6943      	ldr	r3, [r0, #20]
  {
    bitstatus = (uint8_t)Bit_SET;
 80029f2:	4219      	tst	r1, r3
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
  }
  return bitstatus;
}
 80029f4:	bf0c      	ite	eq
 80029f6:	2000      	moveq	r0, #0
 80029f8:	2001      	movne	r0, #1
 80029fa:	4770      	bx	lr

080029fc <GPIO_ReadOutputData>:
uint16_t GPIO_ReadOutputData(GPIO_TypeDef* GPIOx)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  return ((uint16_t)GPIOx->ODR);
 80029fc:	6940      	ldr	r0, [r0, #20]
}
 80029fe:	b280      	uxth	r0, r0
 8002a00:	4770      	bx	lr

08002a02 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8002a02:	8301      	strh	r1, [r0, #24]
}
 8002a04:	4770      	bx	lr

08002a06 <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 8002a06:	8341      	strh	r1, [r0, #26]
}
 8002a08:	4770      	bx	lr

08002a0a <GPIO_WriteBit>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_BIT_ACTION(BitVal));

  if (BitVal != Bit_RESET)
 8002a0a:	b10a      	cbz	r2, 8002a10 <GPIO_WriteBit+0x6>
  {
    GPIOx->BSRRL = GPIO_Pin;
 8002a0c:	8301      	strh	r1, [r0, #24]
 8002a0e:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRRH = GPIO_Pin ;
 8002a10:	8341      	strh	r1, [r0, #26]
 8002a12:	4770      	bx	lr

08002a14 <GPIO_Write>:
void GPIO_Write(GPIO_TypeDef* GPIOx, uint16_t PortVal)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR = PortVal;
 8002a14:	6141      	str	r1, [r0, #20]
}
 8002a16:	4770      	bx	lr

08002a18 <GPIO_ToggleBits>:
void GPIO_ToggleBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));

  GPIOx->ODR ^= GPIO_Pin;
 8002a18:	6943      	ldr	r3, [r0, #20]
 8002a1a:	404b      	eors	r3, r1
 8002a1c:	6143      	str	r3, [r0, #20]
}
 8002a1e:	4770      	bx	lr

08002a20 <GPIO_PinAFConfig>:
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002a20:	f001 0307 	and.w	r3, r1, #7
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002a24:	08c9      	lsrs	r1, r1, #3
 8002a26:	3108      	adds	r1, #8
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002a28:	b530      	push	{r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002a2a:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002a2c:	f850 5021 	ldr.w	r5, [r0, r1, lsl #2]
 8002a30:	240f      	movs	r4, #15
 8002a32:	409c      	lsls	r4, r3
 8002a34:	ea25 0404 	bic.w	r4, r5, r4
 8002a38:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002a3c:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002a40:	fa12 f303 	lsls.w	r3, r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8002a44:	431c      	orrs	r4, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002a46:	f840 4021 	str.w	r4, [r0, r1, lsl #2]
}
 8002a4a:	bd30      	pop	{r4, r5, pc}

08002a4c <HASH_DeInit>:
  * @brief  Deinitializes the HASH peripheral registers to their default reset values
  * @param  None
  * @retval None
  */
void HASH_DeInit(void)
{
 8002a4c:	b508      	push	{r3, lr}
  /* Enable HASH reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, ENABLE);
 8002a4e:	2020      	movs	r0, #32
 8002a50:	2101      	movs	r1, #1
 8002a52:	f000 feb7 	bl	80037c4 <RCC_AHB2PeriphResetCmd>
  /* Release HASH from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, DISABLE);
 8002a56:	2020      	movs	r0, #32
 8002a58:	2100      	movs	r1, #0
}
 8002a5a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
void HASH_DeInit(void)
{
  /* Enable HASH reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, ENABLE);
  /* Release HASH from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_HASH, DISABLE);
 8002a5e:	f000 beb1 	b.w	80037c4 <RCC_AHB2PeriphResetCmd>

08002a62 <HASH_Init>:
  assert_param(IS_HASH_ALGOSELECTION(HASH_InitStruct->HASH_AlgoSelection));
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
 8002a62:	4b0e      	ldr	r3, [pc, #56]	; (8002a9c <HASH_Init+0x3a>)
 8002a64:	681a      	ldr	r2, [r3, #0]
 8002a66:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  * @note   The field HASH_HMACKeyType in HASH_InitTypeDef must be filled only 
  *          if the algorithm mode is HMAC.       
  * @retval None
  */
void HASH_Init(HASH_InitTypeDef* HASH_InitStruct)
{
 8002a6a:	b510      	push	{r4, lr}
  assert_param(IS_HASH_ALGOSELECTION(HASH_InitStruct->HASH_AlgoSelection));
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
 8002a6c:	601a      	str	r2, [r3, #0]
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002a6e:	e890 0006 	ldmia.w	r0, {r1, r2}
 8002a72:	681c      	ldr	r4, [r3, #0]
 8002a74:	4321      	orrs	r1, r4
               HASH_InitStruct->HASH_DataType | \
 8002a76:	6884      	ldr	r4, [r0, #8]
 8002a78:	4321      	orrs	r1, r4
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002a7a:	4311      	orrs	r1, r2
               HASH_InitStruct->HASH_DataType | \
               HASH_InitStruct->HASH_AlgoMode);
  
  /* if algorithm mode is HMAC, set the Key */  
  if(HASH_InitStruct->HASH_AlgoMode == HASH_AlgoMode_HMAC) 
 8002a7c:	2a40      	cmp	r2, #64	; 0x40
  assert_param(IS_HASH_DATATYPE(HASH_InitStruct->HASH_DataType));
  assert_param(IS_HASH_ALGOMODE(HASH_InitStruct->HASH_AlgoMode));
  
  /* Configure the Algorithm used, algorithm mode and the datatype */
  HASH->CR &= ~ (HASH_CR_ALGO | HASH_CR_DATATYPE | HASH_CR_MODE);
  HASH->CR |= (HASH_InitStruct->HASH_AlgoSelection | \
 8002a7e:	6019      	str	r1, [r3, #0]
               HASH_InitStruct->HASH_DataType | \
               HASH_InitStruct->HASH_AlgoMode);
  
  /* if algorithm mode is HMAC, set the Key */  
  if(HASH_InitStruct->HASH_AlgoMode == HASH_AlgoMode_HMAC) 
 8002a80:	d107      	bne.n	8002a92 <HASH_Init+0x30>
  {
    assert_param(IS_HASH_HMAC_KEYTYPE(HASH_InitStruct->HASH_HMACKeyType));
    HASH->CR &= ~HASH_CR_LKEY;
 8002a82:	681a      	ldr	r2, [r3, #0]
 8002a84:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002a88:	601a      	str	r2, [r3, #0]
    HASH->CR |= HASH_InitStruct->HASH_HMACKeyType;
 8002a8a:	6819      	ldr	r1, [r3, #0]
 8002a8c:	68c2      	ldr	r2, [r0, #12]
 8002a8e:	430a      	orrs	r2, r1
 8002a90:	601a      	str	r2, [r3, #0]
  }

  /* Reset the HASH processor core, so that the HASH will be ready to compute 
     the message digest of a new message */
  HASH->CR |= HASH_CR_INIT;  
 8002a92:	681a      	ldr	r2, [r3, #0]
 8002a94:	f042 0204 	orr.w	r2, r2, #4
 8002a98:	601a      	str	r2, [r3, #0]
}
 8002a9a:	bd10      	pop	{r4, pc}
 8002a9c:	50060400 	.word	0x50060400

08002aa0 <HASH_StructInit>:
  * @retval None
  */
void HASH_StructInit(HASH_InitTypeDef* HASH_InitStruct)
{
  /* Initialize the HASH_AlgoSelection member */
  HASH_InitStruct->HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	6003      	str	r3, [r0, #0]

  /* Initialize the HASH_AlgoMode member */
  HASH_InitStruct->HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002aa4:	6043      	str	r3, [r0, #4]

  /* Initialize the HASH_DataType member */
  HASH_InitStruct->HASH_DataType = HASH_DataType_32b;
 8002aa6:	6083      	str	r3, [r0, #8]

  /* Initialize the HASH_HMACKeyType member */
  HASH_InitStruct->HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8002aa8:	60c3      	str	r3, [r0, #12]
}
 8002aaa:	4770      	bx	lr

08002aac <HASH_Reset>:
  * @retval None
  */
void HASH_Reset(void)
{
  /* Reset the HASH processor core */
  HASH->CR |= HASH_CR_INIT;
 8002aac:	4b02      	ldr	r3, [pc, #8]	; (8002ab8 <HASH_Reset+0xc>)
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	f042 0204 	orr.w	r2, r2, #4
 8002ab4:	601a      	str	r2, [r3, #0]
}
 8002ab6:	4770      	bx	lr
 8002ab8:	50060400 	.word	0x50060400

08002abc <HASH_SetLastWordValidBitsNbr>:
{
  /* Check the parameters */
  assert_param(IS_HASH_VALIDBITSNUMBER(ValidNumber));
  
  /* Configure the Number of valid bits in last word of the message */
  HASH->STR &= ~(HASH_STR_NBW);
 8002abc:	4b04      	ldr	r3, [pc, #16]	; (8002ad0 <HASH_SetLastWordValidBitsNbr+0x14>)
 8002abe:	689a      	ldr	r2, [r3, #8]
 8002ac0:	f022 021f 	bic.w	r2, r2, #31
 8002ac4:	609a      	str	r2, [r3, #8]
  HASH->STR |= ValidNumber;
 8002ac6:	689a      	ldr	r2, [r3, #8]
 8002ac8:	4302      	orrs	r2, r0
 8002aca:	609a      	str	r2, [r3, #8]
}
 8002acc:	4770      	bx	lr
 8002ace:	bf00      	nop
 8002ad0:	50060400 	.word	0x50060400

08002ad4 <HASH_DataIn>:
  * @retval None
  */
void HASH_DataIn(uint32_t Data)
{
  /* Write in the DIN register a new data */
  HASH->DIN = Data;
 8002ad4:	4b01      	ldr	r3, [pc, #4]	; (8002adc <HASH_DataIn+0x8>)
 8002ad6:	6058      	str	r0, [r3, #4]
}
 8002ad8:	4770      	bx	lr
 8002ada:	bf00      	nop
 8002adc:	50060400 	.word	0x50060400

08002ae0 <HASH_GetInFIFOWordsNbr>:
  * @retval The value of words already pushed into the IN FIFO.
  */
uint8_t HASH_GetInFIFOWordsNbr(void)
{
  /* Return the value of NBW bits */
  return ((HASH->CR & HASH_CR_NBW) >> 8);
 8002ae0:	4b02      	ldr	r3, [pc, #8]	; (8002aec <HASH_GetInFIFOWordsNbr+0xc>)
 8002ae2:	6818      	ldr	r0, [r3, #0]
}
 8002ae4:	f3c0 2003 	ubfx	r0, r0, #8, #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	50060400 	.word	0x50060400

08002af0 <HASH_GetDigest>:
  * @retval None
  */
void HASH_GetDigest(HASH_MsgDigest* HASH_MessageDigest)
{
  /* Get the data field */
  HASH_MessageDigest->Data[0] = HASH->HR[0];
 8002af0:	4b05      	ldr	r3, [pc, #20]	; (8002b08 <HASH_GetDigest+0x18>)
 8002af2:	68da      	ldr	r2, [r3, #12]
 8002af4:	6002      	str	r2, [r0, #0]
  HASH_MessageDigest->Data[1] = HASH->HR[1];
 8002af6:	691a      	ldr	r2, [r3, #16]
 8002af8:	6042      	str	r2, [r0, #4]
  HASH_MessageDigest->Data[2] = HASH->HR[2];
 8002afa:	695a      	ldr	r2, [r3, #20]
 8002afc:	6082      	str	r2, [r0, #8]
  HASH_MessageDigest->Data[3] = HASH->HR[3];
 8002afe:	699a      	ldr	r2, [r3, #24]
 8002b00:	60c2      	str	r2, [r0, #12]
  HASH_MessageDigest->Data[4] = HASH->HR[4];
 8002b02:	69db      	ldr	r3, [r3, #28]
 8002b04:	6103      	str	r3, [r0, #16]
}
 8002b06:	4770      	bx	lr
 8002b08:	50060400 	.word	0x50060400

08002b0c <HASH_StartDigest>:
  * @retval None
  */
void HASH_StartDigest(void)
{
  /* Start the Digest calculation */
  HASH->STR |= HASH_STR_DCAL;
 8002b0c:	4b02      	ldr	r3, [pc, #8]	; (8002b18 <HASH_StartDigest+0xc>)
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b14:	609a      	str	r2, [r3, #8]
}
 8002b16:	4770      	bx	lr
 8002b18:	50060400 	.word	0x50060400

08002b1c <HASH_SaveContext>:
void HASH_SaveContext(HASH_Context* HASH_ContextSave)
{
  uint8_t i = 0;
  
  /* save context registers */
  HASH_ContextSave->HASH_IMR = HASH->IMR;  
 8002b1c:	4b08      	ldr	r3, [pc, #32]	; (8002b40 <HASH_SaveContext+0x24>)
 8002b1e:	6a1a      	ldr	r2, [r3, #32]
 8002b20:	6002      	str	r2, [r0, #0]
  HASH_ContextSave->HASH_STR = HASH->STR;      
 8002b22:	689a      	ldr	r2, [r3, #8]
 8002b24:	6042      	str	r2, [r0, #4]
  HASH_ContextSave->HASH_CR  = HASH->CR;     
 8002b26:	681a      	ldr	r2, [r3, #0]
 8002b28:	6082      	str	r2, [r0, #8]
 8002b2a:	2200      	movs	r2, #0
  for(i=0; i<=50;i++)
  {
     HASH_ContextSave->HASH_CSR[i] = HASH->CSR[i];
 8002b2c:	f102 013e 	add.w	r1, r2, #62	; 0x3e
 8002b30:	3201      	adds	r2, #1
 8002b32:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 8002b36:	60c1      	str	r1, [r0, #12]
 8002b38:	3004      	adds	r0, #4
  
  /* save context registers */
  HASH_ContextSave->HASH_IMR = HASH->IMR;  
  HASH_ContextSave->HASH_STR = HASH->STR;      
  HASH_ContextSave->HASH_CR  = HASH->CR;     
  for(i=0; i<=50;i++)
 8002b3a:	2a33      	cmp	r2, #51	; 0x33
 8002b3c:	d1f6      	bne.n	8002b2c <HASH_SaveContext+0x10>
  {
     HASH_ContextSave->HASH_CSR[i] = HASH->CSR[i];
  }   
}
 8002b3e:	4770      	bx	lr
 8002b40:	50060400 	.word	0x50060400

08002b44 <HASH_RestoreContext>:
void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  
{
  uint8_t i = 0;
  
  /* restore context registers */
  HASH->IMR = HASH_ContextRestore->HASH_IMR;   
 8002b44:	6802      	ldr	r2, [r0, #0]
 8002b46:	4b0b      	ldr	r3, [pc, #44]	; (8002b74 <HASH_RestoreContext+0x30>)
  * @param  HASH_ContextRestore: pointer to a HASH_Context structure that contains
  *         the repository for saved context.
  * @retval None
  */
void HASH_RestoreContext(HASH_Context* HASH_ContextRestore)  
{
 8002b48:	b510      	push	{r4, lr}
  uint8_t i = 0;
  
  /* restore context registers */
  HASH->IMR = HASH_ContextRestore->HASH_IMR;   
 8002b4a:	621a      	str	r2, [r3, #32]
  HASH->STR = HASH_ContextRestore->HASH_STR;     
 8002b4c:	6842      	ldr	r2, [r0, #4]
 8002b4e:	609a      	str	r2, [r3, #8]
  HASH->CR = HASH_ContextRestore->HASH_CR;
 8002b50:	6882      	ldr	r2, [r0, #8]
 8002b52:	601a      	str	r2, [r3, #0]
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	f042 0204 	orr.w	r2, r2, #4
 8002b5a:	601a      	str	r2, [r3, #0]
 8002b5c:	2200      	movs	r2, #0
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
 8002b5e:	68c4      	ldr	r4, [r0, #12]
 8002b60:	f102 013e 	add.w	r1, r2, #62	; 0x3e
 8002b64:	3201      	adds	r2, #1
 8002b66:	3004      	adds	r0, #4
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
 8002b68:	2a33      	cmp	r2, #51	; 0x33
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
 8002b6a:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  
  /* Initialize the hash processor */
  HASH->CR |= HASH_CR_INIT; 
  
   /* continue restoring context registers */     
  for(i=0; i<=50;i++)
 8002b6e:	d1f6      	bne.n	8002b5e <HASH_RestoreContext+0x1a>
  {
     HASH->CSR[i] = HASH_ContextRestore->HASH_CSR[i];
  }   
}
 8002b70:	bd10      	pop	{r4, pc}
 8002b72:	bf00      	nop
 8002b74:	50060400 	.word	0x50060400

08002b78 <HASH_DMACmd>:
  * @param  NewState: new state of the selected HASH DMA transfer request.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void HASH_DMACmd(FunctionalState NewState)
{
 8002b78:	4b04      	ldr	r3, [pc, #16]	; (8002b8c <HASH_DMACmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the HASH DMA request */
    HASH->CR |= HASH_CR_DMAE;
 8002b7a:	681a      	ldr	r2, [r3, #0]
void HASH_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002b7c:	b110      	cbz	r0, 8002b84 <HASH_DMACmd+0xc>
  {
    /* Enable the HASH DMA request */
    HASH->CR |= HASH_CR_DMAE;
 8002b7e:	f042 0208 	orr.w	r2, r2, #8
 8002b82:	e001      	b.n	8002b88 <HASH_DMACmd+0x10>
  }
  else
  {
    /* Disable the HASH DMA request */
    HASH->CR &= ~HASH_CR_DMAE;
 8002b84:	f022 0208 	bic.w	r2, r2, #8
 8002b88:	601a      	str	r2, [r3, #0]
 8002b8a:	4770      	bx	lr
 8002b8c:	50060400 	.word	0x50060400

08002b90 <HASH_ITConfig>:
  * @param  NewState: new state of the specified HASH interrupt.
  *           This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void HASH_ITConfig(uint8_t HASH_IT, FunctionalState NewState)
{
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <HASH_ITConfig+0x18>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the selected HASH interrupt */
    HASH->IMR |= HASH_IT;
 8002b92:	6a1a      	ldr	r2, [r3, #32]
{
  /* Check the parameters */
  assert_param(IS_HASH_IT(HASH_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8002b94:	b109      	cbz	r1, 8002b9a <HASH_ITConfig+0xa>
  {
    /* Enable the selected HASH interrupt */
    HASH->IMR |= HASH_IT;
 8002b96:	4310      	orrs	r0, r2
 8002b98:	e003      	b.n	8002ba2 <HASH_ITConfig+0x12>
  }
  else
  {
    /* Disable the selected HASH interrupt */
    HASH->IMR &= (uint8_t) ~HASH_IT;
 8002b9a:	ea22 0000 	bic.w	r0, r2, r0
 8002b9e:	f000 00ff 	and.w	r0, r0, #255	; 0xff
 8002ba2:	6218      	str	r0, [r3, #32]
 8002ba4:	4770      	bx	lr
 8002ba6:	bf00      	nop
 8002ba8:	50060400 	.word	0x50060400

08002bac <HASH_GetFlagStatus>:
  *            @arg HASH_FLAG_DMAS: DMAS Status flag
  *            @arg HASH_FLAG_DINNE: Data Input register (DIN) not empty status flag
  * @retval The new state of HASH_FLAG (SET or RESET)
  */
FlagStatus HASH_GetFlagStatus(uint16_t HASH_FLAG)
{
 8002bac:	4b05      	ldr	r3, [pc, #20]	; (8002bc4 <HASH_GetFlagStatus+0x18>)

  /* Check the parameters */
  assert_param(IS_HASH_GET_FLAG(HASH_FLAG));

  /* check if the FLAG is in CR register */
  if ((HASH_FLAG & HASH_FLAG_DINNE) != (uint16_t)RESET ) 
 8002bae:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  {
    tempreg = HASH->CR;
 8002bb2:	bf14      	ite	ne
 8002bb4:	681b      	ldrne	r3, [r3, #0]
  }
  else /* The FLAG is in SR register */
  {
    tempreg = HASH->SR;
 8002bb6:	6a5b      	ldreq	r3, [r3, #36]	; 0x24

  /* Check the status of the specified HASH flag */
  if ((tempreg & HASH_FLAG) != (uint16_t)RESET)
  {
    /* HASH is set */
    bitstatus = SET;
 8002bb8:	4203      	tst	r3, r0
    bitstatus = RESET;
  }

  /* Return the HASH_FLAG status */
  return  bitstatus;
}
 8002bba:	bf0c      	ite	eq
 8002bbc:	2000      	moveq	r0, #0
 8002bbe:	2001      	movne	r0, #1
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	50060400 	.word	0x50060400

08002bc8 <HASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_HASH_CLEAR_FLAG(HASH_FLAG));
  
  /* Clear the selected HASH flags */
  HASH->SR = ~(uint32_t)HASH_FLAG;
 8002bc8:	4b01      	ldr	r3, [pc, #4]	; (8002bd0 <HASH_ClearFlag+0x8>)
 8002bca:	43c0      	mvns	r0, r0
 8002bcc:	6258      	str	r0, [r3, #36]	; 0x24
}
 8002bce:	4770      	bx	lr
 8002bd0:	50060400 	.word	0x50060400

08002bd4 <HASH_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_HASH_GET_IT(HASH_IT));  


  /* Check the status of the specified HASH interrupt */
  tmpreg =  HASH->SR;
 8002bd4:	4b04      	ldr	r3, [pc, #16]	; (8002be8 <HASH_GetITStatus+0x14>)
 8002bd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24

  if (((HASH->IMR & tmpreg) & HASH_IT) != RESET)
 8002bd8:	6a1b      	ldr	r3, [r3, #32]
 8002bda:	4013      	ands	r3, r2
  {
    /* HASH_IT is set */
    bitstatus = SET;
 8002bdc:	4203      	tst	r3, r0
    /* HASH_IT is reset */
    bitstatus = RESET;
  }
  /* Return the HASH_IT status */
  return bitstatus;
}
 8002bde:	bf0c      	ite	eq
 8002be0:	2000      	moveq	r0, #0
 8002be2:	2001      	movne	r0, #1
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	50060400 	.word	0x50060400

08002bec <HASH_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_HASH_IT(HASH_IT));

  /* Clear the selected HASH interrupt pending bit */
  HASH->SR = (uint8_t)~HASH_IT;
 8002bec:	43c0      	mvns	r0, r0
 8002bee:	4b02      	ldr	r3, [pc, #8]	; (8002bf8 <HASH_ClearITPendingBit+0xc>)
 8002bf0:	b2c0      	uxtb	r0, r0
 8002bf2:	6258      	str	r0, [r3, #36]	; 0x24
}
 8002bf4:	4770      	bx	lr
 8002bf6:	bf00      	nop
 8002bf8:	50060400 	.word	0x50060400

08002bfc <HASH_MD5>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002bfc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002bfe:	f001 0303 	and.w	r3, r1, #3
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002c02:	b08d      	sub	sp, #52	; 0x34
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002c04:	2700      	movs	r7, #0
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002c06:	00db      	lsls	r3, r3, #3
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002c08:	f8ad 702e 	strh.w	r7, [sp, #46]	; 0x2e
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_MD5(uint8_t *Input, uint32_t Ilen, uint8_t Output[16])
{
 8002c0c:	4604      	mov	r4, r0
 8002c0e:	460d      	mov	r5, r1
 8002c10:	4616      	mov	r6, r2
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8002c12:	970a      	str	r7, [sp, #40]	; 0x28
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;


  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002c14:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e

  /* HASH peripheral initialization */
  HASH_DeInit();
 8002c18:	f7ff ff18 	bl	8002a4c <HASH_DeInit>

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 8002c1c:	2380      	movs	r3, #128	; 0x80
 8002c1e:	9306      	str	r3, [sp, #24]
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  HASH_Init(&MD5_HASH_InitStructure);
 8002c20:	a806      	add	r0, sp, #24
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002c22:	2320      	movs	r3, #32
  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002c24:	9707      	str	r7, [sp, #28]
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002c26:	9308      	str	r3, [sp, #32]
  HASH_Init(&MD5_HASH_InitStructure);
 8002c28:	f7ff ff1b 	bl	8002a62 <HASH_Init>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8002c2c:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002c30:	b280      	uxth	r0, r0
 8002c32:	f7ff ff43 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002c36:	e003      	b.n	8002c40 <HASH_MD5+0x44>
  {
    HASH_DataIn(*(uint32_t*)inputaddr);
 8002c38:	59e0      	ldr	r0, [r4, r7]
 8002c3a:	f7ff ff4b 	bl	8002ad4 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002c3e:	3704      	adds	r7, #4
 8002c40:	42af      	cmp	r7, r5
 8002c42:	d3f9      	bcc.n	8002c38 <HASH_MD5+0x3c>
    HASH_DataIn(*(uint32_t*)inputaddr);
    inputaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8002c44:	f7ff ff62 	bl	8002b0c <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002c48:	2008      	movs	r0, #8
 8002c4a:	f7ff ffaf 	bl	8002bac <HASH_GetFlagStatus>
    counter++;
 8002c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c50:	3301      	adds	r3, #1
 8002c52:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8002c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002c56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002c5a:	d002      	beq.n	8002c62 <HASH_MD5+0x66>
 8002c5c:	2800      	cmp	r0, #0
 8002c5e:	d1f3      	bne.n	8002c48 <HASH_MD5+0x4c>
 8002c60:	e000      	b.n	8002c64 <HASH_MD5+0x68>

  if (busystatus != RESET)
 8002c62:	b980      	cbnz	r0, 8002c86 <HASH_MD5+0x8a>
     status = ERROR;
  }
  else
  {
    /* Read the message digest */
    HASH_GetDigest(&MD5_MessageDigest);
 8002c64:	a801      	add	r0, sp, #4
 8002c66:	f7ff ff43 	bl	8002af0 <HASH_GetDigest>
 8002c6a:	9b01      	ldr	r3, [sp, #4]
 8002c6c:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 8002c6e:	6033      	str	r3, [r6, #0]
 8002c70:	9b02      	ldr	r3, [sp, #8]
 8002c72:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 8002c74:	6073      	str	r3, [r6, #4]
 8002c76:	9b03      	ldr	r3, [sp, #12]
 8002c78:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 8002c7a:	60b3      	str	r3, [r6, #8]
 8002c7c:	9b04      	ldr	r3, [sp, #16]
 8002c7e:	ba1b      	rev	r3, r3
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8002c80:	2001      	movs	r0, #1
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 8002c82:	60f3      	str	r3, [r6, #12]
 8002c84:	e000      	b.n	8002c88 <HASH_MD5+0x8c>
    counter++;
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));

  if (busystatus != RESET)
  {
     status = ERROR;
 8002c86:	2000      	movs	r0, #0
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
  }
  return status; 
}
 8002c88:	b00d      	add	sp, #52	; 0x34
 8002c8a:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c8c <HMAC_MD5>:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8002c8c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002c90:	4699      	mov	r9, r3
 8002c92:	b08d      	sub	sp, #52	; 0x34
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002c94:	f003 0303 	and.w	r3, r3, #3
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002c98:	f04f 0800 	mov.w	r8, #0
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002c9c:	00db      	lsls	r3, r3, #3
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
  HASH_InitTypeDef MD5_HASH_InitStructure;
  HASH_MsgDigest MD5_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002c9e:	f8ad 802c 	strh.w	r8, [sp, #44]	; 0x2c
  __IO uint16_t nbvalidbitskey = 0;
 8002ca2:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8002ca6:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002caa:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8002cae:	f001 0303 	and.w	r3, r1, #3
 8002cb2:	00db      	lsls	r3, r3, #3
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8002cb4:	460d      	mov	r5, r1
 8002cb6:	4616      	mov	r6, r2
 8002cb8:	4604      	mov	r4, r0

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8002cba:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_MD5(uint8_t *Key, uint32_t Keylen, uint8_t *Input, 
                     uint32_t Ilen, uint8_t Output[16])
{
 8002cbe:	9f14      	ldr	r7, [sp, #80]	; 0x50

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
   
  /* HASH peripheral initialization */
  HASH_DeInit();
 8002cc0:	f7ff fec4 	bl	8002a4c <HASH_DeInit>

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
 8002cc4:	2380      	movs	r3, #128	; 0x80
 8002cc6:	9306      	str	r3, [sp, #24]
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 8002cc8:	2340      	movs	r3, #64	; 0x40
 8002cca:	9307      	str	r3, [sp, #28]
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002ccc:	2320      	movs	r3, #32
  if(Keylen > 64)
 8002cce:	2d40      	cmp	r5, #64	; 0x40
  HASH_DeInit();

  /* HASH Configuration */
  MD5_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_MD5;
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002cd0:	9308      	str	r3, [sp, #32]
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&MD5_HASH_InitStructure);
 8002cd2:	a806      	add	r0, sp, #24
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8002cd4:	bf8a      	itet	hi
 8002cd6:	f44f 3380 	movhi.w	r3, #65536	; 0x10000
  }
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8002cda:	f8cd 8024 	strls.w	r8, [sp, #36]	; 0x24
  MD5_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  MD5_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8002cde:	9309      	strhi	r3, [sp, #36]	; 0x24
  else
  {
    /* HMAC short Key */
    MD5_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&MD5_HASH_InitStructure);
 8002ce0:	f7ff febf 	bl	8002a62 <HASH_Init>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8002ce4:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002ce8:	b280      	uxth	r0, r0
 8002cea:	f7ff fee7 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8002cee:	f04f 0800 	mov.w	r8, #0
 8002cf2:	e005      	b.n	8002d00 <HMAC_MD5+0x74>
  {
    HASH_DataIn(*(uint32_t*)keyaddr);
 8002cf4:	f854 0008 	ldr.w	r0, [r4, r8]
 8002cf8:	f7ff feec 	bl	8002ad4 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8002cfc:	f108 0804 	add.w	r8, r8, #4
 8002d00:	45a8      	cmp	r8, r5
 8002d02:	d3f7      	bcc.n	8002cf4 <HMAC_MD5+0x68>
    HASH_DataIn(*(uint32_t*)keyaddr);
    keyaddr+=4;
  }
  
  /* Start the HASH processor */
  HASH_StartDigest();
 8002d04:	f7ff ff02 	bl	8002b0c <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002d08:	2008      	movs	r0, #8
 8002d0a:	f7ff ff4f 	bl	8002bac <HASH_GetFlagStatus>
    counter++;
 8002d0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d10:	3301      	adds	r3, #1
 8002d12:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8002d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d1a:	d002      	beq.n	8002d22 <HMAC_MD5+0x96>
 8002d1c:	2800      	cmp	r0, #0
 8002d1e:	d1f3      	bne.n	8002d08 <HMAC_MD5+0x7c>
 8002d20:	e001      	b.n	8002d26 <HMAC_MD5+0x9a>

  if (busystatus != RESET)
 8002d22:	2800      	cmp	r0, #0
 8002d24:	d152      	bne.n	8002dcc <HMAC_MD5+0x140>
     status = ERROR;
  }
  else
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8002d26:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 8002d2a:	b280      	uxth	r0, r0
 8002d2c:	f7ff fec6 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8002d30:	f04f 0800 	mov.w	r8, #0
 8002d34:	e005      	b.n	8002d42 <HMAC_MD5+0xb6>
    {
      HASH_DataIn(*(uint32_t*)inputaddr);
 8002d36:	f856 0008 	ldr.w	r0, [r6, r8]
 8002d3a:	f7ff fecb 	bl	8002ad4 <HASH_DataIn>
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8002d3e:	f108 0804 	add.w	r8, r8, #4
 8002d42:	45c8      	cmp	r8, r9
 8002d44:	d3f7      	bcc.n	8002d36 <HMAC_MD5+0xaa>
      HASH_DataIn(*(uint32_t*)inputaddr);
      inputaddr+=4;
    }

    /* Start the HASH processor */
    HASH_StartDigest();
 8002d46:	f7ff fee1 	bl	8002b0c <HASH_StartDigest>

    /* wait until the Busy flag is RESET */
    counter =0;
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	930a      	str	r3, [sp, #40]	; 0x28
    do
    {
       busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002d4e:	2008      	movs	r0, #8
 8002d50:	f7ff ff2c 	bl	8002bac <HASH_GetFlagStatus>
       counter++;
 8002d54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d56:	3301      	adds	r3, #1
 8002d58:	930a      	str	r3, [sp, #40]	; 0x28
    }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8002d5a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d5c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d60:	d002      	beq.n	8002d68 <HMAC_MD5+0xdc>
 8002d62:	2800      	cmp	r0, #0
 8002d64:	d1f3      	bne.n	8002d4e <HMAC_MD5+0xc2>
 8002d66:	e001      	b.n	8002d6c <HMAC_MD5+0xe0>

    if (busystatus != RESET)
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	d12f      	bne.n	8002dcc <HMAC_MD5+0x140>
      status = ERROR;
    }
    else
    {  
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8002d6c:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002d70:	b280      	uxth	r0, r0
 8002d72:	f7ff fea3 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 8002d76:	2600      	movs	r6, #0
 8002d78:	e003      	b.n	8002d82 <HMAC_MD5+0xf6>
      {
        HASH_DataIn(*(uint32_t*)keyaddr);
 8002d7a:	59a0      	ldr	r0, [r4, r6]
 8002d7c:	f7ff feaa 	bl	8002ad4 <HASH_DataIn>
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 8002d80:	3604      	adds	r6, #4
 8002d82:	42ae      	cmp	r6, r5
 8002d84:	d3f9      	bcc.n	8002d7a <HMAC_MD5+0xee>
        HASH_DataIn(*(uint32_t*)keyaddr);
        keyaddr+=4;
      }
  
       /* Start the HASH processor */
       HASH_StartDigest();
 8002d86:	f7ff fec1 	bl	8002b0c <HASH_StartDigest>

       /* wait until the Busy flag is RESET */
       counter =0;
 8002d8a:	2300      	movs	r3, #0
 8002d8c:	930a      	str	r3, [sp, #40]	; 0x28
       do
       {
          busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002d8e:	2008      	movs	r0, #8
 8002d90:	f7ff ff0c 	bl	8002bac <HASH_GetFlagStatus>
          counter++;
 8002d94:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d96:	3301      	adds	r3, #1
 8002d98:	930a      	str	r3, [sp, #40]	; 0x28
      }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));
 8002d9a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002da0:	d002      	beq.n	8002da8 <HMAC_MD5+0x11c>
 8002da2:	2800      	cmp	r0, #0
 8002da4:	d1f3      	bne.n	8002d8e <HMAC_MD5+0x102>
 8002da6:	e000      	b.n	8002daa <HMAC_MD5+0x11e>

      if (busystatus != RESET)
 8002da8:	b980      	cbnz	r0, 8002dcc <HMAC_MD5+0x140>
         status = ERROR;
      }
      else
      {
         /* Read the message digest */
         HASH_GetDigest(&MD5_MessageDigest);
 8002daa:	a801      	add	r0, sp, #4
 8002dac:	f7ff fea0 	bl	8002af0 <HASH_GetDigest>
 8002db0:	9b01      	ldr	r3, [sp, #4]
 8002db2:	ba1b      	rev	r3, r3
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[0]);
 8002db4:	603b      	str	r3, [r7, #0]
 8002db6:	9b02      	ldr	r3, [sp, #8]
 8002db8:	ba1b      	rev	r3, r3
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
 8002dba:	607b      	str	r3, [r7, #4]
 8002dbc:	9b03      	ldr	r3, [sp, #12]
 8002dbe:	ba1b      	rev	r3, r3
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
 8002dc0:	60bb      	str	r3, [r7, #8]
 8002dc2:	9b04      	ldr	r3, [sp, #16]
 8002dc4:	ba1b      	rev	r3, r3
  __IO uint16_t nbvalidbitsdata = 0;
  __IO uint16_t nbvalidbitskey = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8002dc6:	2001      	movs	r0, #1
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[1]);
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[2]);
         outputaddr+=4;
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
 8002dc8:	60fb      	str	r3, [r7, #12]
 8002dca:	e000      	b.n	8002dce <HMAC_MD5+0x142>
          counter++;
      }while ((counter != MD5BUSY_TIMEOUT) && (busystatus != RESET));

      if (busystatus != RESET)
      {
         status = ERROR;
 8002dcc:	2000      	movs	r0, #0
         *(uint32_t*)(outputaddr)  = __REV(MD5_MessageDigest.Data[3]);
      }
    }
  }
  return status;  
}
 8002dce:	b00d      	add	sp, #52	; 0x34
 8002dd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002dd4 <HASH_SHA1>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8002dd4:	b5f0      	push	{r4, r5, r6, r7, lr}
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002dd6:	f001 0303 	and.w	r3, r1, #3
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8002dda:	b08d      	sub	sp, #52	; 0x34
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002ddc:	2700      	movs	r7, #0
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002dde:	00db      	lsls	r3, r3, #3
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002de0:	f8ad 702e 	strh.w	r7, [sp, #46]	; 0x2e
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HASH_SHA1(uint8_t *Input, uint32_t Ilen, uint8_t Output[20])
{
 8002de4:	4604      	mov	r4, r0
 8002de6:	460d      	mov	r5, r1
 8002de8:	4616      	mov	r6, r2
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8002dea:	970a      	str	r7, [sp, #40]	; 0x28
  ErrorStatus status = SUCCESS;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002dec:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e

  /* HASH peripheral initialization */
  HASH_DeInit();
 8002df0:	f7ff fe2c 	bl	8002a4c <HASH_DeInit>

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002df4:	2320      	movs	r3, #32
  HASH_Init(&SHA1_HASH_InitStructure);
 8002df6:	a806      	add	r0, sp, #24

  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8002df8:	9706      	str	r7, [sp, #24]
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HASH;
 8002dfa:	9707      	str	r7, [sp, #28]
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002dfc:	9308      	str	r3, [sp, #32]
  HASH_Init(&SHA1_HASH_InitStructure);
 8002dfe:	f7ff fe30 	bl	8002a62 <HASH_Init>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8002e02:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002e06:	b280      	uxth	r0, r0
 8002e08:	f7ff fe58 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002e0c:	e003      	b.n	8002e16 <HASH_SHA1+0x42>
  {
    HASH_DataIn(*(uint32_t*)inputaddr);
 8002e0e:	59e0      	ldr	r0, [r4, r7]
 8002e10:	f7ff fe60 	bl	8002ad4 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the data */
  HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

  /* Write the Input block in the IN FIFO */
  for(i=0; i<Ilen; i+=4)
 8002e14:	3704      	adds	r7, #4
 8002e16:	42af      	cmp	r7, r5
 8002e18:	d3f9      	bcc.n	8002e0e <HASH_SHA1+0x3a>
    HASH_DataIn(*(uint32_t*)inputaddr);
    inputaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8002e1a:	f7ff fe77 	bl	8002b0c <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002e1e:	2008      	movs	r0, #8
 8002e20:	f7ff fec4 	bl	8002bac <HASH_GetFlagStatus>
    counter++;
 8002e24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e26:	3301      	adds	r3, #1
 8002e28:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 8002e2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002e2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e30:	d002      	beq.n	8002e38 <HASH_SHA1+0x64>
 8002e32:	2800      	cmp	r0, #0
 8002e34:	d1f3      	bne.n	8002e1e <HASH_SHA1+0x4a>
 8002e36:	e000      	b.n	8002e3a <HASH_SHA1+0x66>

  if (busystatus != RESET)
 8002e38:	b998      	cbnz	r0, 8002e62 <HASH_SHA1+0x8e>
     status = ERROR;
  }
  else
  {
    /* Read the message digest */
    HASH_GetDigest(&SHA1_MessageDigest);
 8002e3a:	a801      	add	r0, sp, #4
 8002e3c:	f7ff fe58 	bl	8002af0 <HASH_GetDigest>
 8002e40:	9b01      	ldr	r3, [sp, #4]
 8002e42:	ba1b      	rev	r3, r3
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 8002e44:	6033      	str	r3, [r6, #0]
 8002e46:	9b02      	ldr	r3, [sp, #8]
 8002e48:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 8002e4a:	6073      	str	r3, [r6, #4]
 8002e4c:	9b03      	ldr	r3, [sp, #12]
 8002e4e:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 8002e50:	60b3      	str	r3, [r6, #8]
 8002e52:	9b04      	ldr	r3, [sp, #16]
 8002e54:	ba1b      	rev	r3, r3
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 8002e56:	60f3      	str	r3, [r6, #12]
 8002e58:	9b05      	ldr	r3, [sp, #20]
 8002e5a:	ba1b      	rev	r3, r3
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8002e5c:	2001      	movs	r0, #1
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 8002e5e:	6133      	str	r3, [r6, #16]
 8002e60:	e000      	b.n	8002e64 <HASH_SHA1+0x90>
    counter++;
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));

  if (busystatus != RESET)
  {
     status = ERROR;
 8002e62:	2000      	movs	r0, #0
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
    outputaddr+=4;
    *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
  }
  return status;
}
 8002e64:	b00d      	add	sp, #52	; 0x34
 8002e66:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e68 <HMAC_SHA1>:
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 8002e68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002e6c:	4699      	mov	r9, r3
 8002e6e:	b08d      	sub	sp, #52	; 0x34
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002e70:	f003 0303 	and.w	r3, r3, #3
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002e74:	f04f 0800 	mov.w	r8, #0
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002e78:	00db      	lsls	r3, r3, #3
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
  HASH_InitTypeDef SHA1_HASH_InitStructure;
  HASH_MsgDigest SHA1_MessageDigest;
  __IO uint16_t nbvalidbitsdata = 0;
 8002e7a:	f8ad 802c 	strh.w	r8, [sp, #44]	; 0x2c
  __IO uint16_t nbvalidbitskey = 0;
 8002e7e:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
  uint32_t i = 0;
  __IO uint32_t counter = 0;
 8002e82:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  uint32_t keyaddr    = (uint32_t)Key;
  uint32_t inputaddr  = (uint32_t)Input;
  uint32_t outputaddr = (uint32_t)Output;

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);
 8002e86:	f8ad 302c 	strh.w	r3, [sp, #44]	; 0x2c

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8002e8a:	f001 0303 	and.w	r3, r1, #3
 8002e8e:	00db      	lsls	r3, r3, #3
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 8002e90:	460d      	mov	r5, r1
 8002e92:	4616      	mov	r6, r2
 8002e94:	4604      	mov	r4, r0

  /* Number of valid bits in last word of the Input data */
  nbvalidbitsdata = 8 * (Ilen % 4);

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);
 8002e96:	f8ad 302e 	strh.w	r3, [sp, #46]	; 0x2e
  *          - SUCCESS: digest computation done
  *          - ERROR: digest computation failed
  */
ErrorStatus HMAC_SHA1(uint8_t *Key, uint32_t Keylen, uint8_t *Input,
                      uint32_t Ilen, uint8_t Output[20])
{
 8002e9a:	9f14      	ldr	r7, [sp, #80]	; 0x50

  /* Number of valid bits in last word of the Key */
  nbvalidbitskey = 8 * (Keylen % 4);

  /* HASH peripheral initialization */
  HASH_DeInit();
 8002e9c:	f7ff fdd6 	bl	8002a4c <HASH_DeInit>

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
 8002ea0:	2340      	movs	r3, #64	; 0x40
 8002ea2:	9307      	str	r3, [sp, #28]
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002ea4:	2320      	movs	r3, #32
  if(Keylen > 64)
 8002ea6:	2d40      	cmp	r5, #64	; 0x40
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
 8002ea8:	9308      	str	r3, [sp, #32]
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&SHA1_HASH_InitStructure);
 8002eaa:	a806      	add	r0, sp, #24
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8002eac:	bf8c      	ite	hi
 8002eae:	f44f 3380 	movhi.w	r3, #65536	; 0x10000
  }
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
 8002eb2:	f8cd 8024 	strls.w	r8, [sp, #36]	; 0x24

  /* HASH peripheral initialization */
  HASH_DeInit();

  /* HASH Configuration */
  SHA1_HASH_InitStructure.HASH_AlgoSelection = HASH_AlgoSelection_SHA1;
 8002eb6:	f8cd 8018 	str.w	r8, [sp, #24]
  SHA1_HASH_InitStructure.HASH_AlgoMode = HASH_AlgoMode_HMAC;
  SHA1_HASH_InitStructure.HASH_DataType = HASH_DataType_8b;
  if(Keylen > 64)
  {
    /* HMAC long Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_LongKey;
 8002eba:	bf88      	it	hi
 8002ebc:	9309      	strhi	r3, [sp, #36]	; 0x24
  else
  {
    /* HMAC short Key */
    SHA1_HASH_InitStructure.HASH_HMACKeyType = HASH_HMACKeyType_ShortKey;
  }
  HASH_Init(&SHA1_HASH_InitStructure);
 8002ebe:	f7ff fdd0 	bl	8002a62 <HASH_Init>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8002ec2:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002ec6:	b280      	uxth	r0, r0
 8002ec8:	f7ff fdf8 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8002ecc:	f04f 0800 	mov.w	r8, #0
 8002ed0:	e005      	b.n	8002ede <HMAC_SHA1+0x76>
  {
    HASH_DataIn(*(uint32_t*)keyaddr);
 8002ed2:	f854 0008 	ldr.w	r0, [r4, r8]
 8002ed6:	f7ff fdfd 	bl	8002ad4 <HASH_DataIn>

  /* Configure the number of valid bits in last word of the Key */
  HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

  /* Write the Key */
  for(i=0; i<Keylen; i+=4)
 8002eda:	f108 0804 	add.w	r8, r8, #4
 8002ede:	45a8      	cmp	r8, r5
 8002ee0:	d3f7      	bcc.n	8002ed2 <HMAC_SHA1+0x6a>
    HASH_DataIn(*(uint32_t*)keyaddr);
    keyaddr+=4;
  }

  /* Start the HASH processor */
  HASH_StartDigest();
 8002ee2:	f7ff fe13 	bl	8002b0c <HASH_StartDigest>

  /* wait until the Busy flag is RESET */
  do
  {
    busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002ee6:	2008      	movs	r0, #8
 8002ee8:	f7ff fe60 	bl	8002bac <HASH_GetFlagStatus>
    counter++;
 8002eec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002eee:	3301      	adds	r3, #1
 8002ef0:	930a      	str	r3, [sp, #40]	; 0x28
  }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 8002ef2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002ef4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ef8:	d002      	beq.n	8002f00 <HMAC_SHA1+0x98>
 8002efa:	2800      	cmp	r0, #0
 8002efc:	d1f3      	bne.n	8002ee6 <HMAC_SHA1+0x7e>
 8002efe:	e001      	b.n	8002f04 <HMAC_SHA1+0x9c>

  if (busystatus != RESET)
 8002f00:	2800      	cmp	r0, #0
 8002f02:	d155      	bne.n	8002fb0 <HMAC_SHA1+0x148>
     status = ERROR;
  }
  else
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);
 8002f04:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
 8002f08:	b280      	uxth	r0, r0
 8002f0a:	f7ff fdd7 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8002f0e:	f04f 0800 	mov.w	r8, #0
 8002f12:	e005      	b.n	8002f20 <HMAC_SHA1+0xb8>
    {
      HASH_DataIn(*(uint32_t*)inputaddr);
 8002f14:	f856 0008 	ldr.w	r0, [r6, r8]
 8002f18:	f7ff fddc 	bl	8002ad4 <HASH_DataIn>
  {
    /* Configure the number of valid bits in last word of the Input data */
    HASH_SetLastWordValidBitsNbr(nbvalidbitsdata);

    /* Write the Input block in the IN FIFO */
    for(i=0; i<Ilen; i+=4)
 8002f1c:	f108 0804 	add.w	r8, r8, #4
 8002f20:	45c8      	cmp	r8, r9
 8002f22:	d3f7      	bcc.n	8002f14 <HMAC_SHA1+0xac>
      HASH_DataIn(*(uint32_t*)inputaddr);
      inputaddr+=4;
    }

    /* Start the HASH processor */
    HASH_StartDigest();
 8002f24:	f7ff fdf2 	bl	8002b0c <HASH_StartDigest>


    /* wait until the Busy flag is RESET */
    counter =0;
 8002f28:	2300      	movs	r3, #0
 8002f2a:	930a      	str	r3, [sp, #40]	; 0x28
    do
    {
      busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002f2c:	2008      	movs	r0, #8
 8002f2e:	f7ff fe3d 	bl	8002bac <HASH_GetFlagStatus>
      counter++;
 8002f32:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f34:	3301      	adds	r3, #1
 8002f36:	930a      	str	r3, [sp, #40]	; 0x28
    }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 8002f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f3e:	d002      	beq.n	8002f46 <HMAC_SHA1+0xde>
 8002f40:	2800      	cmp	r0, #0
 8002f42:	d1f3      	bne.n	8002f2c <HMAC_SHA1+0xc4>
 8002f44:	e001      	b.n	8002f4a <HMAC_SHA1+0xe2>

    if (busystatus != RESET)
 8002f46:	2800      	cmp	r0, #0
 8002f48:	d132      	bne.n	8002fb0 <HMAC_SHA1+0x148>
      status = ERROR;
    }
    else
    {  
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);
 8002f4a:	f8bd 002e 	ldrh.w	r0, [sp, #46]	; 0x2e
 8002f4e:	b280      	uxth	r0, r0
 8002f50:	f7ff fdb4 	bl	8002abc <HASH_SetLastWordValidBitsNbr>

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 8002f54:	2600      	movs	r6, #0
 8002f56:	e003      	b.n	8002f60 <HMAC_SHA1+0xf8>
      {
        HASH_DataIn(*(uint32_t*)keyaddr);
 8002f58:	59a0      	ldr	r0, [r4, r6]
 8002f5a:	f7ff fdbb 	bl	8002ad4 <HASH_DataIn>
      /* Configure the number of valid bits in last word of the Key */
      HASH_SetLastWordValidBitsNbr(nbvalidbitskey);

      /* Write the Key */
      keyaddr = (uint32_t)Key;
      for(i=0; i<Keylen; i+=4)
 8002f5e:	3604      	adds	r6, #4
 8002f60:	42ae      	cmp	r6, r5
 8002f62:	d3f9      	bcc.n	8002f58 <HMAC_SHA1+0xf0>
        HASH_DataIn(*(uint32_t*)keyaddr);
        keyaddr+=4;
      }

      /* Start the HASH processor */
      HASH_StartDigest();
 8002f64:	f7ff fdd2 	bl	8002b0c <HASH_StartDigest>

      /* wait until the Busy flag is RESET */
      counter =0;
 8002f68:	2300      	movs	r3, #0
 8002f6a:	930a      	str	r3, [sp, #40]	; 0x28
      do
      {
        busystatus = HASH_GetFlagStatus(HASH_FLAG_BUSY);
 8002f6c:	2008      	movs	r0, #8
 8002f6e:	f7ff fe1d 	bl	8002bac <HASH_GetFlagStatus>
        counter++;
 8002f72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f74:	3301      	adds	r3, #1
 8002f76:	930a      	str	r3, [sp, #40]	; 0x28
      }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));
 8002f78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8002f7a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f7e:	d002      	beq.n	8002f86 <HMAC_SHA1+0x11e>
 8002f80:	2800      	cmp	r0, #0
 8002f82:	d1f3      	bne.n	8002f6c <HMAC_SHA1+0x104>
 8002f84:	e000      	b.n	8002f88 <HMAC_SHA1+0x120>

      if (busystatus != RESET)
 8002f86:	b998      	cbnz	r0, 8002fb0 <HMAC_SHA1+0x148>
        status = ERROR;
      }
      else
      {
        /* Read the message digest */
        HASH_GetDigest(&SHA1_MessageDigest);
 8002f88:	a801      	add	r0, sp, #4
 8002f8a:	f7ff fdb1 	bl	8002af0 <HASH_GetDigest>
 8002f8e:	9b01      	ldr	r3, [sp, #4]
 8002f90:	ba1b      	rev	r3, r3
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[0]);
 8002f92:	603b      	str	r3, [r7, #0]
 8002f94:	9b02      	ldr	r3, [sp, #8]
 8002f96:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[1]);
 8002f98:	607b      	str	r3, [r7, #4]
 8002f9a:	9b03      	ldr	r3, [sp, #12]
 8002f9c:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
 8002f9e:	60bb      	str	r3, [r7, #8]
 8002fa0:	9b04      	ldr	r3, [sp, #16]
 8002fa2:	ba1b      	rev	r3, r3
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	9b05      	ldr	r3, [sp, #20]
 8002fa8:	ba1b      	rev	r3, r3
  __IO uint16_t nbvalidbitsdata = 0;
  __IO uint16_t nbvalidbitskey = 0;
  uint32_t i = 0;
  __IO uint32_t counter = 0;
  uint32_t busystatus = 0;
  ErrorStatus status = SUCCESS;
 8002faa:	2001      	movs	r0, #1
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[2]);
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[3]);
        outputaddr+=4;
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
 8002fac:	613b      	str	r3, [r7, #16]
 8002fae:	e000      	b.n	8002fb2 <HMAC_SHA1+0x14a>
        counter++;
      }while ((counter != SHA1BUSY_TIMEOUT) && (busystatus != RESET));

      if (busystatus != RESET)
      {
        status = ERROR;
 8002fb0:	2000      	movs	r0, #0
        *(uint32_t*)(outputaddr)  = __REV(SHA1_MessageDigest.Data[4]);
      }
    }  
  }
  return status;  
}
 8002fb2:	b00d      	add	sp, #52	; 0x34
 8002fb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002fb8 <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 8002fb8:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 8002fba:	4b13      	ldr	r3, [pc, #76]	; (8003008 <I2C_DeInit+0x50>)
 8002fbc:	4298      	cmp	r0, r3
 8002fbe:	d107      	bne.n	8002fd0 <I2C_DeInit+0x18>
  {
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8002fc0:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002fc4:	2101      	movs	r1, #1
 8002fc6:	f000 fc15 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 8002fca:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002fce:	e014      	b.n	8002ffa <I2C_DeInit+0x42>
  }
  else if (I2Cx == I2C2)
 8002fd0:	4b0e      	ldr	r3, [pc, #56]	; (800300c <I2C_DeInit+0x54>)
 8002fd2:	4298      	cmp	r0, r3
 8002fd4:	d107      	bne.n	8002fe6 <I2C_DeInit+0x2e>
  {
    /* Enable I2C2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8002fd6:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002fda:	2101      	movs	r1, #1
 8002fdc:	f000 fc0a 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8002fe0:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8002fe4:	e009      	b.n	8002ffa <I2C_DeInit+0x42>
  }
  else 
  {
    if (I2Cx == I2C3)
 8002fe6:	4b0a      	ldr	r3, [pc, #40]	; (8003010 <I2C_DeInit+0x58>)
 8002fe8:	4298      	cmp	r0, r3
 8002fea:	d10b      	bne.n	8003004 <I2C_DeInit+0x4c>
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 8002fec:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002ff0:	2101      	movs	r1, #1
 8002ff2:	f000 fbff 	bl	80037f4 <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8002ff6:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8002ffa:	2100      	movs	r1, #0
    }
  }
}
 8002ffc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (I2Cx == I2C3)
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8003000:	f000 bbf8 	b.w	80037f4 <RCC_APB1PeriphResetCmd>
 8003004:	bd08      	pop	{r3, pc}
 8003006:	bf00      	nop
 8003008:	40005400 	.word	0x40005400
 800300c:	40005800 	.word	0x40005800
 8003010:	40005c00 	.word	0x40005c00

08003014 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 8003014:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003016:	4604      	mov	r4, r0
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 8003018:	8886      	ldrh	r6, [r0, #4]
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800301a:	4668      	mov	r0, sp
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 800301c:	460d      	mov	r5, r1
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 800301e:	f000 fb19 	bl	8003654 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 8003022:	9902      	ldr	r1, [sp, #8]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003024:	482c      	ldr	r0, [pc, #176]	; (80030d8 <I2C_Init+0xc4>)
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003026:	682b      	ldr	r3, [r5, #0]

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8003028:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 800302c:	0436      	lsls	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 800302e:	fbb1 f0f0 	udiv	r0, r1, r0

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 8003032:	0c36      	lsrs	r6, r6, #16
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
  pclk1 = rcc_clocks.PCLK1_Frequency;
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 8003034:	b280      	uxth	r0, r0
  tmpreg |= freqrange;
 8003036:	4306      	orrs	r6, r0
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 8003038:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800303a:	8822      	ldrh	r2, [r4, #0]
 800303c:	f022 0201 	bic.w	r2, r2, #1
 8003040:	0412      	lsls	r2, r2, #16
 8003042:	0c12      	lsrs	r2, r2, #16
 8003044:	8022      	strh	r2, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 8003046:	4a25      	ldr	r2, [pc, #148]	; (80030dc <I2C_Init+0xc8>)
 8003048:	4293      	cmp	r3, r2
 800304a:	d80a      	bhi.n	8003062 <I2C_Init+0x4e>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 800304c:	005b      	lsls	r3, r3, #1
 800304e:	fbb1 f3f3 	udiv	r3, r1, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8003052:	3001      	adds	r0, #1

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 8003054:	b29b      	uxth	r3, r3
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 8003056:	b280      	uxth	r0, r0
 8003058:	8420      	strh	r0, [r4, #32]
    {
      /* Set minimum allowed value */
      result = 0x04;  
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
 800305a:	2b03      	cmp	r3, #3
 800305c:	bf98      	it	ls
 800305e:	2304      	movls	r3, #4
 8003060:	e021      	b.n	80030a6 <I2C_Init+0x92>
  /* Configure speed in fast mode */
  /* To use the I2C at 400 KHz (in fast mode), the PCLK1 frequency (I2C peripheral
     input clock) must be a multiple of 10 MHz */
  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
  {
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 8003062:	88ee      	ldrh	r6, [r5, #6]
 8003064:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 8003068:	4296      	cmp	r6, r2
 800306a:	d105      	bne.n	8003078 <I2C_Init+0x64>
    {
      /* Fast mode speed calculate: Tlow/Thigh = 2 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 800306c:	2203      	movs	r2, #3
 800306e:	4353      	muls	r3, r2
 8003070:	fbb1 f3f3 	udiv	r3, r1, r3
 8003074:	b29b      	uxth	r3, r3
 8003076:	e006      	b.n	8003086 <I2C_Init+0x72>
    }
    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
    {
      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8003078:	2219      	movs	r2, #25
 800307a:	4353      	muls	r3, r2
 800307c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003080:	b29b      	uxth	r3, r3
      /* Set DUTY bit */
      result |= I2C_DutyCycle_16_9;
 8003082:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    }

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
 8003086:	051a      	lsls	r2, r3, #20
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003088:	f44f 7296 	mov.w	r2, #300	; 0x12c

    /* Test if CCR value is under 0x1*/
    if ((result & I2C_CCR_CCR) == 0)
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
 800308c:	bf08      	it	eq
 800308e:	f043 0301 	orreq.w	r3, r3, #1
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8003092:	4350      	muls	r0, r2
 8003094:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003098:	fb90 f0f2 	sdiv	r0, r0, r2
 800309c:	3001      	adds	r0, #1
 800309e:	b280      	uxth	r0, r0
    {
      /* Set minimum allowed value */
      result |= (uint16_t)0x0001;  
    }
    /* Set speed value and set F/S bit for fast mode */
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 80030a0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 80030a4:	8420      	strh	r0, [r4, #32]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80030a6:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80030a8:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80030aa:	8969      	ldrh	r1, [r5, #10]
 80030ac:	88aa      	ldrh	r2, [r5, #4]
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80030ae:	b29b      	uxth	r3, r3
 80030b0:	f043 0301 	orr.w	r3, r3, #1
 80030b4:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80030b6:	8823      	ldrh	r3, [r4, #0]
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80030b8:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 80030bc:	f023 0302 	bic.w	r3, r3, #2
 80030c0:	041b      	lsls	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80030c2:	430a      	orrs	r2, r1

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80030c4:	0c1b      	lsrs	r3, r3, #16
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 80030c6:	4313      	orrs	r3, r2
 80030c8:	b29b      	uxth	r3, r3
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 80030ca:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 80030cc:	892a      	ldrh	r2, [r5, #8]
 80030ce:	89ab      	ldrh	r3, [r5, #12]
 80030d0:	4313      	orrs	r3, r2
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	8123      	strh	r3, [r4, #8]
}
 80030d6:	bd7f      	pop	{r0, r1, r2, r3, r4, r5, r6, pc}
 80030d8:	000f4240 	.word	0x000f4240
 80030dc:	000186a0 	.word	0x000186a0

080030e0 <I2C_StructInit>:
  */
void I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
{
/*---------------- Reset I2C init structure parameters values ----------------*/
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
 80030e0:	f241 3388 	movw	r3, #5000	; 0x1388
 80030e4:	6003      	str	r3, [r0, #0]
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
 80030e6:	2300      	movs	r3, #0
 80030e8:	8083      	strh	r3, [r0, #4]
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80030ea:	f64b 72ff 	movw	r2, #49151	; 0xbfff
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
 80030ee:	8103      	strh	r3, [r0, #8]
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
 80030f0:	8143      	strh	r3, [r0, #10]
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80030f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
  /* initialize the I2C_ClockSpeed member */
  I2C_InitStruct->I2C_ClockSpeed = 5000;
  /* Initialize the I2C_Mode member */
  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
  /* Initialize the I2C_DutyCycle member */
  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
 80030f6:	80c2      	strh	r2, [r0, #6]
  /* Initialize the I2C_OwnAddress1 member */
  I2C_InitStruct->I2C_OwnAddress1 = 0;
  /* Initialize the I2C_Ack member */
  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
  /* Initialize the I2C_AcknowledgedAddress member */
  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80030f8:	8183      	strh	r3, [r0, #12]
}
 80030fa:	4770      	bx	lr

080030fc <I2C_Cmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 80030fc:	8803      	ldrh	r3, [r0, #0]
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80030fe:	b119      	cbz	r1, 8003108 <I2C_Cmd+0xc>
  {
    /* Enable the selected I2C peripheral */
    I2Cx->CR1 |= I2C_CR1_PE;
 8003100:	b29b      	uxth	r3, r3
 8003102:	f043 0301 	orr.w	r3, r3, #1
 8003106:	e003      	b.n	8003110 <I2C_Cmd+0x14>
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 8003108:	f023 0301 	bic.w	r3, r3, #1
 800310c:	041b      	lsls	r3, r3, #16
 800310e:	0c1b      	lsrs	r3, r3, #16
 8003110:	8003      	strh	r3, [r0, #0]
 8003112:	4770      	bx	lr

08003114 <I2C_GenerateSTART>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8003114:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003116:	b119      	cbz	r1, 8003120 <I2C_GenerateSTART+0xc>
  {
    /* Generate a START condition */
    I2Cx->CR1 |= I2C_CR1_START;
 8003118:	b29b      	uxth	r3, r3
 800311a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800311e:	e003      	b.n	8003128 <I2C_GenerateSTART+0x14>
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 8003120:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003124:	041b      	lsls	r3, r3, #16
 8003126:	0c1b      	lsrs	r3, r3, #16
 8003128:	8003      	strh	r3, [r0, #0]
 800312a:	4770      	bx	lr

0800312c <I2C_GenerateSTOP>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 800312c:	8803      	ldrh	r3, [r0, #0]
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800312e:	b119      	cbz	r1, 8003138 <I2C_GenerateSTOP+0xc>
  {
    /* Generate a STOP condition */
    I2Cx->CR1 |= I2C_CR1_STOP;
 8003130:	b29b      	uxth	r3, r3
 8003132:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003136:	e003      	b.n	8003140 <I2C_GenerateSTOP+0x14>
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 8003138:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800313c:	041b      	lsls	r3, r3, #16
 800313e:	0c1b      	lsrs	r3, r3, #16
 8003140:	8003      	strh	r3, [r0, #0]
 8003142:	4770      	bx	lr

08003144 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 8003144:	b112      	cbz	r2, 800314c <I2C_Send7bitAddress+0x8>
  {
    /* Set the address bit0 for read */
    Address |= I2C_OAR1_ADD0;
 8003146:	f041 0101 	orr.w	r1, r1, #1
 800314a:	e001      	b.n	8003150 <I2C_Send7bitAddress+0xc>
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 800314c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 8003150:	8201      	strh	r1, [r0, #16]
}
 8003152:	4770      	bx	lr

08003154 <I2C_AcknowledgeConfig>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8003154:	8803      	ldrh	r3, [r0, #0]
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003156:	b119      	cbz	r1, 8003160 <I2C_AcknowledgeConfig+0xc>
  {
    /* Enable the acknowledgement */
    I2Cx->CR1 |= I2C_CR1_ACK;
 8003158:	b29b      	uxth	r3, r3
 800315a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800315e:	e003      	b.n	8003168 <I2C_AcknowledgeConfig+0x14>
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 8003160:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003164:	041b      	lsls	r3, r3, #16
 8003166:	0c1b      	lsrs	r3, r3, #16
 8003168:	8003      	strh	r3, [r0, #0]
 800316a:	4770      	bx	lr

0800316c <I2C_OwnAddress2Config>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;
 800316c:	8983      	ldrh	r3, [r0, #12]
 800316e:	b29b      	uxth	r3, r3

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8003170:	f001 01fe 	and.w	r1, r1, #254	; 0xfe

  /* Get the old register value */
  tmpreg = I2Cx->OAR2;

  /* Reset I2Cx Own address2 bit [7:1] */
  tmpreg &= (uint16_t)~((uint16_t)I2C_OAR2_ADD2);
 8003174:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe

  /* Set I2Cx Own address2 */
  tmpreg |= (uint16_t)((uint16_t)Address & (uint16_t)0x00FE);
 8003178:	430b      	orrs	r3, r1

  /* Store the new register value */
  I2Cx->OAR2 = tmpreg;
 800317a:	8183      	strh	r3, [r0, #12]
}
 800317c:	4770      	bx	lr

0800317e <I2C_DualAddressCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 800317e:	8983      	ldrh	r3, [r0, #12]
void I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003180:	b119      	cbz	r1, 800318a <I2C_DualAddressCmd+0xc>
  {
    /* Enable dual addressing mode */
    I2Cx->OAR2 |= I2C_OAR2_ENDUAL;
 8003182:	b29b      	uxth	r3, r3
 8003184:	f043 0301 	orr.w	r3, r3, #1
 8003188:	e003      	b.n	8003192 <I2C_DualAddressCmd+0x14>
  }
  else
  {
    /* Disable dual addressing mode */
    I2Cx->OAR2 &= (uint16_t)~((uint16_t)I2C_OAR2_ENDUAL);
 800318a:	f023 0301 	bic.w	r3, r3, #1
 800318e:	041b      	lsls	r3, r3, #16
 8003190:	0c1b      	lsrs	r3, r3, #16
 8003192:	8183      	strh	r3, [r0, #12]
 8003194:	4770      	bx	lr

08003196 <I2C_GeneralCallCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 8003196:	8803      	ldrh	r3, [r0, #0]
void I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003198:	b119      	cbz	r1, 80031a2 <I2C_GeneralCallCmd+0xc>
  {
    /* Enable generall call */
    I2Cx->CR1 |= I2C_CR1_ENGC;
 800319a:	b29b      	uxth	r3, r3
 800319c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80031a0:	e003      	b.n	80031aa <I2C_GeneralCallCmd+0x14>
  }
  else
  {
    /* Disable generall call */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENGC);
 80031a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031a6:	041b      	lsls	r3, r3, #16
 80031a8:	0c1b      	lsrs	r3, r3, #16
 80031aa:	8003      	strh	r3, [r0, #0]
 80031ac:	4770      	bx	lr

080031ae <I2C_SoftwareResetCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 80031ae:	8803      	ldrh	r3, [r0, #0]
void I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80031b0:	b129      	cbz	r1, 80031be <I2C_SoftwareResetCmd+0x10>
  {
    /* Peripheral under reset */
    I2Cx->CR1 |= I2C_CR1_SWRST;
 80031b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80031b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80031ba:	b29b      	uxth	r3, r3
 80031bc:	e001      	b.n	80031c2 <I2C_SoftwareResetCmd+0x14>
  }
  else
  {
    /* Peripheral not under reset */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_SWRST);
 80031be:	045b      	lsls	r3, r3, #17
 80031c0:	0c5b      	lsrs	r3, r3, #17
 80031c2:	8003      	strh	r3, [r0, #0]
 80031c4:	4770      	bx	lr

080031c6 <I2C_StretchClockCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 80031c6:	8803      	ldrh	r3, [r0, #0]
void I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState == DISABLE)
 80031c8:	b919      	cbnz	r1, 80031d2 <I2C_StretchClockCmd+0xc>
  {
    /* Enable the selected I2C Clock stretching */
    I2Cx->CR1 |= I2C_CR1_NOSTRETCH;
 80031ca:	b29b      	uxth	r3, r3
 80031cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031d0:	e003      	b.n	80031da <I2C_StretchClockCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C Clock stretching */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_NOSTRETCH);
 80031d2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80031d6:	041b      	lsls	r3, r3, #16
 80031d8:	0c1b      	lsrs	r3, r3, #16
 80031da:	8003      	strh	r3, [r0, #0]
 80031dc:	4770      	bx	lr

080031de <I2C_FastModeDutyCycleConfig>:
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 80031de:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 80031e2:	8b83      	ldrh	r3, [r0, #28]
void I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, uint16_t I2C_DutyCycle)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
 80031e4:	d004      	beq.n	80031f0 <I2C_FastModeDutyCycleConfig+0x12>
  {
    /* I2C fast mode Tlow/Thigh=2 */
    I2Cx->CCR &= I2C_DutyCycle_2;
 80031e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80031ea:	041b      	lsls	r3, r3, #16
 80031ec:	0c1b      	lsrs	r3, r3, #16
 80031ee:	e002      	b.n	80031f6 <I2C_FastModeDutyCycleConfig+0x18>
  }
  else
  {
    /* I2C fast mode Tlow/Thigh=16/9 */
    I2Cx->CCR |= I2C_DutyCycle_16_9;
 80031f0:	b29b      	uxth	r3, r3
 80031f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031f6:	8383      	strh	r3, [r0, #28]
 80031f8:	4770      	bx	lr

080031fa <I2C_NACKPositionConfig>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 80031fa:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 80031fe:	8803      	ldrh	r3, [r0, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_NACK_POSITION(I2C_NACKPosition));
  
  /* Check the input parameter */
  if (I2C_NACKPosition == I2C_NACKPosition_Next)
 8003200:	d103      	bne.n	800320a <I2C_NACKPositionConfig+0x10>
  {
    /* Next byte in shift register is the last received byte */
    I2Cx->CR1 |= I2C_NACKPosition_Next;
 8003202:	b29b      	uxth	r3, r3
 8003204:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003208:	e003      	b.n	8003212 <I2C_NACKPositionConfig+0x18>
  }
  else
  {
    /* Current byte in shift register is the last received byte */
    I2Cx->CR1 &= I2C_NACKPosition_Current;
 800320a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800320e:	041b      	lsls	r3, r3, #16
 8003210:	0c1b      	lsrs	r3, r3, #16
 8003212:	8003      	strh	r3, [r0, #0]
 8003214:	4770      	bx	lr

08003216 <I2C_SMBusAlertConfig>:
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 8003216:	f5b1 5f00 	cmp.w	r1, #8192	; 0x2000
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 800321a:	8803      	ldrh	r3, [r0, #0]
void I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, uint16_t I2C_SMBusAlert)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
 800321c:	d103      	bne.n	8003226 <I2C_SMBusAlertConfig+0x10>
  {
    /* Drive the SMBusAlert pin Low */
    I2Cx->CR1 |= I2C_SMBusAlert_Low;
 800321e:	b29b      	uxth	r3, r3
 8003220:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003224:	e003      	b.n	800322e <I2C_SMBusAlertConfig+0x18>
  }
  else
  {
    /* Drive the SMBusAlert pin High  */
    I2Cx->CR1 &= I2C_SMBusAlert_High;
 8003226:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800322a:	041b      	lsls	r3, r3, #16
 800322c:	0c1b      	lsrs	r3, r3, #16
 800322e:	8003      	strh	r3, [r0, #0]
 8003230:	4770      	bx	lr

08003232 <I2C_ARPCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 8003232:	8803      	ldrh	r3, [r0, #0]
void I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003234:	b119      	cbz	r1, 800323e <I2C_ARPCmd+0xc>
  {
    /* Enable the selected I2C ARP */
    I2Cx->CR1 |= I2C_CR1_ENARP;
 8003236:	b29b      	uxth	r3, r3
 8003238:	f043 0310 	orr.w	r3, r3, #16
 800323c:	e003      	b.n	8003246 <I2C_ARPCmd+0x14>
  }
  else
  {
    /* Disable the selected I2C ARP */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENARP);
 800323e:	f023 0310 	bic.w	r3, r3, #16
 8003242:	041b      	lsls	r3, r3, #16
 8003244:	0c1b      	lsrs	r3, r3, #16
 8003246:	8003      	strh	r3, [r0, #0]
 8003248:	4770      	bx	lr

0800324a <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 800324a:	8201      	strh	r1, [r0, #16]
}
 800324c:	4770      	bx	lr

0800324e <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 800324e:	8a00      	ldrh	r0, [r0, #16]
}
 8003250:	b2c0      	uxtb	r0, r0
 8003252:	4770      	bx	lr

08003254 <I2C_TransmitPEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 8003254:	8803      	ldrh	r3, [r0, #0]
void I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003256:	b119      	cbz	r1, 8003260 <I2C_TransmitPEC+0xc>
  {
    /* Enable the selected I2C PEC transmission */
    I2Cx->CR1 |= I2C_CR1_PEC;
 8003258:	b29b      	uxth	r3, r3
 800325a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800325e:	e003      	b.n	8003268 <I2C_TransmitPEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC transmission */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PEC);
 8003260:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003264:	041b      	lsls	r3, r3, #16
 8003266:	0c1b      	lsrs	r3, r3, #16
 8003268:	8003      	strh	r3, [r0, #0]
 800326a:	4770      	bx	lr

0800326c <I2C_PECPositionConfig>:
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 800326c:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8003270:	8803      	ldrh	r3, [r0, #0]
void I2C_PECPositionConfig(I2C_TypeDef* I2Cx, uint16_t I2C_PECPosition)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
  if (I2C_PECPosition == I2C_PECPosition_Next)
 8003272:	d103      	bne.n	800327c <I2C_PECPositionConfig+0x10>
  {
    /* Next byte in shift register is PEC */
    I2Cx->CR1 |= I2C_PECPosition_Next;
 8003274:	b29b      	uxth	r3, r3
 8003276:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800327a:	e003      	b.n	8003284 <I2C_PECPositionConfig+0x18>
  }
  else
  {
    /* Current byte in shift register is PEC */
    I2Cx->CR1 &= I2C_PECPosition_Current;
 800327c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003280:	041b      	lsls	r3, r3, #16
 8003282:	0c1b      	lsrs	r3, r3, #16
 8003284:	8003      	strh	r3, [r0, #0]
 8003286:	4770      	bx	lr

08003288 <I2C_CalculatePEC>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 8003288:	8803      	ldrh	r3, [r0, #0]
void I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800328a:	b119      	cbz	r1, 8003294 <I2C_CalculatePEC+0xc>
  {
    /* Enable the selected I2C PEC calculation */
    I2Cx->CR1 |= I2C_CR1_ENPEC;
 800328c:	b29b      	uxth	r3, r3
 800328e:	f043 0320 	orr.w	r3, r3, #32
 8003292:	e003      	b.n	800329c <I2C_CalculatePEC+0x14>
  }
  else
  {
    /* Disable the selected I2C PEC calculation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ENPEC);
 8003294:	f023 0320 	bic.w	r3, r3, #32
 8003298:	041b      	lsls	r3, r3, #16
 800329a:	0c1b      	lsrs	r3, r3, #16
 800329c:	8003      	strh	r3, [r0, #0]
 800329e:	4770      	bx	lr

080032a0 <I2C_GetPEC>:
uint8_t I2C_GetPEC(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the selected I2C PEC value */
  return ((I2Cx->SR2) >> 8);
 80032a0:	8b00      	ldrh	r0, [r0, #24]
}
 80032a2:	f3c0 2007 	ubfx	r0, r0, #8, #8
 80032a6:	4770      	bx	lr

080032a8 <I2C_DMACmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 80032a8:	8883      	ldrh	r3, [r0, #4]
void I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80032aa:	b119      	cbz	r1, 80032b4 <I2C_DMACmd+0xc>
  {
    /* Enable the selected I2C DMA requests */
    I2Cx->CR2 |= I2C_CR2_DMAEN;
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80032b2:	e003      	b.n	80032bc <I2C_DMACmd+0x14>
  }
  else
  {
    /* Disable the selected I2C DMA requests */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_DMAEN);
 80032b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032b8:	041b      	lsls	r3, r3, #16
 80032ba:	0c1b      	lsrs	r3, r3, #16
 80032bc:	8083      	strh	r3, [r0, #4]
 80032be:	4770      	bx	lr

080032c0 <I2C_DMALastTransferCmd>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 80032c0:	8883      	ldrh	r3, [r0, #4]
void I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80032c2:	b119      	cbz	r1, 80032cc <I2C_DMALastTransferCmd+0xc>
  {
    /* Next DMA transfer is the last transfer */
    I2Cx->CR2 |= I2C_CR2_LAST;
 80032c4:	b29b      	uxth	r3, r3
 80032c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80032ca:	e003      	b.n	80032d4 <I2C_DMALastTransferCmd+0x14>
  }
  else
  {
    /* Next DMA transfer is not the last transfer */
    I2Cx->CR2 &= (uint16_t)~((uint16_t)I2C_CR2_LAST);
 80032cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80032d0:	041b      	lsls	r3, r3, #16
 80032d2:	0c1b      	lsrs	r3, r3, #16
 80032d4:	8083      	strh	r3, [r0, #4]
 80032d6:	4770      	bx	lr

080032d8 <I2C_ReadRegister>:
  *            @arg I2C_Register_CCR:   CCR register.
  *            @arg I2C_Register_TRISE: TRISE register.
  * @retval The value of the read register.
  */
uint16_t I2C_ReadRegister(I2C_TypeDef* I2Cx, uint8_t I2C_Register)
{
 80032d8:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80032da:	2300      	movs	r3, #0
 80032dc:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_REGISTER(I2C_Register));

  tmp = (uint32_t) I2Cx;
 80032de:	9001      	str	r0, [sp, #4]
  tmp += I2C_Register;
 80032e0:	9b01      	ldr	r3, [sp, #4]
 80032e2:	18cb      	adds	r3, r1, r3
 80032e4:	9301      	str	r3, [sp, #4]

  /* Return the selected register value */
  return (*(__IO uint16_t *) tmp);
 80032e6:	9b01      	ldr	r3, [sp, #4]
 80032e8:	8818      	ldrh	r0, [r3, #0]
}
 80032ea:	b280      	uxth	r0, r0
 80032ec:	b002      	add	sp, #8
 80032ee:	4770      	bx	lr

080032f0 <I2C_ITConfig>:
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 80032f0:	8883      	ldrh	r3, [r0, #4]
 80032f2:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
  
  if (NewState != DISABLE)
 80032f4:	b10a      	cbz	r2, 80032fa <I2C_ITConfig+0xa>
  {
    /* Enable the selected I2C interrupts */
    I2Cx->CR2 |= I2C_IT;
 80032f6:	4319      	orrs	r1, r3
 80032f8:	e001      	b.n	80032fe <I2C_ITConfig+0xe>
  }
  else
  {
    /* Disable the selected I2C interrupts */
    I2Cx->CR2 &= (uint16_t)~I2C_IT;
 80032fa:	ea23 0101 	bic.w	r1, r3, r1
 80032fe:	8081      	strh	r1, [r0, #4]
 8003300:	4770      	bx	lr

08003302 <I2C_CheckEvent>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003302:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 8003304:	8b00      	ldrh	r0, [r0, #24]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_EVENT(I2C_EVENT));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003306:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8003308:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800330c:	4008      	ands	r0, r1

  /* Check whether the last event contains the I2C_EVENT */
  if ((lastevent & I2C_EVENT) == I2C_EVENT)
 800330e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    /* ERROR: last event is different from I2C_EVENT */
    status = ERROR;
  }
  /* Return status */
  return status;
}
 8003312:	1a43      	subs	r3, r0, r1
 8003314:	4258      	negs	r0, r3
 8003316:	eb40 0003 	adc.w	r0, r0, r3
 800331a:	4770      	bx	lr

0800331c <I2C_GetLastEvent>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 800331c:	8a83      	ldrh	r3, [r0, #20]
  flag2 = I2Cx->SR2;
 800331e:	8b00      	ldrh	r0, [r0, #24]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  /* Read the I2Cx status register */
  flag1 = I2Cx->SR1;
 8003320:	b29b      	uxth	r3, r3
  flag2 = I2Cx->SR2;
  flag2 = flag2 << 16;

  /* Get the last event value from I2C status register */
  lastevent = (flag1 | flag2) & FLAG_MASK;
 8003322:	ea43 4000 	orr.w	r0, r3, r0, lsl #16

  /* Return status */
  return lastevent;
}
 8003326:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800332a:	4770      	bx	lr

0800332c <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 800332c:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800332e:	2300      	movs	r3, #0
 8003330:	9300      	str	r3, [sp, #0]
 8003332:	9301      	str	r3, [sp, #4]

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8003334:	0f0b      	lsrs	r3, r1, #28
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8003336:	9001      	str	r0, [sp, #4]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8003338:	9300      	str	r3, [sp, #0]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
  
  if(i2creg != 0)
 800333a:	9b00      	ldr	r3, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 800333c:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 8003340:	b113      	cbz	r3, 8003348 <I2C_GetFlagStatus+0x1c>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 8003342:	9b01      	ldr	r3, [sp, #4]
 8003344:	3314      	adds	r3, #20
 8003346:	e002      	b.n	800334e <I2C_GetFlagStatus+0x22>
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 8003348:	9b01      	ldr	r3, [sp, #4]
    i2cxbase += 0x14;
  }
  else
  {
    /* Flag in I2Cx SR2 Register */
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 800334a:	0c09      	lsrs	r1, r1, #16
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
 800334c:	3318      	adds	r3, #24
 800334e:	9301      	str	r3, [sp, #4]
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8003350:	9b01      	ldr	r3, [sp, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
  {
    /* I2C_FLAG is set */
    bitstatus = SET;
 8003354:	4219      	tst	r1, r3
    bitstatus = RESET;
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 8003356:	bf0c      	ite	eq
 8003358:	2000      	moveq	r0, #0
 800335a:	2001      	movne	r0, #1
 800335c:	b002      	add	sp, #8
 800335e:	4770      	bx	lr

08003360 <I2C_ClearFlag>:
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
  /* Get the I2C flag position */
  flagpos = I2C_FLAG & FLAG_MASK;
  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8003360:	43c9      	mvns	r1, r1
 8003362:	b289      	uxth	r1, r1
 8003364:	8281      	strh	r1, [r0, #20]
}
 8003366:	4770      	bx	lr

08003368 <I2C_GetITStatus>:
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 8003368:	8883      	ldrh	r3, [r0, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 800336a:	8a80      	ldrh	r0, [r0, #20]
 800336c:	b280      	uxth	r0, r0
 800336e:	4008      	ands	r0, r1
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 8003370:	b29b      	uxth	r3, r3
  
  /* Get bit[23:0] of the flag */
  I2C_IT &= FLAG_MASK;

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
 8003372:	d006      	beq.n	8003382 <I2C_GetITStatus+0x1a>
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_IT(I2C_IT));

  /* Check if the interrupt source is enabled or not */
  enablestatus = (uint32_t)(((I2C_IT & ITEN_MASK) >> 16) & (I2Cx->CR2)) ;
 8003374:	f001 61e0 	and.w	r1, r1, #117440512	; 0x7000000
  *            @arg I2C_IT_ADDR: Address sent flag (Master mode) "ADSL"
  *                              Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_IT_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_IT (SET or RESET).
  */
ITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, uint32_t I2C_IT)
 8003378:	ea13 4111 	ands.w	r1, r3, r1, lsr #16

  /* Check the status of the specified I2C flag */
  if (((I2Cx->SR1 & I2C_IT) != (uint32_t)RESET) && enablestatus)
  {
    /* I2C_IT is set */
    bitstatus = SET;
 800337c:	bf0c      	ite	eq
 800337e:	2000      	moveq	r0, #0
 8003380:	2001      	movne	r0, #1
    /* I2C_IT is reset */
    bitstatus = RESET;
  }
  /* Return the I2C_IT status */
  return  bitstatus;
}
 8003382:	4770      	bx	lr

08003384 <I2C_ClearITPendingBit>:

  /* Get the I2C flag position */
  flagpos = I2C_IT & FLAG_MASK;

  /* Clear the selected I2C flag */
  I2Cx->SR1 = (uint16_t)~flagpos;
 8003384:	43c9      	mvns	r1, r1
 8003386:	b289      	uxth	r1, r1
 8003388:	8281      	strh	r1, [r0, #20]
}
 800338a:	4770      	bx	lr

0800338c <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 800338c:	4b01      	ldr	r3, [pc, #4]	; (8003394 <IWDG_WriteAccessCmd+0x8>)
 800338e:	6018      	str	r0, [r3, #0]
}
 8003390:	4770      	bx	lr
 8003392:	bf00      	nop
 8003394:	40003000 	.word	0x40003000

08003398 <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 8003398:	4b01      	ldr	r3, [pc, #4]	; (80033a0 <IWDG_SetPrescaler+0x8>)
 800339a:	6058      	str	r0, [r3, #4]
}
 800339c:	4770      	bx	lr
 800339e:	bf00      	nop
 80033a0:	40003000 	.word	0x40003000

080033a4 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 80033a4:	4b01      	ldr	r3, [pc, #4]	; (80033ac <IWDG_SetReload+0x8>)
 80033a6:	6098      	str	r0, [r3, #8]
}
 80033a8:	4770      	bx	lr
 80033aa:	bf00      	nop
 80033ac:	40003000 	.word	0x40003000

080033b0 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_RELOAD;
 80033b0:	4b02      	ldr	r3, [pc, #8]	; (80033bc <IWDG_ReloadCounter+0xc>)
 80033b2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 80033b6:	601a      	str	r2, [r3, #0]
}
 80033b8:	4770      	bx	lr
 80033ba:	bf00      	nop
 80033bc:	40003000 	.word	0x40003000

080033c0 <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_ENABLE;
 80033c0:	4b02      	ldr	r3, [pc, #8]	; (80033cc <IWDG_Enable+0xc>)
 80033c2:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 80033c6:	601a      	str	r2, [r3, #0]
}
 80033c8:	4770      	bx	lr
 80033ca:	bf00      	nop
 80033cc:	40003000 	.word	0x40003000

080033d0 <IWDG_GetFlagStatus>:
FlagStatus IWDG_GetFlagStatus(uint16_t IWDG_FLAG)
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_IWDG_FLAG(IWDG_FLAG));
  if ((IWDG->SR & IWDG_FLAG) != (uint32_t)RESET)
 80033d0:	4b03      	ldr	r3, [pc, #12]	; (80033e0 <IWDG_GetFlagStatus+0x10>)
 80033d2:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 80033d4:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80033d6:	bf0c      	ite	eq
 80033d8:	2000      	moveq	r0, #0
 80033da:	2001      	movne	r0, #1
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop
 80033e0:	40003000 	.word	0x40003000

080033e4 <PWR_DeInit>:
  * @brief  Deinitializes the PWR peripheral registers to their default reset values.     
  * @param  None
  * @retval None
  */
void PWR_DeInit(void)
{
 80033e4:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
 80033e6:	2101      	movs	r1, #1
 80033e8:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80033ec:	f000 fa02 	bl	80037f4 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80033f0:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80033f4:	2100      	movs	r1, #0
}
 80033f6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void PWR_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_PWR, DISABLE);
 80033fa:	f000 b9fb 	b.w	80037f4 <RCC_APB1PeriphResetCmd>

080033fe <PWR_BackupAccessCmd>:
void PWR_BackupAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 80033fe:	4b01      	ldr	r3, [pc, #4]	; (8003404 <PWR_BackupAccessCmd+0x6>)
 8003400:	6018      	str	r0, [r3, #0]
}
 8003402:	4770      	bx	lr
 8003404:	420e0020 	.word	0x420e0020

08003408 <PWR_PVDLevelConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_PWR_PVD_LEVEL(PWR_PVDLevel));
  
  tmpreg = PWR->CR;
 8003408:	4b03      	ldr	r3, [pc, #12]	; (8003418 <PWR_PVDLevelConfig+0x10>)
 800340a:	681a      	ldr	r2, [r3, #0]
  
  /* Clear PLS[7:5] bits */
  tmpreg &= CR_PLS_MASK;
 800340c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
  
  /* Set PLS[7:5] bits according to PWR_PVDLevel value */
  tmpreg |= PWR_PVDLevel;
 8003410:	4302      	orrs	r2, r0
  
  /* Store the new value */
  PWR->CR = tmpreg;
 8003412:	601a      	str	r2, [r3, #0]
}
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	40007000 	.word	0x40007000

0800341c <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 800341c:	4b01      	ldr	r3, [pc, #4]	; (8003424 <PWR_PVDCmd+0x8>)
 800341e:	6018      	str	r0, [r3, #0]
}
 8003420:	4770      	bx	lr
 8003422:	bf00      	nop
 8003424:	420e0010 	.word	0x420e0010

08003428 <PWR_WakeUpPinCmd>:
void PWR_WakeUpPinCmd(FunctionalState NewState)
{
  /* Check the parameters */  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_EWUP_BB = (uint32_t)NewState;
 8003428:	4b01      	ldr	r3, [pc, #4]	; (8003430 <PWR_WakeUpPinCmd+0x8>)
 800342a:	6018      	str	r0, [r3, #0]
}
 800342c:	4770      	bx	lr
 800342e:	bf00      	nop
 8003430:	420e00a0 	.word	0x420e00a0

08003434 <PWR_BackupRegulatorCmd>:
void PWR_BackupRegulatorCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_BRE_BB = (uint32_t)NewState;
 8003434:	4b01      	ldr	r3, [pc, #4]	; (800343c <PWR_BackupRegulatorCmd+0x8>)
 8003436:	6018      	str	r0, [r3, #0]
}
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	420e00a4 	.word	0x420e00a4

08003440 <PWR_MainRegulatorModeConfig>:
  *            @arg PWR_Regulator_Voltage_Scale2: Regulator voltage output Scale 2 mode, 
  *                                                System frequency up to 144 MHz.    
  * @retval None
  */
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
 8003440:	4b04      	ldr	r3, [pc, #16]	; (8003454 <PWR_MainRegulatorModeConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  if (PWR_Regulator_Voltage == PWR_Regulator_Voltage_Scale2)
  {
    PWR->CR &= ~PWR_Regulator_Voltage_Scale1;
 8003442:	681a      	ldr	r2, [r3, #0]
void PWR_MainRegulatorModeConfig(uint32_t PWR_Regulator_Voltage)
{
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(PWR_Regulator_Voltage));

  if (PWR_Regulator_Voltage == PWR_Regulator_Voltage_Scale2)
 8003444:	b910      	cbnz	r0, 800344c <PWR_MainRegulatorModeConfig+0xc>
  {
    PWR->CR &= ~PWR_Regulator_Voltage_Scale1;
 8003446:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800344a:	e001      	b.n	8003450 <PWR_MainRegulatorModeConfig+0x10>
  }
  else
  {    
    PWR->CR |= PWR_Regulator_Voltage_Scale1;
 800344c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003450:	601a      	str	r2, [r3, #0]
 8003452:	4770      	bx	lr
 8003454:	40007000 	.word	0x40007000

08003458 <PWR_FlashPowerDownCmd>:
void PWR_FlashPowerDownCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_FPDS_BB = (uint32_t)NewState;
 8003458:	4b01      	ldr	r3, [pc, #4]	; (8003460 <PWR_FlashPowerDownCmd+0x8>)
 800345a:	6018      	str	r0, [r3, #0]
}
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	420e0024 	.word	0x420e0024

08003464 <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 8003464:	4b0a      	ldr	r3, [pc, #40]	; (8003490 <PWR_EnterSTOPMode+0x2c>)
 8003466:	681a      	ldr	r2, [r3, #0]
  /* Clear PDDS and LPDSR bits */
  tmpreg &= CR_DS_MASK;
 8003468:	f022 0203 	bic.w	r2, r2, #3
  
  /* Set LPDSR bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator;
 800346c:	4302      	orrs	r2, r0
  
  /* Store the new value */
  PWR->CR = tmpreg;
 800346e:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003470:	4b08      	ldr	r3, [pc, #32]	; (8003494 <PWR_EnterSTOPMode+0x30>)
 8003472:	691a      	ldr	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8003474:	2901      	cmp	r1, #1
  
  /* Store the new value */
  PWR->CR = tmpreg;
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8003476:	f042 0204 	orr.w	r2, r2, #4
 800347a:	611a      	str	r2, [r3, #16]
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800347c:	d101      	bne.n	8003482 <PWR_EnterSTOPMode+0x1e>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800347e:	bf30      	wfi
 8003480:	e000      	b.n	8003484 <PWR_EnterSTOPMode+0x20>
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 8003482:	bf20      	wfe
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP_Msk);  
 8003484:	691a      	ldr	r2, [r3, #16]
 8003486:	f022 0204 	bic.w	r2, r2, #4
 800348a:	611a      	str	r2, [r3, #16]
}
 800348c:	4770      	bx	lr
 800348e:	bf00      	nop
 8003490:	40007000 	.word	0x40007000
 8003494:	e000ed00 	.word	0xe000ed00

08003498 <PWR_EnterSTANDBYMode>:
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wakeup flag */
  PWR->CR |= PWR_CR_CWUF;
 8003498:	4b07      	ldr	r3, [pc, #28]	; (80034b8 <PWR_EnterSTANDBYMode+0x20>)
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	f042 0204 	orr.w	r2, r2, #4
 80034a0:	601a      	str	r2, [r3, #0]
  
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 80034a2:	681a      	ldr	r2, [r3, #0]
 80034a4:	f042 0202 	orr.w	r2, r2, #2
 80034a8:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80034aa:	4b04      	ldr	r3, [pc, #16]	; (80034bc <PWR_EnterSTANDBYMode+0x24>)
 80034ac:	691a      	ldr	r2, [r3, #16]
 80034ae:	f042 0204 	orr.w	r2, r2, #4
 80034b2:	611a      	str	r2, [r3, #16]
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) static __INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 80034b4:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 80034b6:	4770      	bx	lr
 80034b8:	40007000 	.word	0x40007000
 80034bc:	e000ed00 	.word	0xe000ed00

080034c0 <PWR_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 80034c0:	4b03      	ldr	r3, [pc, #12]	; (80034d0 <PWR_GetFlagStatus+0x10>)
 80034c2:	685b      	ldr	r3, [r3, #4]
  {
    bitstatus = SET;
 80034c4:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80034c6:	bf0c      	ite	eq
 80034c8:	2000      	moveq	r0, #0
 80034ca:	2001      	movne	r0, #1
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	40007000 	.word	0x40007000

080034d4 <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 80034d4:	4b02      	ldr	r3, [pc, #8]	; (80034e0 <PWR_ClearFlag+0xc>)
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
 80034dc:	601a      	str	r2, [r3, #0]
}
 80034de:	4770      	bx	lr
 80034e0:	40007000 	.word	0x40007000

080034e4 <RCC_DeInit>:
  * @retval None
  */
void RCC_DeInit(void)
{
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80034e4:	4b0a      	ldr	r3, [pc, #40]	; (8003510 <RCC_DeInit+0x2c>)
 80034e6:	681a      	ldr	r2, [r3, #0]
 80034e8:	f042 0201 	orr.w	r2, r2, #1
 80034ec:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80034ee:	2200      	movs	r2, #0
 80034f0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80034f2:	6819      	ldr	r1, [r3, #0]
 80034f4:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 80034f8:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 80034fc:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80034fe:	4905      	ldr	r1, [pc, #20]	; (8003514 <RCC_DeInit+0x30>)
 8003500:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8003502:	6819      	ldr	r1, [r3, #0]
 8003504:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 8003508:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800350a:	60da      	str	r2, [r3, #12]
}
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop
 8003510:	40023800 	.word	0x40023800
 8003514:	24003010 	.word	0x24003010

08003518 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 8003518:	4b02      	ldr	r3, [pc, #8]	; (8003524 <RCC_HSEConfig+0xc>)
 800351a:	2200      	movs	r2, #0
 800351c:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 800351e:	7018      	strb	r0, [r3, #0]
}
 8003520:	4770      	bx	lr
 8003522:	bf00      	nop
 8003524:	40023802 	.word	0x40023802

08003528 <RCC_AdjustHSICalibrationValue>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));

  tmpreg = RCC->CR;
 8003528:	4b03      	ldr	r3, [pc, #12]	; (8003538 <RCC_AdjustHSICalibrationValue+0x10>)
 800352a:	681a      	ldr	r2, [r3, #0]

  /* Clear HSITRIM[4:0] bits */
  tmpreg &= ~RCC_CR_HSITRIM;
 800352c:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8

  /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
  tmpreg |= (uint32_t)HSICalibrationValue << 3;
 8003530:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CR = tmpreg;
 8003534:	601a      	str	r2, [r3, #0]
}
 8003536:	4770      	bx	lr
 8003538:	40023800 	.word	0x40023800

0800353c <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 800353c:	4b01      	ldr	r3, [pc, #4]	; (8003544 <RCC_HSICmd+0x8>)
 800353e:	6018      	str	r0, [r3, #0]
}
 8003540:	4770      	bx	lr
 8003542:	bf00      	nop
 8003544:	42470000 	.word	0x42470000

08003548 <RCC_LSEConfig>:
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003548:	4b06      	ldr	r3, [pc, #24]	; (8003564 <RCC_LSEConfig+0x1c>)
 800354a:	2200      	movs	r2, #0

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 800354c:	2801      	cmp	r0, #1
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));

  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  /* Reset LSEON bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 800354e:	701a      	strb	r2, [r3, #0]

  /* Reset LSEBYP bit */
  *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 8003550:	701a      	strb	r2, [r3, #0]

  /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
  switch (RCC_LSE)
 8003552:	d002      	beq.n	800355a <RCC_LSEConfig+0x12>
 8003554:	2804      	cmp	r0, #4
 8003556:	d104      	bne.n	8003562 <RCC_LSEConfig+0x1a>
 8003558:	e001      	b.n	800355e <RCC_LSEConfig+0x16>
  {
    case RCC_LSE_ON:
      /* Set LSEON bit */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 800355a:	7018      	strb	r0, [r3, #0]
      break;
 800355c:	4770      	bx	lr
    case RCC_LSE_Bypass:
      /* Set LSEBYP and LSEON bits */
      *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 800355e:	2205      	movs	r2, #5
 8003560:	701a      	strb	r2, [r3, #0]
 8003562:	4770      	bx	lr
 8003564:	40023870 	.word	0x40023870

08003568 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8003568:	4b01      	ldr	r3, [pc, #4]	; (8003570 <RCC_LSICmd+0x8>)
 800356a:	6018      	str	r0, [r3, #0]
}
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	42470e80 	.word	0x42470e80

08003574 <RCC_PLLConfig>:
  assert_param(IS_RCC_PLLM_VALUE(PLLM));
  assert_param(IS_RCC_PLLN_VALUE(PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLP));
  assert_param(IS_RCC_PLLQ_VALUE(PLLQ));

  RCC->PLLCFGR = PLLM | (PLLN << 6) | (((PLLP >> 1) -1) << 16) | (RCC_PLLSource) |
 8003574:	4301      	orrs	r1, r0
 8003576:	ea41 1282 	orr.w	r2, r1, r2, lsl #6
 800357a:	9900      	ldr	r1, [sp, #0]
 800357c:	085b      	lsrs	r3, r3, #1
 800357e:	3b01      	subs	r3, #1
 8003580:	ea42 6101 	orr.w	r1, r2, r1, lsl #24
 8003584:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8003588:	4b01      	ldr	r3, [pc, #4]	; (8003590 <RCC_PLLConfig+0x1c>)
 800358a:	6059      	str	r1, [r3, #4]
                 (PLLQ << 24);
}
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40023800 	.word	0x40023800

08003594 <RCC_PLLCmd>:
  */
void RCC_PLLCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 8003594:	4b01      	ldr	r3, [pc, #4]	; (800359c <RCC_PLLCmd+0x8>)
 8003596:	6018      	str	r0, [r3, #0]
}
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	42470060 	.word	0x42470060

080035a0 <RCC_PLLI2SConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_PLLI2SN_VALUE(PLLI2SN));
  assert_param(IS_RCC_PLLI2SR_VALUE(PLLI2SR));

  RCC->PLLI2SCFGR = (PLLI2SN << 6) | (PLLI2SR << 28);
 80035a0:	0180      	lsls	r0, r0, #6
 80035a2:	4b03      	ldr	r3, [pc, #12]	; (80035b0 <RCC_PLLI2SConfig+0x10>)
 80035a4:	ea40 7101 	orr.w	r1, r0, r1, lsl #28
 80035a8:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
}
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	40023800 	.word	0x40023800

080035b4 <RCC_PLLI2SCmd>:
  */
void RCC_PLLI2SCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_PLLI2SON_BB = (uint32_t)NewState;
 80035b4:	4b01      	ldr	r3, [pc, #4]	; (80035bc <RCC_PLLI2SCmd+0x8>)
 80035b6:	6018      	str	r0, [r3, #0]
}
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	42470068 	.word	0x42470068

080035c0 <RCC_ClockSecuritySystemCmd>:
  */
void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 80035c0:	4b01      	ldr	r3, [pc, #4]	; (80035c8 <RCC_ClockSecuritySystemCmd+0x8>)
 80035c2:	6018      	str	r0, [r3, #0]
}
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	4247004c 	.word	0x4247004c

080035cc <RCC_MCO1Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCO1Source));
  assert_param(IS_RCC_MCO1DIV(RCC_MCO1Div));  

  tmpreg = RCC->CFGR;
 80035cc:	4b03      	ldr	r3, [pc, #12]	; (80035dc <RCC_MCO1Config+0x10>)
 80035ce:	689a      	ldr	r2, [r3, #8]

  /* Clear MCO1[1:0] and MCO1PRE[2:0] bits */
  tmpreg &= CFGR_MCO1_RESET_MASK;
 80035d0:	f022 62ec 	bic.w	r2, r2, #123731968	; 0x7600000

  /* Select MCO1 clock source and prescaler */
  tmpreg |= RCC_MCO1Source | RCC_MCO1Div;
 80035d4:	4302      	orrs	r2, r0
 80035d6:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80035d8:	609a      	str	r2, [r3, #8]
}
 80035da:	4770      	bx	lr
 80035dc:	40023800 	.word	0x40023800

080035e0 <RCC_MCO2Config>:
  
  /* Check the parameters */
  assert_param(IS_RCC_MCO2SOURCE(RCC_MCO2Source));
  assert_param(IS_RCC_MCO2DIV(RCC_MCO2Div));
  
  tmpreg = RCC->CFGR;
 80035e0:	4b03      	ldr	r3, [pc, #12]	; (80035f0 <RCC_MCO2Config+0x10>)
 80035e2:	689a      	ldr	r2, [r3, #8]
  
  /* Clear MCO2 and MCO2PRE[2:0] bits */
  tmpreg &= CFGR_MCO2_RESET_MASK;
 80035e4:	f022 4278 	bic.w	r2, r2, #4160749568	; 0xf8000000

  /* Select MCO2 clock source and prescaler */
  tmpreg |= RCC_MCO2Source | RCC_MCO2Div;
 80035e8:	4302      	orrs	r2, r0
 80035ea:	430a      	orrs	r2, r1

  /* Store the new value */
  RCC->CFGR = tmpreg;  
 80035ec:	609a      	str	r2, [r3, #8]
}
 80035ee:	4770      	bx	lr
 80035f0:	40023800 	.word	0x40023800

080035f4 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));

  tmpreg = RCC->CFGR;
 80035f4:	4b03      	ldr	r3, [pc, #12]	; (8003604 <RCC_SYSCLKConfig+0x10>)
 80035f6:	689a      	ldr	r2, [r3, #8]

  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 80035f8:	f022 0203 	bic.w	r2, r2, #3

  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 80035fc:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 80035fe:	609a      	str	r2, [r3, #8]
}
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	40023800 	.word	0x40023800

08003608 <RCC_GetSYSCLKSource>:
  *              - 0x04: HSE used as system clock
  *              - 0x08: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8003608:	4b02      	ldr	r3, [pc, #8]	; (8003614 <RCC_GetSYSCLKSource+0xc>)
 800360a:	6898      	ldr	r0, [r3, #8]
}
 800360c:	f000 000c 	and.w	r0, r0, #12
 8003610:	4770      	bx	lr
 8003612:	bf00      	nop
 8003614:	40023800 	.word	0x40023800

08003618 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));

  tmpreg = RCC->CFGR;
 8003618:	4b03      	ldr	r3, [pc, #12]	; (8003628 <RCC_HCLKConfig+0x10>)
 800361a:	689a      	ldr	r2, [r3, #8]

  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 800361c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0

  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8003620:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003622:	609a      	str	r2, [r3, #8]
}
 8003624:	4770      	bx	lr
 8003626:	bf00      	nop
 8003628:	40023800 	.word	0x40023800

0800362c <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 800362c:	4b03      	ldr	r3, [pc, #12]	; (800363c <RCC_PCLK1Config+0x10>)
 800362e:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8003630:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00

  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8003634:	4302      	orrs	r2, r0

  /* Store the new value */
  RCC->CFGR = tmpreg;
 8003636:	609a      	str	r2, [r3, #8]
}
 8003638:	4770      	bx	lr
 800363a:	bf00      	nop
 800363c:	40023800 	.word	0x40023800

08003640 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));

  tmpreg = RCC->CFGR;
 8003640:	4b03      	ldr	r3, [pc, #12]	; (8003650 <RCC_PCLK2Config+0x10>)
 8003642:	689a      	ldr	r2, [r3, #8]

  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8003644:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000

  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8003648:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3

  /* Store the new value */
  RCC->CFGR = tmpreg;
 800364c:	609a      	str	r2, [r3, #8]
}
 800364e:	4770      	bx	lr
 8003650:	40023800 	.word	0x40023800

08003654 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8003654:	4b1e      	ldr	r3, [pc, #120]	; (80036d0 <RCC_GetClocksFreq+0x7c>)
 8003656:	689a      	ldr	r2, [r3, #8]
 8003658:	f002 020c 	and.w	r2, r2, #12

  switch (tmp)
 800365c:	2a04      	cmp	r2, #4
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 800365e:	b510      	push	{r4, lr}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;

  switch (tmp)
 8003660:	d003      	beq.n	800366a <RCC_GetClocksFreq+0x16>
 8003662:	2a08      	cmp	r2, #8
 8003664:	d003      	beq.n	800366e <RCC_GetClocksFreq+0x1a>
 8003666:	4b1b      	ldr	r3, [pc, #108]	; (80036d4 <RCC_GetClocksFreq+0x80>)
 8003668:	e018      	b.n	800369c <RCC_GetClocksFreq+0x48>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 800366a:	4b1b      	ldr	r3, [pc, #108]	; (80036d8 <RCC_GetClocksFreq+0x84>)
 800366c:	e016      	b.n	800369c <RCC_GetClocksFreq+0x48>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800366e:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003670:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 8003672:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8003676:	6859      	ldr	r1, [r3, #4]
 8003678:	bf14      	ite	ne
 800367a:	4b17      	ldrne	r3, [pc, #92]	; (80036d8 <RCC_GetClocksFreq+0x84>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800367c:	4b15      	ldreq	r3, [pc, #84]	; (80036d4 <RCC_GetClocksFreq+0x80>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800367e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003682:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003686:	4a12      	ldr	r2, [pc, #72]	; (80036d0 <RCC_GetClocksFreq+0x7c>)
 8003688:	6852      	ldr	r2, [r2, #4]
 800368a:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800368e:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003692:	3201      	adds	r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8003694:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8003696:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8003698:	fbb3 f3f2 	udiv	r3, r3, r2
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800369c:	490c      	ldr	r1, [pc, #48]	; (80036d0 <RCC_GetClocksFreq+0x7c>)
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800369e:	6003      	str	r3, [r0, #0]
      break;
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80036a0:	688b      	ldr	r3, [r1, #8]
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp];
 80036a2:	4a0e      	ldr	r2, [pc, #56]	; (80036dc <RCC_GetClocksFreq+0x88>)
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80036a4:	6804      	ldr	r4, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
  tmp = tmp >> 4;
 80036a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 80036aa:	5cd3      	ldrb	r3, [r2, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80036ac:	fa34 f303 	lsrs.w	r3, r4, r3
 80036b0:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80036b2:	688c      	ldr	r4, [r1, #8]
  tmp = tmp >> 10;
 80036b4:	f3c4 2482 	ubfx	r4, r4, #10, #3
  presc = APBAHBPrescTable[tmp];
 80036b8:	5d14      	ldrb	r4, [r2, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80036ba:	fa33 f404 	lsrs.w	r4, r3, r4
 80036be:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80036c0:	6889      	ldr	r1, [r1, #8]
  tmp = tmp >> 13;
 80036c2:	f3c1 3142 	ubfx	r1, r1, #13, #3
  presc = APBAHBPrescTable[tmp];
 80036c6:	5c52      	ldrb	r2, [r2, r1]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80036c8:	40d3      	lsrs	r3, r2
 80036ca:	60c3      	str	r3, [r0, #12]
}
 80036cc:	bd10      	pop	{r4, pc}
 80036ce:	bf00      	nop
 80036d0:	40023800 	.word	0x40023800
 80036d4:	00f42400 	.word	0x00f42400
 80036d8:	007a1200 	.word	0x007a1200
 80036dc:	20000000 	.word	0x20000000

080036e0 <RCC_RTCCLKConfig>:
  uint32_t tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));

  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
 80036e0:	f400 7340 	and.w	r3, r0, #768	; 0x300
 80036e4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80036e8:	4b08      	ldr	r3, [pc, #32]	; (800370c <RCC_RTCCLKConfig+0x2c>)
 80036ea:	d108      	bne.n	80036fe <RCC_RTCCLKConfig+0x1e>
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;
 80036ec:	6899      	ldr	r1, [r3, #8]

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80036ee:	f020 4270 	bic.w	r2, r0, #4026531840	; 0xf0000000
  if ((RCC_RTCCLKSource & 0x00000300) == 0x00000300)
  { /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CFGR;

    /* Clear RTCPRE[4:0] bits */
    tmpreg &= ~RCC_CFGR_RTCPRE;
 80036f2:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & 0xFFFFCFF);
 80036f6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80036fa:	430a      	orrs	r2, r1

    /* Store the new value */
    RCC->CFGR = tmpreg;
 80036fc:	609a      	str	r2, [r3, #8]
  }
    
  /* Select the RTC clock source */
  RCC->BDCR |= (RCC_RTCCLKSource & 0x00000FFF);
 80036fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003700:	0500      	lsls	r0, r0, #20
 8003702:	ea42 5010 	orr.w	r0, r2, r0, lsr #20
 8003706:	6718      	str	r0, [r3, #112]	; 0x70
}
 8003708:	4770      	bx	lr
 800370a:	bf00      	nop
 800370c:	40023800 	.word	0x40023800

08003710 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 8003710:	4b01      	ldr	r3, [pc, #4]	; (8003718 <RCC_RTCCLKCmd+0x8>)
 8003712:	6018      	str	r0, [r3, #0]
}
 8003714:	4770      	bx	lr
 8003716:	bf00      	nop
 8003718:	42470e3c 	.word	0x42470e3c

0800371c <RCC_BackupResetCmd>:
  */
void RCC_BackupResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 800371c:	4b01      	ldr	r3, [pc, #4]	; (8003724 <RCC_BackupResetCmd+0x8>)
 800371e:	6018      	str	r0, [r3, #0]
}
 8003720:	4770      	bx	lr
 8003722:	bf00      	nop
 8003724:	42470e40 	.word	0x42470e40

08003728 <RCC_I2SCLKConfig>:
void RCC_I2SCLKConfig(uint32_t RCC_I2SCLKSource)
{
  /* Check the parameters */
  assert_param(IS_RCC_I2SCLK_SOURCE(RCC_I2SCLKSource));

  *(__IO uint32_t *) CFGR_I2SSRC_BB = RCC_I2SCLKSource;
 8003728:	4b01      	ldr	r3, [pc, #4]	; (8003730 <RCC_I2SCLKConfig+0x8>)
 800372a:	6018      	str	r0, [r3, #0]
}
 800372c:	4770      	bx	lr
 800372e:	bf00      	nop
 8003730:	4247015c 	.word	0x4247015c

08003734 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003734:	4b04      	ldr	r3, [pc, #16]	; (8003748 <RCC_AHB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8003736:	6b1a      	ldr	r2, [r3, #48]	; 0x30
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003738:	b109      	cbz	r1, 800373e <RCC_AHB1PeriphClockCmd+0xa>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 800373a:	4310      	orrs	r0, r2
 800373c:	e001      	b.n	8003742 <RCC_AHB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 800373e:	ea22 0000 	bic.w	r0, r2, r0
 8003742:	6318      	str	r0, [r3, #48]	; 0x30
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	40023800 	.word	0x40023800

0800374c <RCC_AHB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800374c:	4b04      	ldr	r3, [pc, #16]	; (8003760 <RCC_AHB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 800374e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003750:	b109      	cbz	r1, 8003756 <RCC_AHB2PeriphClockCmd+0xa>
  {
    RCC->AHB2ENR |= RCC_AHB2Periph;
 8003752:	4310      	orrs	r0, r2
 8003754:	e001      	b.n	800375a <RCC_AHB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB2ENR &= ~RCC_AHB2Periph;
 8003756:	ea22 0000 	bic.w	r0, r2, r0
 800375a:	6358      	str	r0, [r3, #52]	; 0x34
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	40023800 	.word	0x40023800

08003764 <RCC_AHB3PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003764:	4b04      	ldr	r3, [pc, #16]	; (8003778 <RCC_AHB3PeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 8003766:	6b9a      	ldr	r2, [r3, #56]	; 0x38
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003768:	b109      	cbz	r1, 800376e <RCC_AHB3PeriphClockCmd+0xa>
  {
    RCC->AHB3ENR |= RCC_AHB3Periph;
 800376a:	4310      	orrs	r0, r2
 800376c:	e001      	b.n	8003772 <RCC_AHB3PeriphClockCmd+0xe>
  }
  else
  {
    RCC->AHB3ENR &= ~RCC_AHB3Periph;
 800376e:	ea22 0000 	bic.w	r0, r2, r0
 8003772:	6398      	str	r0, [r3, #56]	; 0x38
 8003774:	4770      	bx	lr
 8003776:	bf00      	nop
 8003778:	40023800 	.word	0x40023800

0800377c <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800377c:	4b04      	ldr	r3, [pc, #16]	; (8003790 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 800377e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003780:	b109      	cbz	r1, 8003786 <RCC_APB1PeriphClockCmd+0xa>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8003782:	4310      	orrs	r0, r2
 8003784:	e001      	b.n	800378a <RCC_APB1PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8003786:	ea22 0000 	bic.w	r0, r2, r0
 800378a:	6418      	str	r0, [r3, #64]	; 0x40
 800378c:	4770      	bx	lr
 800378e:	bf00      	nop
 8003790:	40023800 	.word	0x40023800

08003794 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003794:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8003796:	6c5a      	ldr	r2, [r3, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003798:	b109      	cbz	r1, 800379e <RCC_APB2PeriphClockCmd+0xa>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800379a:	4310      	orrs	r0, r2
 800379c:	e001      	b.n	80037a2 <RCC_APB2PeriphClockCmd+0xe>
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 800379e:	ea22 0000 	bic.w	r0, r2, r0
 80037a2:	6458      	str	r0, [r3, #68]	; 0x44
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	40023800 	.word	0x40023800

080037ac <RCC_AHB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphResetCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80037ac:	4b04      	ldr	r3, [pc, #16]	; (80037c0 <RCC_AHB1PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80037ae:	691a      	ldr	r2, [r3, #16]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_RESET_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80037b0:	b109      	cbz	r1, 80037b6 <RCC_AHB1PeriphResetCmd+0xa>
  {
    RCC->AHB1RSTR |= RCC_AHB1Periph;
 80037b2:	4310      	orrs	r0, r2
 80037b4:	e001      	b.n	80037ba <RCC_AHB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB1RSTR &= ~RCC_AHB1Periph;
 80037b6:	ea22 0000 	bic.w	r0, r2, r0
 80037ba:	6118      	str	r0, [r3, #16]
 80037bc:	4770      	bx	lr
 80037be:	bf00      	nop
 80037c0:	40023800 	.word	0x40023800

080037c4 <RCC_AHB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphResetCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 80037c4:	4b04      	ldr	r3, [pc, #16]	; (80037d8 <RCC_AHB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80037c6:	695a      	ldr	r2, [r3, #20]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80037c8:	b109      	cbz	r1, 80037ce <RCC_AHB2PeriphResetCmd+0xa>
  {
    RCC->AHB2RSTR |= RCC_AHB2Periph;
 80037ca:	4310      	orrs	r0, r2
 80037cc:	e001      	b.n	80037d2 <RCC_AHB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB2RSTR &= ~RCC_AHB2Periph;
 80037ce:	ea22 0000 	bic.w	r0, r2, r0
 80037d2:	6158      	str	r0, [r3, #20]
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	40023800 	.word	0x40023800

080037dc <RCC_AHB3PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphResetCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 80037dc:	4b04      	ldr	r3, [pc, #16]	; (80037f0 <RCC_AHB3PeriphResetCmd+0x14>)
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80037de:	699a      	ldr	r2, [r3, #24]
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80037e0:	b109      	cbz	r1, 80037e6 <RCC_AHB3PeriphResetCmd+0xa>
  {
    RCC->AHB3RSTR |= RCC_AHB3Periph;
 80037e2:	4310      	orrs	r0, r2
 80037e4:	e001      	b.n	80037ea <RCC_AHB3PeriphResetCmd+0xe>
  }
  else
  {
    RCC->AHB3RSTR &= ~RCC_AHB3Periph;
 80037e6:	ea22 0000 	bic.w	r0, r2, r0
 80037ea:	6198      	str	r0, [r3, #24]
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	40023800 	.word	0x40023800

080037f4 <RCC_APB1PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80037f4:	4b04      	ldr	r3, [pc, #16]	; (8003808 <RCC_APB1PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80037f6:	6a1a      	ldr	r2, [r3, #32]
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80037f8:	b109      	cbz	r1, 80037fe <RCC_APB1PeriphResetCmd+0xa>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
 80037fa:	4310      	orrs	r0, r2
 80037fc:	e001      	b.n	8003802 <RCC_APB1PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 80037fe:	ea22 0000 	bic.w	r0, r2, r0
 8003802:	6218      	str	r0, [r3, #32]
 8003804:	4770      	bx	lr
 8003806:	bf00      	nop
 8003808:	40023800 	.word	0x40023800

0800380c <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 800380c:	4b04      	ldr	r3, [pc, #16]	; (8003820 <RCC_APB2PeriphResetCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 800380e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003810:	b109      	cbz	r1, 8003816 <RCC_APB2PeriphResetCmd+0xa>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8003812:	4310      	orrs	r0, r2
 8003814:	e001      	b.n	800381a <RCC_APB2PeriphResetCmd+0xe>
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8003816:	ea22 0000 	bic.w	r0, r2, r0
 800381a:	6258      	str	r0, [r3, #36]	; 0x24
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	40023800 	.word	0x40023800

08003824 <RCC_AHB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8003824:	4b04      	ldr	r3, [pc, #16]	; (8003838 <RCC_AHB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 8003826:	6d1a      	ldr	r2, [r3, #80]	; 0x50
void RCC_AHB1PeriphClockLPModeCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_LPMODE_PERIPH(RCC_AHB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003828:	b109      	cbz	r1, 800382e <RCC_AHB1PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB1LPENR |= RCC_AHB1Periph;
 800382a:	4310      	orrs	r0, r2
 800382c:	e001      	b.n	8003832 <RCC_AHB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB1LPENR &= ~RCC_AHB1Periph;
 800382e:	ea22 0000 	bic.w	r0, r2, r0
 8003832:	6518      	str	r0, [r3, #80]	; 0x50
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	40023800 	.word	0x40023800

0800383c <RCC_AHB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
 800383c:	4b04      	ldr	r3, [pc, #16]	; (8003850 <RCC_AHB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 800383e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
void RCC_AHB2PeriphClockLPModeCmd(uint32_t RCC_AHB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB2_PERIPH(RCC_AHB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003840:	b109      	cbz	r1, 8003846 <RCC_AHB2PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB2LPENR |= RCC_AHB2Periph;
 8003842:	4310      	orrs	r0, r2
 8003844:	e001      	b.n	800384a <RCC_AHB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB2LPENR &= ~RCC_AHB2Periph;
 8003846:	ea22 0000 	bic.w	r0, r2, r0
 800384a:	6558      	str	r0, [r3, #84]	; 0x54
 800384c:	4770      	bx	lr
 800384e:	bf00      	nop
 8003850:	40023800 	.word	0x40023800

08003854 <RCC_AHB3PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
 8003854:	4b04      	ldr	r3, [pc, #16]	; (8003868 <RCC_AHB3PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 8003856:	6d9a      	ldr	r2, [r3, #88]	; 0x58
void RCC_AHB3PeriphClockLPModeCmd(uint32_t RCC_AHB3Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB3_PERIPH(RCC_AHB3Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003858:	b109      	cbz	r1, 800385e <RCC_AHB3PeriphClockLPModeCmd+0xa>
  {
    RCC->AHB3LPENR |= RCC_AHB3Periph;
 800385a:	4310      	orrs	r0, r2
 800385c:	e001      	b.n	8003862 <RCC_AHB3PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->AHB3LPENR &= ~RCC_AHB3Periph;
 800385e:	ea22 0000 	bic.w	r0, r2, r0
 8003862:	6598      	str	r0, [r3, #88]	; 0x58
 8003864:	4770      	bx	lr
 8003866:	bf00      	nop
 8003868:	40023800 	.word	0x40023800

0800386c <RCC_APB1PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 800386c:	4b04      	ldr	r3, [pc, #16]	; (8003880 <RCC_APB1PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 800386e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
void RCC_APB1PeriphClockLPModeCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003870:	b109      	cbz	r1, 8003876 <RCC_APB1PeriphClockLPModeCmd+0xa>
  {
    RCC->APB1LPENR |= RCC_APB1Periph;
 8003872:	4310      	orrs	r0, r2
 8003874:	e001      	b.n	800387a <RCC_APB1PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB1LPENR &= ~RCC_APB1Periph;
 8003876:	ea22 0000 	bic.w	r0, r2, r0
 800387a:	6618      	str	r0, [r3, #96]	; 0x60
 800387c:	4770      	bx	lr
 800387e:	bf00      	nop
 8003880:	40023800 	.word	0x40023800

08003884 <RCC_APB2PeriphClockLPModeCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8003884:	4b04      	ldr	r3, [pc, #16]	; (8003898 <RCC_APB2PeriphClockLPModeCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 8003886:	6e5a      	ldr	r2, [r3, #100]	; 0x64
void RCC_APB2PeriphClockLPModeCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8003888:	b109      	cbz	r1, 800388e <RCC_APB2PeriphClockLPModeCmd+0xa>
  {
    RCC->APB2LPENR |= RCC_APB2Periph;
 800388a:	4310      	orrs	r0, r2
 800388c:	e001      	b.n	8003892 <RCC_APB2PeriphClockLPModeCmd+0xe>
  }
  else
  {
    RCC->APB2LPENR &= ~RCC_APB2Periph;
 800388e:	ea22 0000 	bic.w	r0, r2, r0
 8003892:	6658      	str	r0, [r3, #100]	; 0x64
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	40023800 	.word	0x40023800

0800389c <RCC_ITConfig>:
  * @param  NewState: new state of the specified RCC interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
 800389c:	4b04      	ldr	r3, [pc, #16]	; (80038b0 <RCC_ITConfig+0x14>)
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 800389e:	781a      	ldrb	r2, [r3, #0]
void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_IT(RCC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80038a0:	b109      	cbz	r1, 80038a6 <RCC_ITConfig+0xa>
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 80038a2:	4310      	orrs	r0, r2
 80038a4:	e001      	b.n	80038aa <RCC_ITConfig+0xe>
  }
  else
  {
    /* Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts */
    *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 80038a6:	ea22 0000 	bic.w	r0, r2, r0
 80038aa:	7018      	strb	r0, [r3, #0]
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	4002380d 	.word	0x4002380d

080038b4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 80038b4:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 80038b6:	2b01      	cmp	r3, #1
 80038b8:	4a07      	ldr	r2, [pc, #28]	; (80038d8 <RCC_GetFlagStatus+0x24>)
 80038ba:	d101      	bne.n	80038c0 <RCC_GetFlagStatus+0xc>
  {
    statusreg = RCC->CR;
 80038bc:	6813      	ldr	r3, [r2, #0]
 80038be:	e003      	b.n	80038c8 <RCC_GetFlagStatus+0x14>
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 80038c0:	2b02      	cmp	r3, #2
  {
    statusreg = RCC->BDCR;
 80038c2:	bf0c      	ite	eq
 80038c4:	6f13      	ldreq	r3, [r2, #112]	; 0x70
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 80038c6:	6f53      	ldrne	r3, [r2, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 80038c8:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 80038cc:	fa33 f000 	lsrs.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 80038d0:	f000 0001 	and.w	r0, r0, #1
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40023800 	.word	0x40023800

080038dc <RCC_WaitForHSEStartUp>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: HSE oscillator is stable and ready to use
  *          - ERROR: HSE oscillator not yet ready
  */
ErrorStatus RCC_WaitForHSEStartUp(void)
{
 80038dc:	b507      	push	{r0, r1, r2, lr}
  __IO uint32_t startupcounter = 0;
 80038de:	2300      	movs	r3, #0
 80038e0:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  FlagStatus hsestatus = RESET;
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    hsestatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 80038e2:	2031      	movs	r0, #49	; 0x31
 80038e4:	f7ff ffe6 	bl	80038b4 <RCC_GetFlagStatus>
    startupcounter++;
 80038e8:	9b01      	ldr	r3, [sp, #4]
 80038ea:	3301      	adds	r3, #1
 80038ec:	9301      	str	r3, [sp, #4]
  } while((startupcounter != HSE_STARTUP_TIMEOUT) && (hsestatus == RESET));
 80038ee:	9b01      	ldr	r3, [sp, #4]
 80038f0:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80038f4:	d001      	beq.n	80038fa <RCC_WaitForHSEStartUp+0x1e>
 80038f6:	2800      	cmp	r0, #0
 80038f8:	d0f3      	beq.n	80038e2 <RCC_WaitForHSEStartUp+0x6>

  if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 80038fa:	2031      	movs	r0, #49	; 0x31
 80038fc:	f7ff ffda 	bl	80038b4 <RCC_GetFlagStatus>
  else
  {
    status = ERROR;
  }
  return (status);
}
 8003900:	3000      	adds	r0, #0
 8003902:	bf18      	it	ne
 8003904:	2001      	movne	r0, #1
 8003906:	bd0e      	pop	{r1, r2, r3, pc}

08003908 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8003908:	4b02      	ldr	r3, [pc, #8]	; (8003914 <RCC_ClearFlag+0xc>)
 800390a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 800390c:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003910:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003912:	4770      	bx	lr
 8003914:	40023800 	.word	0x40023800

08003918 <RCC_GetITStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_GET_IT(RCC_IT));

  /* Check the status of the specified RCC interrupt */
  if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 8003918:	4b03      	ldr	r3, [pc, #12]	; (8003928 <RCC_GetITStatus+0x10>)
 800391a:	68db      	ldr	r3, [r3, #12]
  {
    bitstatus = SET;
 800391c:	4218      	tst	r0, r3
  {
    bitstatus = RESET;
  }
  /* Return the RCC_IT status */
  return  bitstatus;
}
 800391e:	bf0c      	ite	eq
 8003920:	2000      	moveq	r0, #0
 8003922:	2001      	movne	r0, #1
 8003924:	4770      	bx	lr
 8003926:	bf00      	nop
 8003928:	40023800 	.word	0x40023800

0800392c <RCC_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_RCC_CLEAR_IT(RCC_IT));

  /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
     pending bits */
  *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 800392c:	4b01      	ldr	r3, [pc, #4]	; (8003934 <RCC_ClearITPendingBit+0x8>)
 800392e:	7018      	strb	r0, [r3, #0]
}
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	4002380e 	.word	0x4002380e

08003938 <RNG_DeInit>:
  * @brief  Deinitializes the RNG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void RNG_DeInit(void)
{
 8003938:	b508      	push	{r3, lr}
  /* Enable RNG reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);
 800393a:	2040      	movs	r0, #64	; 0x40
 800393c:	2101      	movs	r1, #1
 800393e:	f7ff ff41 	bl	80037c4 <RCC_AHB2PeriphResetCmd>

  /* Release RNG from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
 8003942:	2040      	movs	r0, #64	; 0x40
 8003944:	2100      	movs	r1, #0
}
 8003946:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* Enable RNG reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, ENABLE);

  /* Release RNG from reset state */
  RCC_AHB2PeriphResetCmd(RCC_AHB2Periph_RNG, DISABLE);
 800394a:	f7ff bf3b 	b.w	80037c4 <RCC_AHB2PeriphResetCmd>

0800394e <RNG_Cmd>:
  * @param  NewState: new state of the RNG peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RNG_Cmd(FunctionalState NewState)
{
 800394e:	4b05      	ldr	r3, [pc, #20]	; (8003964 <RNG_Cmd+0x16>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the RNG */
    RNG->CR |= RNG_CR_RNGEN;
 8003950:	681a      	ldr	r2, [r3, #0]
void RNG_Cmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003952:	b110      	cbz	r0, 800395a <RNG_Cmd+0xc>
  {
    /* Enable the RNG */
    RNG->CR |= RNG_CR_RNGEN;
 8003954:	f042 0204 	orr.w	r2, r2, #4
 8003958:	e001      	b.n	800395e <RNG_Cmd+0x10>
  }
  else
  {
    /* Disable the RNG */
    RNG->CR &= ~RNG_CR_RNGEN;
 800395a:	f022 0204 	bic.w	r2, r2, #4
 800395e:	601a      	str	r2, [r3, #0]
 8003960:	4770      	bx	lr
 8003962:	bf00      	nop
 8003964:	50060800 	.word	0x50060800

08003968 <RNG_GetRandomNumber>:
  * @retval 32-bit random number.
  */
uint32_t RNG_GetRandomNumber(void)
{
  /* Return the 32 bit random number from the DR register */
  return RNG->DR;
 8003968:	4b01      	ldr	r3, [pc, #4]	; (8003970 <RNG_GetRandomNumber+0x8>)
 800396a:	6898      	ldr	r0, [r3, #8]
}
 800396c:	4770      	bx	lr
 800396e:	bf00      	nop
 8003970:	50060800 	.word	0x50060800

08003974 <RNG_ITConfig>:
  * @param  NewState: new state of the RNG interrupt.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RNG_ITConfig(FunctionalState NewState)
{
 8003974:	4b04      	ldr	r3, [pc, #16]	; (8003988 <RNG_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the RNG interrupt */
    RNG->CR |= RNG_CR_IE;
 8003976:	681a      	ldr	r2, [r3, #0]
void RNG_ITConfig(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8003978:	b110      	cbz	r0, 8003980 <RNG_ITConfig+0xc>
  {
    /* Enable the RNG interrupt */
    RNG->CR |= RNG_CR_IE;
 800397a:	f042 0208 	orr.w	r2, r2, #8
 800397e:	e001      	b.n	8003984 <RNG_ITConfig+0x10>
  }
  else
  {
    /* Disable the RNG interrupt */
    RNG->CR &= ~RNG_CR_IE;
 8003980:	f022 0208 	bic.w	r2, r2, #8
 8003984:	601a      	str	r2, [r3, #0]
 8003986:	4770      	bx	lr
 8003988:	50060800 	.word	0x50060800

0800398c <RNG_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RNG_GET_FLAG(RNG_FLAG));

  /* Check the status of the specified RNG flag */
  if ((RNG->SR & RNG_FLAG) != (uint8_t)RESET)
 800398c:	4b03      	ldr	r3, [pc, #12]	; (800399c <RNG_GetFlagStatus+0x10>)
 800398e:	685b      	ldr	r3, [r3, #4]
  {
    /* RNG_FLAG is set */
    bitstatus = SET;
 8003990:	4218      	tst	r0, r3
    /* RNG_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the RNG_FLAG status */
  return  bitstatus;
}
 8003992:	bf0c      	ite	eq
 8003994:	2000      	moveq	r0, #0
 8003996:	2001      	movne	r0, #1
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	50060800 	.word	0x50060800

080039a0 <RNG_ClearFlag>:
void RNG_ClearFlag(uint8_t RNG_FLAG)
{
  /* Check the parameters */
  assert_param(IS_RNG_CLEAR_FLAG(RNG_FLAG));
  /* Clear the selected RNG flags */
  RNG->SR = ~(uint32_t)(((uint32_t)RNG_FLAG) << 4);
 80039a0:	4b02      	ldr	r3, [pc, #8]	; (80039ac <RNG_ClearFlag+0xc>)
 80039a2:	ea6f 1000 	mvn.w	r0, r0, lsl #4
 80039a6:	6058      	str	r0, [r3, #4]
}
 80039a8:	4770      	bx	lr
 80039aa:	bf00      	nop
 80039ac:	50060800 	.word	0x50060800

080039b0 <RNG_GetITStatus>:
  ITStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_RNG_GET_IT(RNG_IT));

  /* Check the status of the specified RNG interrupt */
  if ((RNG->SR & RNG_IT) != (uint8_t)RESET)
 80039b0:	4b03      	ldr	r3, [pc, #12]	; (80039c0 <RNG_GetITStatus+0x10>)
 80039b2:	685b      	ldr	r3, [r3, #4]
  {
    /* RNG_IT is set */
    bitstatus = SET;
 80039b4:	4218      	tst	r0, r3
    /* RNG_IT is reset */
    bitstatus = RESET;
  }
  /* Return the RNG_IT status */
  return bitstatus;
}
 80039b6:	bf0c      	ite	eq
 80039b8:	2000      	moveq	r0, #0
 80039ba:	2001      	movne	r0, #1
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	50060800 	.word	0x50060800

080039c4 <RNG_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_RNG_IT(RNG_IT));

  /* Clear the selected RNG interrupt pending bit */
  RNG->SR = (uint8_t)~RNG_IT;
 80039c4:	43c0      	mvns	r0, r0
 80039c6:	4b02      	ldr	r3, [pc, #8]	; (80039d0 <RNG_ClearITPendingBit+0xc>)
 80039c8:	b2c0      	uxtb	r0, r0
 80039ca:	6058      	str	r0, [r3, #4]
}
 80039cc:	4770      	bx	lr
 80039ce:	bf00      	nop
 80039d0:	50060800 	.word	0x50060800

080039d4 <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted.
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
 80039d4:	2300      	movs	r3, #0
  
  while (Value >= 10)
 80039d6:	e003      	b.n	80039e0 <RTC_ByteToBcd2+0xc>
  {
    bcdhigh++;
 80039d8:	3301      	adds	r3, #1
    Value -= 10;
 80039da:	380a      	subs	r0, #10
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
  {
    bcdhigh++;
 80039dc:	b2db      	uxtb	r3, r3
    Value -= 10;
 80039de:	b2c0      	uxtb	r0, r0
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint8_t bcdhigh = 0;
  
  while (Value >= 10)
 80039e0:	2809      	cmp	r0, #9
 80039e2:	d8f9      	bhi.n	80039d8 <RTC_ByteToBcd2+0x4>
  {
    bcdhigh++;
    Value -= 10;
  }
  
  return  ((uint8_t)(bcdhigh << 4) | Value);
 80039e4:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 80039e8:	b2c0      	uxtb	r0, r0
 80039ea:	4770      	bx	lr

080039ec <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint8_t tmp = 0;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 80039ec:	0902      	lsrs	r2, r0, #4
  return (tmp + (Value & (uint8_t)0x0F));
 80039ee:	f000 030f 	and.w	r3, r0, #15
 80039f2:	200a      	movs	r0, #10
 80039f4:	fb00 3002 	mla	r0, r0, r2, r3
}
 80039f8:	b2c0      	uxtb	r0, r0
 80039fa:	4770      	bx	lr

080039fc <RTC_StructInit>:
    
  /* Initialize the RTC_AsynchPrediv member */
  RTC_InitStruct->RTC_AsynchPrediv = (uint32_t)0x7F;

  /* Initialize the RTC_SynchPrediv member */
  RTC_InitStruct->RTC_SynchPrediv = (uint32_t)0xFF; 
 80039fc:	2100      	movs	r1, #0
 80039fe:	227f      	movs	r2, #127	; 0x7f
 8003a00:	23ff      	movs	r3, #255	; 0xff
 8003a02:	e880 000e 	stmia.w	r0, {r1, r2, r3}
}
 8003a06:	4770      	bx	lr

08003a08 <RTC_WriteProtectionCmd>:
  * @param  NewState: new state of the write protection.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_WriteProtectionCmd(FunctionalState NewState)
{
 8003a08:	4b04      	ldr	r3, [pc, #16]	; (8003a1c <RTC_WriteProtectionCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 8003a0a:	b108      	cbz	r0, 8003a10 <RTC_WriteProtectionCmd+0x8>
  {
    /* Enable the write protection for RTC registers */
    RTC->WPR = 0xFF;   
 8003a0c:	22ff      	movs	r2, #255	; 0xff
 8003a0e:	e002      	b.n	8003a16 <RTC_WriteProtectionCmd+0xe>
  }
  else
  {
    /* Disable the write protection for RTC registers */
    RTC->WPR = 0xCA;
 8003a10:	22ca      	movs	r2, #202	; 0xca
 8003a12:	625a      	str	r2, [r3, #36]	; 0x24
    RTC->WPR = 0x53;    
 8003a14:	2253      	movs	r2, #83	; 0x53
 8003a16:	625a      	str	r2, [r3, #36]	; 0x24
 8003a18:	4770      	bx	lr
 8003a1a:	bf00      	nop
 8003a1c:	40002800 	.word	0x40002800

08003a20 <RTC_EnterInitMode>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC is in Init mode
  *          - ERROR: RTC is not in Init mode  
  */
ErrorStatus RTC_EnterInitMode(void)
{
 8003a20:	b082      	sub	sp, #8
  __IO uint32_t initcounter = 0x00;
 8003a22:	2300      	movs	r3, #0
 8003a24:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t initstatus = 0x00;
     
  /* Check if the Initialization mode is set */
  if ((RTC->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8003a26:	4b0c      	ldr	r3, [pc, #48]	; (8003a58 <RTC_EnterInitMode+0x38>)
 8003a28:	68da      	ldr	r2, [r3, #12]
 8003a2a:	0652      	lsls	r2, r2, #25
 8003a2c:	d411      	bmi.n	8003a52 <RTC_EnterInitMode+0x32>
  {
    /* Set the Initialization mode */
    RTC->ISR = (uint32_t)RTC_INIT_MASK;
 8003a2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003a32:	60da      	str	r2, [r3, #12]
    
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    do
    {
      initstatus = RTC->ISR & RTC_ISR_INITF;
 8003a34:	68da      	ldr	r2, [r3, #12]
      initcounter++;  
 8003a36:	9901      	ldr	r1, [sp, #4]
 8003a38:	3101      	adds	r1, #1
 8003a3a:	9101      	str	r1, [sp, #4]
    } while((initcounter != INITMODE_TIMEOUT) && (initstatus == 0x00));
 8003a3c:	9901      	ldr	r1, [sp, #4]
 8003a3e:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003a42:	d001      	beq.n	8003a48 <RTC_EnterInitMode+0x28>
 8003a44:	0650      	lsls	r0, r2, #25
 8003a46:	d5f5      	bpl.n	8003a34 <RTC_EnterInitMode+0x14>
    
    if ((RTC->ISR & RTC_ISR_INITF) != RESET)
 8003a48:	4b03      	ldr	r3, [pc, #12]	; (8003a58 <RTC_EnterInitMode+0x38>)
 8003a4a:	68d8      	ldr	r0, [r3, #12]
    {
      status = SUCCESS;
 8003a4c:	f3c0 1080 	ubfx	r0, r0, #6, #1
 8003a50:	e000      	b.n	8003a54 <RTC_EnterInitMode+0x34>
      status = ERROR;
    }        
  }
  else
  {
    status = SUCCESS;  
 8003a52:	2001      	movs	r0, #1
  } 
    
  return (status);  
}
 8003a54:	b002      	add	sp, #8
 8003a56:	4770      	bx	lr
 8003a58:	40002800 	.word	0x40002800

08003a5c <RTC_ExitInitMode>:
  * @retval None
  */
void RTC_ExitInitMode(void)
{ 
  /* Exit Initialization mode */
  RTC->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8003a5c:	4b02      	ldr	r3, [pc, #8]	; (8003a68 <RTC_ExitInitMode+0xc>)
 8003a5e:	68da      	ldr	r2, [r3, #12]
 8003a60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a64:	60da      	str	r2, [r3, #12]
}
 8003a66:	4770      	bx	lr
 8003a68:	40002800 	.word	0x40002800

08003a6c <RTC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8003a6c:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_RTC_HOUR_FORMAT(RTC_InitStruct->RTC_HourFormat));
  assert_param(IS_RTC_ASYNCH_PREDIV(RTC_InitStruct->RTC_AsynchPrediv));
  assert_param(IS_RTC_SYNCH_PREDIV(RTC_InitStruct->RTC_SynchPrediv));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003a6e:	4c0f      	ldr	r4, [pc, #60]	; (8003aac <RTC_Init+0x40>)
 8003a70:	23ca      	movs	r3, #202	; 0xca
 8003a72:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003a74:	2353      	movs	r3, #83	; 0x53
 8003a76:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are initialized
  *          - ERROR: RTC registers are not initialized  
  */
ErrorStatus RTC_Init(RTC_InitTypeDef* RTC_InitStruct)
{
 8003a78:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003a7a:	f7ff ffd1 	bl	8003a20 <RTC_EnterInitMode>
 8003a7e:	b188      	cbz	r0, 8003aa4 <RTC_Init+0x38>
    status = ERROR;
  } 
  else
  {
    /* Clear RTC CR FMT Bit */
    RTC->CR &= ((uint32_t)~(RTC_CR_FMT));
 8003a80:	68a3      	ldr	r3, [r4, #8]
 8003a82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a86:	60a3      	str	r3, [r4, #8]
    /* Set RTC_CR register */
    RTC->CR |=  ((uint32_t)(RTC_InitStruct->RTC_HourFormat));
 8003a88:	68a2      	ldr	r2, [r4, #8]
 8003a8a:	682b      	ldr	r3, [r5, #0]
 8003a8c:	4313      	orrs	r3, r2
 8003a8e:	60a3      	str	r3, [r4, #8]
  
    /* Configure the RTC PRER */
    RTC->PRER = (uint32_t)(RTC_InitStruct->RTC_SynchPrediv);
 8003a90:	68ab      	ldr	r3, [r5, #8]
 8003a92:	6123      	str	r3, [r4, #16]
    RTC->PRER |= (uint32_t)(RTC_InitStruct->RTC_AsynchPrediv << 16);
 8003a94:	6923      	ldr	r3, [r4, #16]
 8003a96:	686a      	ldr	r2, [r5, #4]
 8003a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003a9c:	6123      	str	r3, [r4, #16]

    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8003a9e:	f7ff ffdd 	bl	8003a5c <RTC_ExitInitMode>

    status = SUCCESS;    
 8003aa2:	2001      	movs	r0, #1
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003aa4:	4b01      	ldr	r3, [pc, #4]	; (8003aac <RTC_Init+0x40>)
 8003aa6:	22ff      	movs	r2, #255	; 0xff
 8003aa8:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003aaa:	bd38      	pop	{r3, r4, r5, pc}
 8003aac:	40002800 	.word	0x40002800

08003ab0 <RTC_WaitForSynchro>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are synchronised
  *          - ERROR: RTC registers are not synchronised
  */
ErrorStatus RTC_WaitForSynchro(void)
{
 8003ab0:	b082      	sub	sp, #8
  __IO uint32_t synchrocounter = 0;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	9301      	str	r3, [sp, #4]
  ErrorStatus status = ERROR;
  uint32_t synchrostatus = 0x00;

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003ab6:	4b0d      	ldr	r3, [pc, #52]	; (8003aec <RTC_WaitForSynchro+0x3c>)
 8003ab8:	22ca      	movs	r2, #202	; 0xca
 8003aba:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003abc:	2253      	movs	r2, #83	; 0x53
 8003abe:	625a      	str	r2, [r3, #36]	; 0x24
    
  /* Clear RSF flag */
  RTC->ISR &= (uint32_t)RTC_RSF_MASK;
 8003ac0:	68da      	ldr	r2, [r3, #12]
 8003ac2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ac6:	60da      	str	r2, [r3, #12]
    
  /* Wait the registers to be synchronised */
  do
  {
    synchrostatus = RTC->ISR & RTC_ISR_RSF;
 8003ac8:	68d9      	ldr	r1, [r3, #12]
    synchrocounter++;  
 8003aca:	9a01      	ldr	r2, [sp, #4]
 8003acc:	3201      	adds	r2, #1
 8003ace:	9201      	str	r2, [sp, #4]
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8003ad0:	9a01      	ldr	r2, [sp, #4]
 8003ad2:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8003ad6:	4a05      	ldr	r2, [pc, #20]	; (8003aec <RTC_WaitForSynchro+0x3c>)
 8003ad8:	d001      	beq.n	8003ade <RTC_WaitForSynchro+0x2e>
 8003ada:	0689      	lsls	r1, r1, #26
 8003adc:	d5f4      	bpl.n	8003ac8 <RTC_WaitForSynchro+0x18>
    
  if ((RTC->ISR & RTC_ISR_RSF) != RESET)
 8003ade:	68d0      	ldr	r0, [r2, #12]
  {
    status = ERROR;
  }        

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003ae0:	23ff      	movs	r3, #255	; 0xff
 8003ae2:	6253      	str	r3, [r2, #36]	; 0x24
    
  return (status); 
}
 8003ae4:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003ae8:	b002      	add	sp, #8
 8003aea:	4770      	bx	lr
 8003aec:	40002800 	.word	0x40002800

08003af0 <RTC_DeInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
 8003af0:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wutcounter = 0x00;
  uint32_t wutwfstatus = 0x00;
  ErrorStatus status = ERROR;
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003af2:	4c1e      	ldr	r4, [pc, #120]	; (8003b6c <RTC_DeInit+0x7c>)
 8003af4:	23ca      	movs	r3, #202	; 0xca
  *          - SUCCESS: RTC registers are deinitialized
  *          - ERROR: RTC registers are not deinitialized
  */
ErrorStatus RTC_DeInit(void)
{
  __IO uint32_t wutcounter = 0x00;
 8003af6:	2500      	movs	r5, #0
 8003af8:	9501      	str	r5, [sp, #4]
  uint32_t wutwfstatus = 0x00;
  ErrorStatus status = ERROR;
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003afa:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003afc:	2353      	movs	r3, #83	; 0x53
 8003afe:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003b00:	f7ff ff8e 	bl	8003a20 <RTC_EnterInitMode>
 8003b04:	2800      	cmp	r0, #0
 8003b06:	d02c      	beq.n	8003b62 <RTC_DeInit+0x72>
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
    RTC->DR = (uint32_t)0x00002101;
 8003b08:	f242 1301 	movw	r3, #8449	; 0x2101
    status = ERROR;
  }  
  else
  {
    /* Reset TR, DR and CR registers */
    RTC->TR = (uint32_t)0x00000000;
 8003b0c:	6025      	str	r5, [r4, #0]
    RTC->DR = (uint32_t)0x00002101;
 8003b0e:	6063      	str	r3, [r4, #4]
    /* Reset All CR bits except CR[2:0] */
    RTC->CR &= (uint32_t)0x00000007;
 8003b10:	68a3      	ldr	r3, [r4, #8]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	60a3      	str	r3, [r4, #8]
  
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8003b18:	68e3      	ldr	r3, [r4, #12]
      wutcounter++;  
 8003b1a:	9a01      	ldr	r2, [sp, #4]
 8003b1c:	3201      	adds	r2, #1
 8003b1e:	9201      	str	r2, [sp, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8003b20:	9a01      	ldr	r2, [sp, #4]
 8003b22:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8003b26:	d001      	beq.n	8003b2c <RTC_DeInit+0x3c>
 8003b28:	0758      	lsls	r0, r3, #29
 8003b2a:	d5f5      	bpl.n	8003b18 <RTC_DeInit+0x28>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8003b2c:	4b0f      	ldr	r3, [pc, #60]	; (8003b6c <RTC_DeInit+0x7c>)
 8003b2e:	68d8      	ldr	r0, [r3, #12]
 8003b30:	f010 0004 	ands.w	r0, r0, #4
 8003b34:	d015      	beq.n	8003b62 <RTC_DeInit+0x72>
      status = ERROR;
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 8003b36:	689a      	ldr	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 8003b38:	f64f 71ff 	movw	r1, #65535	; 0xffff
      status = ERROR;
    }
    else
    {
      /* Reset all RTC CR register bits */
      RTC->CR &= (uint32_t)0x00000000;
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	609a      	str	r2, [r3, #8]
      RTC->WUTR = (uint32_t)0x0000FFFF;
 8003b40:	6159      	str	r1, [r3, #20]
      RTC->PRER = (uint32_t)0x007F00FF;
 8003b42:	490b      	ldr	r1, [pc, #44]	; (8003b70 <RTC_DeInit+0x80>)
 8003b44:	6119      	str	r1, [r3, #16]
      RTC->CALIBR = (uint32_t)0x00000000;
 8003b46:	619a      	str	r2, [r3, #24]
      RTC->ALRMAR = (uint32_t)0x00000000;        
 8003b48:	61da      	str	r2, [r3, #28]
      RTC->ALRMBR = (uint32_t)0x00000000;
 8003b4a:	621a      	str	r2, [r3, #32]
      RTC->SHIFTR = (uint32_t)0x00000000;
 8003b4c:	62da      	str	r2, [r3, #44]	; 0x2c
      RTC->CALR = (uint32_t)0x00000000;
 8003b4e:	63da      	str	r2, [r3, #60]	; 0x3c
      RTC->ALRMASSR = (uint32_t)0x00000000;
 8003b50:	645a      	str	r2, [r3, #68]	; 0x44
      RTC->ALRMBSSR = (uint32_t)0x00000000;
 8003b52:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Reset ISR register and exit initialization mode */
      RTC->ISR = (uint32_t)0x00000000;
 8003b54:	60da      	str	r2, [r3, #12]
      
      /* Reset Tamper and alternate functions configuration register */
      RTC->TAFCR = 0x00000000;
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40
  
      if(RTC_WaitForSynchro() == ERROR)
 8003b58:	f7ff ffaa 	bl	8003ab0 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003b5c:	3000      	adds	r0, #0
 8003b5e:	bf18      	it	ne
 8003b60:	2001      	movne	r0, #1
      }
    }
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8003b62:	4b02      	ldr	r3, [pc, #8]	; (8003b6c <RTC_DeInit+0x7c>)
 8003b64:	22ff      	movs	r2, #255	; 0xff
 8003b66:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003b68:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40002800 	.word	0x40002800
 8003b70:	007f00ff 	.word	0x007f00ff

08003b74 <RTC_RefClockCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8003b74:	b538      	push	{r3, r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003b76:	4c0b      	ldr	r4, [pc, #44]	; (8003ba4 <RTC_RefClockCmd+0x30>)
 8003b78:	23ca      	movs	r3, #202	; 0xca
 8003b7a:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003b7c:	2353      	movs	r3, #83	; 0x53
 8003b7e:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC reference clock detection is enabled
  *          - ERROR: RTC reference clock detection is disabled  
  */
ErrorStatus RTC_RefClockCmd(FunctionalState NewState)
{ 
 8003b80:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
    
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003b82:	f7ff ff4d 	bl	8003a20 <RTC_EnterInitMode>
 8003b86:	b150      	cbz	r0, 8003b9e <RTC_RefClockCmd+0x2a>
  else
  {  
    if (NewState != DISABLE)
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8003b88:	68a3      	ldr	r3, [r4, #8]
  {
    status = ERROR;
  } 
  else
  {  
    if (NewState != DISABLE)
 8003b8a:	b115      	cbz	r5, 8003b92 <RTC_RefClockCmd+0x1e>
    {
      /* Enable the RTC reference clock detection */
      RTC->CR |= RTC_CR_REFCKON;   
 8003b8c:	f043 0310 	orr.w	r3, r3, #16
 8003b90:	e001      	b.n	8003b96 <RTC_RefClockCmd+0x22>
    }
    else
    {
      /* Disable the RTC reference clock detection */
      RTC->CR &= ~RTC_CR_REFCKON;    
 8003b92:	f023 0310 	bic.w	r3, r3, #16
 8003b96:	60a3      	str	r3, [r4, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8003b98:	f7ff ff60 	bl	8003a5c <RTC_ExitInitMode>
    
    status = SUCCESS;
 8003b9c:	2001      	movs	r0, #1
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;  
 8003b9e:	23ff      	movs	r3, #255	; 0xff
 8003ba0:	6263      	str	r3, [r4, #36]	; 0x24
  
  return status; 
}
 8003ba2:	bd38      	pop	{r3, r4, r5, pc}
 8003ba4:	40002800 	.word	0x40002800

08003ba8 <RTC_BypassShadowCmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003ba8:	4b07      	ldr	r3, [pc, #28]	; (8003bc8 <RTC_BypassShadowCmd+0x20>)
 8003baa:	22ca      	movs	r2, #202	; 0xca
 8003bac:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003bae:	2253      	movs	r2, #83	; 0x53
 8003bb0:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003bb2:	689a      	ldr	r2, [r3, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  if (NewState != DISABLE)
 8003bb4:	b110      	cbz	r0, 8003bbc <RTC_BypassShadowCmd+0x14>
  {
    /* Set the BYPSHAD bit */
    RTC->CR |= (uint8_t)RTC_CR_BYPSHAD;
 8003bb6:	f042 0220 	orr.w	r2, r2, #32
 8003bba:	e001      	b.n	8003bc0 <RTC_BypassShadowCmd+0x18>
  }
  else
  {
    /* Reset the BYPSHAD bit */
    RTC->CR &= (uint8_t)~RTC_CR_BYPSHAD;
 8003bbc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8003bc0:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8003bc2:	22ff      	movs	r2, #255	; 0xff
 8003bc4:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003bc6:	4770      	bx	lr
 8003bc8:	40002800 	.word	0x40002800

08003bcc <RTC_SetTime>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Time register is configured
  *          - ERROR: RTC Time register is not configured
  */
ErrorStatus RTC_SetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003bcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bce:	4b24      	ldr	r3, [pc, #144]	; (8003c60 <RTC_SetTime+0x94>)
 8003bd0:	460c      	mov	r4, r1
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003bd2:	689b      	ldr	r3, [r3, #8]
  ErrorStatus status = ERROR;
    
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  if (RTC_Format == RTC_Format_BIN)
 8003bd4:	b920      	cbnz	r0, 8003be0 <RTC_SetTime+0x14>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003bd6:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003bda:	d106      	bne.n	8003bea <RTC_SetTime+0x1e>
      assert_param(IS_RTC_HOUR12(RTC_TimeStruct->RTC_Hours));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12));
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8003bdc:	70cb      	strb	r3, [r1, #3]
 8003bde:	e004      	b.n	8003bea <RTC_SetTime+0x1e>
    assert_param(IS_RTC_MINUTES(RTC_TimeStruct->RTC_Minutes));
    assert_param(IS_RTC_SECONDS(RTC_TimeStruct->RTC_Seconds));
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003be0:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003be4:	d130      	bne.n	8003c48 <RTC_SetTime+0x7c>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_TimeStruct->RTC_H12)); 
    } 
    else
    {
      RTC_TimeStruct->RTC_H12 = 0x00;
 8003be6:	70cb      	strb	r3, [r1, #3]
 8003be8:	e02e      	b.n	8003c48 <RTC_SetTime+0x7c>
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003bea:	7820      	ldrb	r0, [r4, #0]
 8003bec:	f7ff fef2 	bl	80039d4 <RTC_ByteToBcd2>
 8003bf0:	4607      	mov	r7, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003bf2:	7860      	ldrb	r0, [r4, #1]
 8003bf4:	f7ff feee 	bl	80039d4 <RTC_ByteToBcd2>
 8003bf8:	4606      	mov	r6, r0
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
 8003bfa:	78a0      	ldrb	r0, [r4, #2]
 8003bfc:	f7ff feea 	bl	80039d4 <RTC_ByteToBcd2>
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
 8003c00:	78e5      	ldrb	r5, [r4, #3]
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003c02:	ea40 4505 	orr.w	r5, r0, r5, lsl #16
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003c06:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
  }  
  else
  {
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003c0a:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
                   ((uint32_t)RTC_ByteToBcd2(RTC_TimeStruct->RTC_Seconds)) | \
                   (((uint32_t)RTC_TimeStruct->RTC_H12) << 16));
  }  

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003c0e:	4c14      	ldr	r4, [pc, #80]	; (8003c60 <RTC_SetTime+0x94>)
 8003c10:	23ca      	movs	r3, #202	; 0xca
 8003c12:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003c14:	2353      	movs	r3, #83	; 0x53
 8003c16:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003c18:	f7ff ff02 	bl	8003a20 <RTC_EnterInitMode>
 8003c1c:	b180      	cbz	r0, 8003c40 <RTC_SetTime+0x74>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_TR register */
    RTC->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003c1e:	f005 357f 	and.w	r5, r5, #2139062143	; 0x7f7f7f7f
 8003c22:	f025 45fe 	bic.w	r5, r5, #2130706432	; 0x7f000000
 8003c26:	6025      	str	r5, [r4, #0]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8003c28:	f7ff ff18 	bl	8003a5c <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8003c2c:	68a3      	ldr	r3, [r4, #8]
 8003c2e:	069b      	lsls	r3, r3, #26
 8003c30:	d405      	bmi.n	8003c3e <RTC_SetTime+0x72>
    {
      if (RTC_WaitForSynchro() == ERROR)
 8003c32:	f7ff ff3d 	bl	8003ab0 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003c36:	3000      	adds	r0, #0
 8003c38:	bf18      	it	ne
 8003c3a:	2001      	movne	r0, #1
 8003c3c:	e000      	b.n	8003c40 <RTC_SetTime+0x74>
        status = SUCCESS;
      }
    }
    else
    {
      status = SUCCESS;
 8003c3e:	2001      	movs	r0, #1
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003c40:	4b07      	ldr	r3, [pc, #28]	; (8003c60 <RTC_SetTime+0x94>)
 8003c42:	22ff      	movs	r2, #255	; 0xff
 8003c44:	625a      	str	r2, [r3, #36]	; 0x24
    
  return status;
}
 8003c46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003c48:	7865      	ldrb	r5, [r4, #1]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003c4a:	7823      	ldrb	r3, [r4, #0]
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003c4c:	022d      	lsls	r5, r5, #8
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003c4e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
 8003c52:	78a3      	ldrb	r3, [r4, #2]
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
             ((uint32_t)(RTC_TimeStruct->RTC_Minutes) << 8) | \
 8003c54:	431d      	orrs	r5, r3
             ((uint32_t)RTC_TimeStruct->RTC_Seconds) | \
             ((uint32_t)(RTC_TimeStruct->RTC_H12) << 16)); 
 8003c56:	78e3      	ldrb	r3, [r4, #3]
  }
  
  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_TimeStruct->RTC_Hours) << 16) | \
 8003c58:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8003c5c:	e7d7      	b.n	8003c0e <RTC_SetTime+0x42>
 8003c5e:	bf00      	nop
 8003c60:	40002800 	.word	0x40002800

08003c64 <RTC_TimeStructInit>:
  * @retval None
  */
void RTC_TimeStructInit(RTC_TimeTypeDef* RTC_TimeStruct)
{
  /* Time = 00h:00min:00sec */
  RTC_TimeStruct->RTC_H12 = RTC_H12_AM;
 8003c64:	2300      	movs	r3, #0
 8003c66:	70c3      	strb	r3, [r0, #3]
  RTC_TimeStruct->RTC_Hours = 0;
 8003c68:	7003      	strb	r3, [r0, #0]
  RTC_TimeStruct->RTC_Minutes = 0;
 8003c6a:	7043      	strb	r3, [r0, #1]
  RTC_TimeStruct->RTC_Seconds = 0; 
 8003c6c:	7083      	strb	r3, [r0, #2]
}
 8003c6e:	4770      	bx	lr

08003c70 <RTC_GetTime>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
 8003c70:	4b0f      	ldr	r3, [pc, #60]	; (8003cb0 <RTC_GetTime+0x40>)
 8003c72:	681b      	ldr	r3, [r3, #0]
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003c74:	b570      	push	{r4, r5, r6, lr}

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8003c76:	f3c3 4205 	ubfx	r2, r3, #16, #6
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8003c7a:	f3c3 2606 	ubfx	r6, r3, #8, #7
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003c7e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8003c82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c86:	0c1b      	lsrs	r3, r3, #16
  * @param  RTC_TimeStruct: pointer to a RTC_TimeTypeDef structure that will 
  *                        contain the returned current time configuration.     
  * @retval None
  */
void RTC_GetTime(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_TimeStruct)
{
 8003c88:	460c      	mov	r4, r1

  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->TR & RTC_TR_RESERVED_MASK); 
  
  /* Fill the structure fields with the read parameters */
  RTC_TimeStruct->RTC_Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8003c8a:	700a      	strb	r2, [r1, #0]
  RTC_TimeStruct->RTC_Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8);
 8003c8c:	704e      	strb	r6, [r1, #1]
  RTC_TimeStruct->RTC_Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8003c8e:	708d      	strb	r5, [r1, #2]
  RTC_TimeStruct->RTC_H12 = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16);  
 8003c90:	70cb      	strb	r3, [r1, #3]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8003c92:	b958      	cbnz	r0, 8003cac <RTC_GetTime+0x3c>
  {
    /* Convert the structure parameters to Binary format */
    RTC_TimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Hours);
 8003c94:	4610      	mov	r0, r2
 8003c96:	f7ff fea9 	bl	80039ec <RTC_Bcd2ToByte>
 8003c9a:	7020      	strb	r0, [r4, #0]
    RTC_TimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Minutes);
 8003c9c:	4630      	mov	r0, r6
 8003c9e:	f7ff fea5 	bl	80039ec <RTC_Bcd2ToByte>
 8003ca2:	7060      	strb	r0, [r4, #1]
    RTC_TimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_TimeStruct->RTC_Seconds);   
 8003ca4:	4628      	mov	r0, r5
 8003ca6:	f7ff fea1 	bl	80039ec <RTC_Bcd2ToByte>
 8003caa:	70a0      	strb	r0, [r4, #2]
 8003cac:	bd70      	pop	{r4, r5, r6, pc}
 8003cae:	bf00      	nop
 8003cb0:	40002800 	.word	0x40002800

08003cb4 <RTC_GetSubSecond>:
uint32_t RTC_GetSubSecond(void)
{
  uint32_t tmpreg = 0;
  
  /* Get subseconds values from the correspondent registers*/
  tmpreg = (uint32_t)(RTC->SSR);
 8003cb4:	4b01      	ldr	r3, [pc, #4]	; (8003cbc <RTC_GetSubSecond+0x8>)
 8003cb6:	6a98      	ldr	r0, [r3, #40]	; 0x28
  
  /* Read DR register to unfroze calendar registers */
  (void) (RTC->DR);
 8003cb8:	685b      	ldr	r3, [r3, #4]
  
  return (tmpreg);
}
 8003cba:	4770      	bx	lr
 8003cbc:	40002800 	.word	0x40002800

08003cc0 <RTC_SetDate>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Date register is configured
  *          - ERROR: RTC Date register is not configured
  */
ErrorStatus RTC_SetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8003cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003cc2:	460c      	mov	r4, r1
 8003cc4:	784b      	ldrb	r3, [r1, #1]
  ErrorStatus status = ERROR;
  
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  if ((RTC_Format == RTC_Format_BIN) && ((RTC_DateStruct->RTC_Month & 0x10) == 0x10))
 8003cc6:	b930      	cbnz	r0, 8003cd6 <RTC_SetDate+0x16>
 8003cc8:	06d9      	lsls	r1, r3, #27
 8003cca:	d52a      	bpl.n	8003d22 <RTC_SetDate+0x62>
  {
    RTC_DateStruct->RTC_Month = (RTC_DateStruct->RTC_Month & (uint32_t)~(0x10)) + 0x0A;
 8003ccc:	f023 0310 	bic.w	r3, r3, #16
 8003cd0:	330a      	adds	r3, #10
 8003cd2:	7063      	strb	r3, [r4, #1]
 8003cd4:	e025      	b.n	8003d22 <RTC_SetDate+0x62>
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8003cd6:	78cd      	ldrb	r5, [r1, #3]
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
 8003cd8:	788a      	ldrb	r2, [r1, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8003cda:	021b      	lsls	r3, r3, #8
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8003cdc:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
 8003ce0:	780b      	ldrb	r3, [r1, #0]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
              (((uint32_t)RTC_DateStruct->RTC_Month) << 8) | \
 8003ce2:	4315      	orrs	r5, r2
  assert_param(IS_RTC_WEEKDAY(RTC_DateStruct->RTC_WeekDay));

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = ((((uint32_t)RTC_DateStruct->RTC_Year) << 16) | \
 8003ce4:	ea45 3543 	orr.w	r5, r5, r3, lsl #13
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003ce8:	4c17      	ldr	r4, [pc, #92]	; (8003d48 <RTC_SetDate+0x88>)
 8003cea:	23ca      	movs	r3, #202	; 0xca
 8003cec:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8003cee:	2353      	movs	r3, #83	; 0x53
 8003cf0:	6263      	str	r3, [r4, #36]	; 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8003cf2:	f7ff fe95 	bl	8003a20 <RTC_EnterInitMode>
 8003cf6:	b180      	cbz	r0, 8003d1a <RTC_SetDate+0x5a>
    status = ERROR;
  } 
  else
  {
    /* Set the RTC_DR register */
    RTC->DR = (uint32_t)(tmpreg & RTC_DR_RESERVED_MASK);
 8003cf8:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8003cfc:	f025 05c0 	bic.w	r5, r5, #192	; 0xc0
 8003d00:	6065      	str	r5, [r4, #4]

    /* Exit Initialization mode */
    RTC_ExitInitMode(); 
 8003d02:	f7ff feab 	bl	8003a5c <RTC_ExitInitMode>

    /* If  RTC_CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if ((RTC->CR & RTC_CR_BYPSHAD) == RESET)
 8003d06:	68a3      	ldr	r3, [r4, #8]
 8003d08:	069a      	lsls	r2, r3, #26
 8003d0a:	d405      	bmi.n	8003d18 <RTC_SetDate+0x58>
    {
      if (RTC_WaitForSynchro() == ERROR)
 8003d0c:	f7ff fed0 	bl	8003ab0 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8003d10:	3000      	adds	r0, #0
 8003d12:	bf18      	it	ne
 8003d14:	2001      	movne	r0, #1
 8003d16:	e000      	b.n	8003d1a <RTC_SetDate+0x5a>
        status = SUCCESS;
      }
    }
    else
    {
      status = SUCCESS;
 8003d18:	2001      	movs	r0, #1
    }
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8003d1a:	4b0b      	ldr	r3, [pc, #44]	; (8003d48 <RTC_SetDate+0x88>)
 8003d1c:	22ff      	movs	r2, #255	; 0xff
 8003d1e:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003d20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8003d22:	78e0      	ldrb	r0, [r4, #3]
 8003d24:	f7ff fe56 	bl	80039d4 <RTC_ByteToBcd2>
 8003d28:	4607      	mov	r7, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8003d2a:	7860      	ldrb	r0, [r4, #1]
 8003d2c:	f7ff fe52 	bl	80039d4 <RTC_ByteToBcd2>
 8003d30:	4606      	mov	r6, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Date)) | \
 8003d32:	78a0      	ldrb	r0, [r4, #2]
 8003d34:	f7ff fe4e 	bl	80039d4 <RTC_ByteToBcd2>
              ((uint32_t)RTC_DateStruct->RTC_WeekDay << 13));
 8003d38:	7825      	ldrb	r5, [r4, #0]
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8003d3a:	ea40 3545 	orr.w	r5, r0, r5, lsl #13
              ((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Month) << 8) | \
 8003d3e:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
              ((uint32_t)RTC_DateStruct->RTC_Date) | \
              (((uint32_t)RTC_DateStruct->RTC_WeekDay) << 13)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_DateStruct->RTC_Year) << 16) | \
 8003d42:	ea45 2506 	orr.w	r5, r5, r6, lsl #8
 8003d46:	e7cf      	b.n	8003ce8 <RTC_SetDate+0x28>
 8003d48:	40002800 	.word	0x40002800

08003d4c <RTC_DateStructInit>:
  * @retval None
  */
void RTC_DateStructInit(RTC_DateTypeDef* RTC_DateStruct)
{
  /* Monday, January 01 xx00 */
  RTC_DateStruct->RTC_WeekDay = RTC_Weekday_Monday;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	7003      	strb	r3, [r0, #0]
  RTC_DateStruct->RTC_Date = 1;
 8003d50:	7083      	strb	r3, [r0, #2]
  RTC_DateStruct->RTC_Month = RTC_Month_January;
 8003d52:	7043      	strb	r3, [r0, #1]
  RTC_DateStruct->RTC_Year = 0;
 8003d54:	2300      	movs	r3, #0
 8003d56:	70c3      	strb	r3, [r0, #3]
}
 8003d58:	4770      	bx	lr

08003d5a <RTC_GetDate>:

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 
 8003d5a:	4b0f      	ldr	r3, [pc, #60]	; (8003d98 <RTC_GetDate+0x3e>)
 8003d5c:	685b      	ldr	r3, [r3, #4]
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8003d5e:	b570      	push	{r4, r5, r6, lr}
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8003d60:	f3c3 4207 	ubfx	r2, r3, #16, #8
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8003d64:	f3c3 2604 	ubfx	r6, r3, #8, #5
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003d68:	f003 053f 	and.w	r5, r3, #63	; 0x3f
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8003d6c:	f3c3 3342 	ubfx	r3, r3, #13, #3
  * @param RTC_DateStruct: pointer to a RTC_DateTypeDef structure that will 
  *                        contain the returned current date configuration.     
  * @retval None
  */
void RTC_GetDate(uint32_t RTC_Format, RTC_DateTypeDef* RTC_DateStruct)
{
 8003d70:	460c      	mov	r4, r1
  
  /* Get the RTC_TR register */
  tmpreg = (uint32_t)(RTC->DR & RTC_DR_RESERVED_MASK); 

  /* Fill the structure fields with the read parameters */
  RTC_DateStruct->RTC_Year = (uint8_t)((tmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16);
 8003d72:	70ca      	strb	r2, [r1, #3]
  RTC_DateStruct->RTC_Month = (uint8_t)((tmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8003d74:	704e      	strb	r6, [r1, #1]
  RTC_DateStruct->RTC_Date = (uint8_t)(tmpreg & (RTC_DR_DT | RTC_DR_DU));
 8003d76:	708d      	strb	r5, [r1, #2]
  RTC_DateStruct->RTC_WeekDay = (uint8_t)((tmpreg & (RTC_DR_WDU)) >> 13);
 8003d78:	700b      	strb	r3, [r1, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8003d7a:	b958      	cbnz	r0, 8003d94 <RTC_GetDate+0x3a>
  {
    /* Convert the structure parameters to Binary format */
    RTC_DateStruct->RTC_Year = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Year);
 8003d7c:	4610      	mov	r0, r2
 8003d7e:	f7ff fe35 	bl	80039ec <RTC_Bcd2ToByte>
 8003d82:	70e0      	strb	r0, [r4, #3]
    RTC_DateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Month);
 8003d84:	4630      	mov	r0, r6
 8003d86:	f7ff fe31 	bl	80039ec <RTC_Bcd2ToByte>
 8003d8a:	7060      	strb	r0, [r4, #1]
    RTC_DateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_DateStruct->RTC_Date);
 8003d8c:	4628      	mov	r0, r5
 8003d8e:	f7ff fe2d 	bl	80039ec <RTC_Bcd2ToByte>
 8003d92:	70a0      	strb	r0, [r4, #2]
 8003d94:	bd70      	pop	{r4, r5, r6, pc}
 8003d96:	bf00      	nop
 8003d98:	40002800 	.word	0x40002800

08003d9c <RTC_SetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8003d9c:	4b26      	ldr	r3, [pc, #152]	; (8003e38 <RTC_SetAlarm+0x9c>)
 8003d9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003da2:	689b      	ldr	r3, [r3, #8]
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that 
  *                          contains the alarm configuration parameters.     
  * @retval None
  */
void RTC_SetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8003da4:	460c      	mov	r4, r1
 8003da6:	4615      	mov	r5, r2
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_ALARM_MASK(RTC_AlarmStruct->RTC_AlarmMask));
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(RTC_AlarmStruct->RTC_AlarmDateWeekDaySel));

  if (RTC_Format == RTC_Format_BIN)
 8003da8:	b920      	cbnz	r0, 8003db4 <RTC_SetAlarm+0x18>
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003daa:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003dae:	d106      	bne.n	8003dbe <RTC_SetAlarm+0x22>
      assert_param(IS_RTC_HOUR12(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8003db0:	70d3      	strb	r3, [r2, #3]
 8003db2:	e004      	b.n	8003dbe <RTC_SetAlarm+0x22>
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_AlarmStruct->RTC_AlarmDateWeekDay));
    }
  }
  else
  {
    if ((RTC->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8003db4:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8003db8:	d12c      	bne.n	8003e14 <RTC_SetAlarm+0x78>
      assert_param(IS_RTC_HOUR12(tmpreg));
      assert_param(IS_RTC_H12(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12));
    } 
    else
    {
      RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = 0x00;
 8003dba:	70d3      	strb	r3, [r2, #3]
 8003dbc:	e02a      	b.n	8003e14 <RTC_SetAlarm+0x78>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8003dbe:	7828      	ldrb	r0, [r5, #0]
 8003dc0:	f7ff fe08 	bl	80039d4 <RTC_ByteToBcd2>
 8003dc4:	4607      	mov	r7, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8003dc6:	7868      	ldrb	r0, [r5, #1]
 8003dc8:	f7ff fe04 	bl	80039d4 <RTC_ByteToBcd2>
 8003dcc:	4606      	mov	r6, r0
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8003dce:	78a8      	ldrb	r0, [r5, #2]
 8003dd0:	f7ff fe00 	bl	80039d4 <RTC_ByteToBcd2>
 8003dd4:	4680      	mov	r8, r0
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8003dd6:	7b28      	ldrb	r0, [r5, #12]
 8003dd8:	f7ff fdfc 	bl	80039d4 <RTC_ByteToBcd2>
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8003ddc:	686a      	ldr	r2, [r5, #4]
 8003dde:	68ab      	ldr	r3, [r5, #8]
 8003de0:	4313      	orrs	r3, r2
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8003de2:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8003de4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds)) | \
 8003de8:	ea43 0308 	orr.w	r3, r3, r8
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8003dec:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
              ((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8003df0:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  }  
  else
  {
    tmpreg = (((uint32_t)RTC_ByteToBcd2(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8003df4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmDateWeekDaySel) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003df8:	4a0f      	ldr	r2, [pc, #60]	; (8003e38 <RTC_SetAlarm+0x9c>)
 8003dfa:	21ca      	movs	r1, #202	; 0xca
 8003dfc:	6251      	str	r1, [r2, #36]	; 0x24
  RTC->WPR = 0x53;
 8003dfe:	2153      	movs	r1, #83	; 0x53

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
 8003e00:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmMask)); 
  } 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8003e04:	6251      	str	r1, [r2, #36]	; 0x24

  /* Configure the Alarm register */
  if (RTC_Alarm == RTC_Alarm_A)
  {
    RTC->ALRMAR = (uint32_t)tmpreg;
 8003e06:	bf0c      	ite	eq
 8003e08:	61d3      	streq	r3, [r2, #28]
  }
  else
  {
    RTC->ALRMBR = (uint32_t)tmpreg;
 8003e0a:	6213      	strne	r3, [r2, #32]
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;   
 8003e0c:	23ff      	movs	r3, #255	; 0xff
 8003e0e:	6253      	str	r3, [r2, #36]	; 0x24
}
 8003e10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8003e14:	686a      	ldr	r2, [r5, #4]
 8003e16:	68ab      	ldr	r3, [r5, #8]
 8003e18:	4313      	orrs	r3, r2
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8003e1a:	78aa      	ldrb	r2, [r5, #2]

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8003e1c:	4313      	orrs	r3, r2
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8003e1e:	782a      	ldrb	r2, [r5, #0]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
 8003e20:	ea43 4302 	orr.w	r3, r3, r2, lsl #16

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes) << 8) | \
 8003e24:	786a      	ldrb	r2, [r5, #1]
              ((uint32_t)RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds) | \
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_H12) << 16) | \
 8003e26:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8003e2a:	78ea      	ldrb	r2, [r5, #3]
              ((uint32_t)(RTC_AlarmStruct->RTC_AlarmDateWeekDay) << 24) | \
 8003e2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003e30:	7b2a      	ldrb	r2, [r5, #12]
  }

  /* Check the input parameters format */
  if (RTC_Format != RTC_Format_BIN)
  {
    tmpreg = (((uint32_t)(RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours) << 16) | \
 8003e32:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003e36:	e7df      	b.n	8003df8 <RTC_SetAlarm+0x5c>
 8003e38:	40002800 	.word	0x40002800

08003e3c <RTC_AlarmStructInit>:
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 8003e3c:	2300      	movs	r3, #0
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 8003e3e:	2201      	movs	r2, #1
  * @retval None
  */
void RTC_AlarmStructInit(RTC_AlarmTypeDef* RTC_AlarmStruct)
{
  /* Alarm Time Settings : Time = 00h:00mn:00sec */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = RTC_H12_AM;
 8003e40:	70c3      	strb	r3, [r0, #3]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = 0;
 8003e42:	7003      	strb	r3, [r0, #0]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = 0;
 8003e44:	7043      	strb	r3, [r0, #1]
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = 0;
 8003e46:	7083      	strb	r3, [r0, #2]

  /* Alarm Date Settings : Date = 1st day of the month */
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = RTC_AlarmDateWeekDaySel_Date;
 8003e48:	6083      	str	r3, [r0, #8]
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = 1;
 8003e4a:	7302      	strb	r2, [r0, #12]

  /* Alarm Masks Settings : Mask =  all fields are not masked */
  RTC_AlarmStruct->RTC_AlarmMask = RTC_AlarmMask_None;
 8003e4c:	6043      	str	r3, [r0, #4]
}
 8003e4e:	4770      	bx	lr

08003e50 <RTC_GetAlarm>:
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8003e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e52:	4614      	mov	r4, r2
 8003e54:	4a16      	ldr	r2, [pc, #88]	; (8003eb0 <RTC_GetAlarm+0x60>)
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));
  assert_param(IS_RTC_ALARM(RTC_Alarm)); 

  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 8003e56:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
  {
    tmpreg = (uint32_t)(RTC->ALRMAR);
 8003e5a:	bf0c      	ite	eq
 8003e5c:	69d2      	ldreq	r2, [r2, #28]
  }
  else
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
 8003e5e:	6a12      	ldrne	r2, [r2, #32]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 8003e60:	f402 0180 	and.w	r1, r2, #4194304	; 0x400000
 8003e64:	0c09      	lsrs	r1, r1, #16
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 8003e66:	f3c2 2706 	ubfx	r7, r2, #8, #7
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 8003e6a:	f002 067f 	and.w	r6, r2, #127	; 0x7f
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 8003e6e:	f3c2 6505 	ubfx	r5, r2, #24, #6
  * @param  RTC_AlarmStruct: pointer to a RTC_AlarmTypeDef structure that will 
  *                          contains the output alarm configuration values.     
  * @retval None
  */
void RTC_GetAlarm(uint32_t RTC_Format, uint32_t RTC_Alarm, RTC_AlarmTypeDef* RTC_AlarmStruct)
{
 8003e72:	4603      	mov	r3, r0
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
 8003e74:	70e1      	strb	r1, [r4, #3]
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 8003e76:	f3c2 4005 	ubfx	r0, r2, #16, #6
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8003e7a:	f002 4180 	and.w	r1, r2, #1073741824	; 0x40000000
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 8003e7e:	f002 3280 	and.w	r2, r2, #2155905152	; 0x80808080
  {
    tmpreg = (uint32_t)(RTC->ALRMBR);
  }

  /* Fill the structure with the read parameters */
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = (uint32_t)((tmpreg & (RTC_ALRMAR_HT | \
 8003e82:	7020      	strb	r0, [r4, #0]
                                                     RTC_ALRMAR_HU)) >> 16);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = (uint32_t)((tmpreg & (RTC_ALRMAR_MNT | \
 8003e84:	7067      	strb	r7, [r4, #1]
                                                     RTC_ALRMAR_MNU)) >> 8);
  RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = (uint32_t)(tmpreg & (RTC_ALRMAR_ST | \
 8003e86:	70a6      	strb	r6, [r4, #2]
                                                     RTC_ALRMAR_SU));
  RTC_AlarmStruct->RTC_AlarmTime.RTC_H12 = (uint32_t)((tmpreg & RTC_ALRMAR_PM) >> 16);
  RTC_AlarmStruct->RTC_AlarmDateWeekDay = (uint32_t)((tmpreg & (RTC_ALRMAR_DT | RTC_ALRMAR_DU)) >> 24);
 8003e88:	7325      	strb	r5, [r4, #12]
  RTC_AlarmStruct->RTC_AlarmDateWeekDaySel = (uint32_t)(tmpreg & RTC_ALRMAR_WDSEL);
 8003e8a:	60a1      	str	r1, [r4, #8]
  RTC_AlarmStruct->RTC_AlarmMask = (uint32_t)(tmpreg & RTC_AlarmMask_All);
 8003e8c:	6062      	str	r2, [r4, #4]

  if (RTC_Format == RTC_Format_BIN)
 8003e8e:	b973      	cbnz	r3, 8003eae <RTC_GetAlarm+0x5e>
  {
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Hours = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 8003e90:	f7ff fdac 	bl	80039ec <RTC_Bcd2ToByte>
 8003e94:	7020      	strb	r0, [r4, #0]
                                                        RTC_AlarmTime.RTC_Hours);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Minutes = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 8003e96:	4638      	mov	r0, r7
 8003e98:	f7ff fda8 	bl	80039ec <RTC_Bcd2ToByte>
 8003e9c:	7060      	strb	r0, [r4, #1]
                                                        RTC_AlarmTime.RTC_Minutes);
    RTC_AlarmStruct->RTC_AlarmTime.RTC_Seconds = RTC_Bcd2ToByte(RTC_AlarmStruct-> \
 8003e9e:	4630      	mov	r0, r6
 8003ea0:	f7ff fda4 	bl	80039ec <RTC_Bcd2ToByte>
 8003ea4:	70a0      	strb	r0, [r4, #2]
                                                        RTC_AlarmTime.RTC_Seconds);
    RTC_AlarmStruct->RTC_AlarmDateWeekDay = RTC_Bcd2ToByte(RTC_AlarmStruct->RTC_AlarmDateWeekDay);
 8003ea6:	4628      	mov	r0, r5
 8003ea8:	f7ff fda0 	bl	80039ec <RTC_Bcd2ToByte>
 8003eac:	7320      	strb	r0, [r4, #12]
 8003eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003eb0:	40002800 	.word	0x40002800

08003eb4 <RTC_AlarmCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Alarm is enabled/disabled
  *          - ERROR: RTC Alarm is not enabled/disabled  
  */
ErrorStatus RTC_AlarmCmd(uint32_t RTC_Alarm, FunctionalState NewState)
{
 8003eb4:	b082      	sub	sp, #8
  __IO uint32_t alarmcounter = 0x00;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_RTC_CMD_ALARM(RTC_Alarm));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003eba:	4b11      	ldr	r3, [pc, #68]	; (8003f00 <RTC_AlarmCmd+0x4c>)
 8003ebc:	22ca      	movs	r2, #202	; 0xca
 8003ebe:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003ec0:	2253      	movs	r2, #83	; 0x53
 8003ec2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm state */
  if (NewState != DISABLE)
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 8003ec4:	689a      	ldr	r2, [r3, #8]
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Configure the Alarm state */
  if (NewState != DISABLE)
 8003ec6:	b119      	cbz	r1, 8003ed0 <RTC_AlarmCmd+0x1c>
  {
    RTC->CR |= (uint32_t)RTC_Alarm;
 8003ec8:	4310      	orrs	r0, r2
 8003eca:	6098      	str	r0, [r3, #8]

    status = SUCCESS;    
 8003ecc:	2001      	movs	r0, #1
 8003ece:	e012      	b.n	8003ef6 <RTC_AlarmCmd+0x42>
  }
  else
  { 
    /* Disable the Alarm in RTC_CR register */
    RTC->CR &= (uint32_t)~RTC_Alarm;
 8003ed0:	ea22 0200 	bic.w	r2, r2, r0
 8003ed4:	609a      	str	r2, [r3, #8]
   
    /* Wait till RTC ALRxWF flag is set and if Time out is reached exit */
    do
    {
      alarmstatus = RTC->ISR & (RTC_Alarm >> 8);
 8003ed6:	0a00      	lsrs	r0, r0, #8
 8003ed8:	68da      	ldr	r2, [r3, #12]
      alarmcounter++;  
 8003eda:	9901      	ldr	r1, [sp, #4]
 8003edc:	3101      	adds	r1, #1
 8003ede:	9101      	str	r1, [sp, #4]
    } while((alarmcounter != INITMODE_TIMEOUT) && (alarmstatus == 0x00));
 8003ee0:	9901      	ldr	r1, [sp, #4]
 8003ee2:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003ee6:	d001      	beq.n	8003eec <RTC_AlarmCmd+0x38>
 8003ee8:	4210      	tst	r0, r2
 8003eea:	d0f5      	beq.n	8003ed8 <RTC_AlarmCmd+0x24>
    
    if ((RTC->ISR & (RTC_Alarm >> 8)) == RESET)
 8003eec:	4b04      	ldr	r3, [pc, #16]	; (8003f00 <RTC_AlarmCmd+0x4c>)
 8003eee:	68db      	ldr	r3, [r3, #12]
    {
      status = ERROR;
 8003ef0:	4018      	ands	r0, r3
 8003ef2:	bf18      	it	ne
 8003ef4:	2001      	movne	r0, #1
      status = SUCCESS;
    }        
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003ef6:	4b02      	ldr	r3, [pc, #8]	; (8003f00 <RTC_AlarmCmd+0x4c>)
 8003ef8:	22ff      	movs	r2, #255	; 0xff
 8003efa:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003efc:	b002      	add	sp, #8
 8003efe:	4770      	bx	lr
 8003f00:	40002800 	.word	0x40002800

08003f04 <RTC_AlarmSubSecondConfig>:
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f04:	4b07      	ldr	r3, [pc, #28]	; (8003f24 <RTC_AlarmSubSecondConfig+0x20>)
  *     @arg RTC_AlarmSubSecondMask_None   : SS[14:0] are compared and must match
  *                                          to activate alarm
  * @retval None
  */
void RTC_AlarmSubSecondConfig(uint32_t RTC_Alarm, uint32_t RTC_AlarmSubSecondValue, uint32_t RTC_AlarmSubSecondMask)
{
 8003f06:	b510      	push	{r4, lr}
  assert_param(IS_RTC_ALARM(RTC_Alarm));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f08:	24ca      	movs	r4, #202	; 0xca
 8003f0a:	625c      	str	r4, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
  
  /* Configure the Alarm A or Alarm B SubSecond registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
 8003f0c:	430a      	orrs	r2, r1
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8003f0e:	2453      	movs	r4, #83	; 0x53
  
  /* Configure the Alarm A or Alarm B SubSecond registers */
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
  
  if (RTC_Alarm == RTC_Alarm_A)
 8003f10:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(RTC_AlarmSubSecondValue));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(RTC_AlarmSubSecondMask));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
 8003f14:	625c      	str	r4, [r3, #36]	; 0x24
  tmpreg = (uint32_t) (uint32_t)(RTC_AlarmSubSecondValue) | (uint32_t)(RTC_AlarmSubSecondMask);
  
  if (RTC_Alarm == RTC_Alarm_A)
  {
    /* Configure the AlarmA SubSecond register */
    RTC->ALRMASSR = tmpreg;
 8003f16:	bf0c      	ite	eq
 8003f18:	645a      	streq	r2, [r3, #68]	; 0x44
  }
  else
  {
    /* Configure the Alarm B SubSecond register */
    RTC->ALRMBSSR = tmpreg;
 8003f1a:	649a      	strne	r2, [r3, #72]	; 0x48
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8003f1c:	22ff      	movs	r2, #255	; 0xff
 8003f1e:	625a      	str	r2, [r3, #36]	; 0x24

}
 8003f20:	bd10      	pop	{r4, pc}
 8003f22:	bf00      	nop
 8003f24:	40002800 	.word	0x40002800

08003f28 <RTC_GetAlarmSubSecond>:
uint32_t RTC_GetAlarmSubSecond(uint32_t RTC_Alarm)
{
  uint32_t tmpreg = 0;
  
  /* Get the RTC_ALRMxR register */
  if (RTC_Alarm == RTC_Alarm_A)
 8003f28:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
 8003f2c:	4b04      	ldr	r3, [pc, #16]	; (8003f40 <RTC_GetAlarmSubSecond+0x18>)
 8003f2e:	d103      	bne.n	8003f38 <RTC_GetAlarmSubSecond+0x10>
  {
    tmpreg = (uint32_t)((RTC->ALRMASSR) & RTC_ALRMASSR_SS);
 8003f30:	6c58      	ldr	r0, [r3, #68]	; 0x44
 8003f32:	0440      	lsls	r0, r0, #17
 8003f34:	0c40      	lsrs	r0, r0, #17
 8003f36:	4770      	bx	lr
  }
  else
  {
    tmpreg = (uint32_t)((RTC->ALRMBSSR) & RTC_ALRMBSSR_SS);
 8003f38:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8003f3a:	0440      	lsls	r0, r0, #17
 8003f3c:	0c40      	lsrs	r0, r0, #17
  } 
  
  return (tmpreg);
}
 8003f3e:	4770      	bx	lr
 8003f40:	40002800 	.word	0x40002800

08003f44 <RTC_WakeUpClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(RTC_WakeUpClock));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f44:	4b07      	ldr	r3, [pc, #28]	; (8003f64 <RTC_WakeUpClockConfig+0x20>)
 8003f46:	22ca      	movs	r2, #202	; 0xca
 8003f48:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f4a:	2253      	movs	r2, #83	; 0x53
 8003f4c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the Wakeup Timer clock source bits in CR register */
  RTC->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 8003f4e:	689a      	ldr	r2, [r3, #8]
 8003f50:	f022 0207 	bic.w	r2, r2, #7
 8003f54:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  RTC->CR |= (uint32_t)RTC_WakeUpClock;
 8003f56:	689a      	ldr	r2, [r3, #8]
 8003f58:	4302      	orrs	r2, r0
 8003f5a:	609a      	str	r2, [r3, #8]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003f5c:	22ff      	movs	r2, #255	; 0xff
 8003f5e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003f60:	4770      	bx	lr
 8003f62:	bf00      	nop
 8003f64:	40002800 	.word	0x40002800

08003f68 <RTC_SetWakeUpCounter>:
{
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_COUNTER(RTC_WakeUpCounter));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f68:	4b04      	ldr	r3, [pc, #16]	; (8003f7c <RTC_SetWakeUpCounter+0x14>)
 8003f6a:	22ca      	movs	r2, #202	; 0xca
 8003f6c:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f6e:	2253      	movs	r2, #83	; 0x53
 8003f70:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003f72:	22ff      	movs	r2, #255	; 0xff
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  /* Configure the Wakeup Timer counter */
  RTC->WUTR = (uint32_t)RTC_WakeUpCounter;
 8003f74:	6158      	str	r0, [r3, #20]
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003f76:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003f78:	4770      	bx	lr
 8003f7a:	bf00      	nop
 8003f7c:	40002800 	.word	0x40002800

08003f80 <RTC_GetWakeUpCounter>:
  * @retval The RTC WakeUp Counter value.
  */
uint32_t RTC_GetWakeUpCounter(void)
{
  /* Get the counter value */
  return ((uint32_t)(RTC->WUTR & RTC_WUTR_WUT));
 8003f80:	4b01      	ldr	r3, [pc, #4]	; (8003f88 <RTC_GetWakeUpCounter+0x8>)
 8003f82:	6958      	ldr	r0, [r3, #20]
}
 8003f84:	b280      	uxth	r0, r0
 8003f86:	4770      	bx	lr
 8003f88:	40002800 	.word	0x40002800

08003f8c <RTC_WakeUpCmd>:
  * @param  NewState: new state of the WakeUp timer.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
ErrorStatus RTC_WakeUpCmd(FunctionalState NewState)
{
 8003f8c:	b082      	sub	sp, #8
  __IO uint32_t wutcounter = 0x00;
 8003f8e:	2300      	movs	r3, #0
 8003f90:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003f92:	4b11      	ldr	r3, [pc, #68]	; (8003fd8 <RTC_WakeUpCmd+0x4c>)
 8003f94:	22ca      	movs	r2, #202	; 0xca
 8003f96:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003f98:	2253      	movs	r2, #83	; 0x53
 8003f9a:	625a      	str	r2, [r3, #36]	; 0x24

  if (NewState != DISABLE)
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8003f9c:	689a      	ldr	r2, [r3, #8]

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  if (NewState != DISABLE)
 8003f9e:	b120      	cbz	r0, 8003faa <RTC_WakeUpCmd+0x1e>
  {
    /* Enable the Wakeup Timer */
    RTC->CR |= (uint32_t)RTC_CR_WUTE;
 8003fa0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fa4:	609a      	str	r2, [r3, #8]
    status = SUCCESS;    
 8003fa6:	2001      	movs	r0, #1
 8003fa8:	e010      	b.n	8003fcc <RTC_WakeUpCmd+0x40>
  }
  else
  {
    /* Disable the Wakeup Timer */
    RTC->CR &= (uint32_t)~RTC_CR_WUTE;
 8003faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003fae:	609a      	str	r2, [r3, #8]
    /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
    do
    {
      wutwfstatus = RTC->ISR & RTC_ISR_WUTWF;
 8003fb0:	68da      	ldr	r2, [r3, #12]
      wutcounter++;  
 8003fb2:	9901      	ldr	r1, [sp, #4]
 8003fb4:	3101      	adds	r1, #1
 8003fb6:	9101      	str	r1, [sp, #4]
    } while((wutcounter != INITMODE_TIMEOUT) && (wutwfstatus == 0x00));
 8003fb8:	9901      	ldr	r1, [sp, #4]
 8003fba:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8003fbe:	d001      	beq.n	8003fc4 <RTC_WakeUpCmd+0x38>
 8003fc0:	0750      	lsls	r0, r2, #29
 8003fc2:	d5f5      	bpl.n	8003fb0 <RTC_WakeUpCmd+0x24>
    
    if ((RTC->ISR & RTC_ISR_WUTWF) == RESET)
 8003fc4:	4b04      	ldr	r3, [pc, #16]	; (8003fd8 <RTC_WakeUpCmd+0x4c>)
 8003fc6:	68d8      	ldr	r0, [r3, #12]
    {
      status = ERROR;
 8003fc8:	f3c0 0080 	ubfx	r0, r0, #2, #1
      status = SUCCESS;
    }    
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003fcc:	4b02      	ldr	r3, [pc, #8]	; (8003fd8 <RTC_WakeUpCmd+0x4c>)
 8003fce:	22ff      	movs	r2, #255	; 0xff
 8003fd0:	625a      	str	r2, [r3, #36]	; 0x24
  
  return status;
}
 8003fd2:	b002      	add	sp, #8
 8003fd4:	4770      	bx	lr
 8003fd6:	bf00      	nop
 8003fd8:	40002800 	.word	0x40002800

08003fdc <RTC_DayLightSavingConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_DAYLIGHT_SAVING(RTC_DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(RTC_StoreOperation));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8003fdc:	4b07      	ldr	r3, [pc, #28]	; (8003ffc <RTC_DayLightSavingConfig+0x20>)
 8003fde:	22ca      	movs	r2, #202	; 0xca
 8003fe0:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8003fe2:	2253      	movs	r2, #83	; 0x53
 8003fe4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_BCK);
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003fec:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)(RTC_DayLightSaving | RTC_StoreOperation);
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	4302      	orrs	r2, r0
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8003ff6:	22ff      	movs	r2, #255	; 0xff
 8003ff8:	625a      	str	r2, [r3, #36]	; 0x24
}
 8003ffa:	4770      	bx	lr
 8003ffc:	40002800 	.word	0x40002800

08004000 <RTC_GetStoreOperation>:
  *          - RTC_StoreOperation_Reset
  *          - RTC_StoreOperation_Set       
  */
uint32_t RTC_GetStoreOperation(void)
{
  return (RTC->CR & RTC_CR_BCK);
 8004000:	4b02      	ldr	r3, [pc, #8]	; (800400c <RTC_GetStoreOperation+0xc>)
 8004002:	6898      	ldr	r0, [r3, #8]
}
 8004004:	f400 2080 	and.w	r0, r0, #262144	; 0x40000
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	40002800 	.word	0x40002800

08004010 <RTC_OutputConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT(RTC_Output));
  assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004010:	4b07      	ldr	r3, [pc, #28]	; (8004030 <RTC_OutputConfig+0x20>)
 8004012:	22ca      	movs	r2, #202	; 0xca
 8004014:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004016:	2253      	movs	r2, #83	; 0x53
 8004018:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
 800401a:	689a      	ldr	r2, [r3, #8]
 800401c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8004020:	609a      	str	r2, [r3, #8]

  /* Configure the output selection and polarity */
  RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 8004022:	689a      	ldr	r2, [r3, #8]
 8004024:	4302      	orrs	r2, r0
 8004026:	430a      	orrs	r2, r1
 8004028:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800402a:	22ff      	movs	r2, #255	; 0xff
 800402c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800402e:	4770      	bx	lr
 8004030:	40002800 	.word	0x40002800

08004034 <RTC_CoarseCalibConfig>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 8004034:	b570      	push	{r4, r5, r6, lr}
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_SIGN(RTC_CalibSign));
  assert_param(IS_RTC_CALIB_VALUE(Value)); 

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004036:	4d09      	ldr	r5, [pc, #36]	; (800405c <RTC_CoarseCalibConfig+0x28>)
 8004038:	23ca      	movs	r3, #202	; 0xca
 800403a:	626b      	str	r3, [r5, #36]	; 0x24
  RTC->WPR = 0x53;
 800403c:	2353      	movs	r3, #83	; 0x53
 800403e:	626b      	str	r3, [r5, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are initialized
  *          - ERROR: RTC Coarse calibration are not initialized     
  */
ErrorStatus RTC_CoarseCalibConfig(uint32_t RTC_CalibSign, uint32_t Value)
{
 8004040:	4604      	mov	r4, r0
 8004042:	460e      	mov	r6, r1
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 8004044:	f7ff fcec 	bl	8003a20 <RTC_EnterInitMode>
 8004048:	b120      	cbz	r0, 8004054 <RTC_CoarseCalibConfig+0x20>
    status = ERROR;
  } 
  else
  {
    /* Set the coarse calibration value */
    RTC->CALIBR = (uint32_t)(RTC_CalibSign | Value);
 800404a:	4334      	orrs	r4, r6
 800404c:	61ac      	str	r4, [r5, #24]
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 800404e:	f7ff fd05 	bl	8003a5c <RTC_ExitInitMode>
    
    status = SUCCESS;
 8004052:	2001      	movs	r0, #1
  } 

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004054:	23ff      	movs	r3, #255	; 0xff
 8004056:	626b      	str	r3, [r5, #36]	; 0x24
  
  return status;
}
 8004058:	bd70      	pop	{r4, r5, r6, pc}
 800405a:	bf00      	nop
 800405c:	40002800 	.word	0x40002800

08004060 <RTC_CoarseCalibCmd>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 8004060:	b538      	push	{r3, r4, r5, lr}
  
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004062:	4c0b      	ldr	r4, [pc, #44]	; (8004090 <RTC_CoarseCalibCmd+0x30>)
 8004064:	23ca      	movs	r3, #202	; 0xca
 8004066:	6263      	str	r3, [r4, #36]	; 0x24
  RTC->WPR = 0x53;
 8004068:	2353      	movs	r3, #83	; 0x53
 800406a:	6263      	str	r3, [r4, #36]	; 0x24
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Coarse calibration are enabled/disabled
  *          - ERROR: RTC Coarse calibration are not enabled/disabled    
  */
ErrorStatus RTC_CoarseCalibCmd(FunctionalState NewState)
{
 800406c:	4605      	mov	r5, r0
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  /* Set Initialization mode */
  if (RTC_EnterInitMode() == ERROR)
 800406e:	f7ff fcd7 	bl	8003a20 <RTC_EnterInitMode>
 8004072:	b150      	cbz	r0, 800408a <RTC_CoarseCalibCmd+0x2a>
  else
  {
    if (NewState != DISABLE)
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 8004074:	68a3      	ldr	r3, [r4, #8]
  {
    status =  ERROR;
  }
  else
  {
    if (NewState != DISABLE)
 8004076:	b115      	cbz	r5, 800407e <RTC_CoarseCalibCmd+0x1e>
    {
      /* Enable the Coarse Calibration */
      RTC->CR |= (uint32_t)RTC_CR_DCE;
 8004078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800407c:	e001      	b.n	8004082 <RTC_CoarseCalibCmd+0x22>
    }
    else
    { 
      /* Disable the Coarse Calibration */
      RTC->CR &= (uint32_t)~RTC_CR_DCE;
 800407e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004082:	60a3      	str	r3, [r4, #8]
    }
    /* Exit Initialization mode */
    RTC_ExitInitMode();
 8004084:	f7ff fcea 	bl	8003a5c <RTC_ExitInitMode>
    
    status = SUCCESS;
 8004088:	2001      	movs	r0, #1
  } 
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800408a:	23ff      	movs	r3, #255	; 0xff
 800408c:	6263      	str	r3, [r4, #36]	; 0x24
  
  return status;
}
 800408e:	bd38      	pop	{r3, r4, r5, pc}
 8004090:	40002800 	.word	0x40002800

08004094 <RTC_CalibOutputCmd>:
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004094:	4b07      	ldr	r3, [pc, #28]	; (80040b4 <RTC_CalibOutputCmd+0x20>)
 8004096:	22ca      	movs	r2, #202	; 0xca
 8004098:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 800409a:	2253      	movs	r2, #83	; 0x53
 800409c:	625a      	str	r2, [r3, #36]	; 0x24
  
  if (NewState != DISABLE)
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 800409e:	689a      	ldr	r2, [r3, #8]
  
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;
  
  if (NewState != DISABLE)
 80040a0:	b110      	cbz	r0, 80040a8 <RTC_CalibOutputCmd+0x14>
  {
    /* Enable the RTC clock output */
    RTC->CR |= (uint32_t)RTC_CR_COE;
 80040a2:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80040a6:	e001      	b.n	80040ac <RTC_CalibOutputCmd+0x18>
  }
  else
  { 
    /* Disable the RTC clock output */
    RTC->CR &= (uint32_t)~RTC_CR_COE;
 80040a8:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80040ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 80040ae:	22ff      	movs	r2, #255	; 0xff
 80040b0:	625a      	str	r2, [r3, #36]	; 0x24
}
 80040b2:	4770      	bx	lr
 80040b4:	40002800 	.word	0x40002800

080040b8 <RTC_CalibOutputConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CALIB_OUTPUT(RTC_CalibOutput));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80040b8:	4b07      	ldr	r3, [pc, #28]	; (80040d8 <RTC_CalibOutputConfig+0x20>)
 80040ba:	22ca      	movs	r2, #202	; 0xca
 80040bc:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80040be:	2253      	movs	r2, #83	; 0x53
 80040c0:	625a      	str	r2, [r3, #36]	; 0x24
  
  /*clear flags before config*/
  RTC->CR &= (uint32_t)~(RTC_CR_COSEL);
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80040c8:	609a      	str	r2, [r3, #8]

  /* Configure the RTC_CR register */
  RTC->CR |= (uint32_t)RTC_CalibOutput;
 80040ca:	689a      	ldr	r2, [r3, #8]
 80040cc:	4302      	orrs	r2, r0
 80040ce:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 80040d0:	22ff      	movs	r2, #255	; 0xff
 80040d2:	625a      	str	r2, [r3, #36]	; 0x24
}
 80040d4:	4770      	bx	lr
 80040d6:	bf00      	nop
 80040d8:	40002800 	.word	0x40002800

080040dc <RTC_SmoothCalibConfig>:
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80040dc:	4b0e      	ldr	r3, [pc, #56]	; (8004118 <RTC_SmoothCalibConfig+0x3c>)
  *          - ERROR: RTC Calib registers are not configured
*/
ErrorStatus RTC_SmoothCalibConfig(uint32_t RTC_SmoothCalibPeriod,
                                  uint32_t RTC_SmoothCalibPlusPulses,
                                  uint32_t RTC_SmouthCalibMinusPulsesValue)
{
 80040de:	b530      	push	{r4, r5, lr}
  assert_param(IS_RTC_SMOOTH_CALIB_PERIOD(RTC_SmoothCalibPeriod));
  assert_param(IS_RTC_SMOOTH_CALIB_PLUS(RTC_SmoothCalibPlusPulses));
  assert_param(IS_RTC_SMOOTH_CALIB_MINUS(RTC_SmouthCalibMinusPulsesValue));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80040e0:	24ca      	movs	r4, #202	; 0xca
 80040e2:	625c      	str	r4, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 80040e4:	2453      	movs	r4, #83	; 0x53
 80040e6:	625c      	str	r4, [r3, #36]	; 0x24
  
  /* check if a calibration is pending*/
  if ((RTC->ISR & RTC_ISR_RECALPF) != RESET)
 80040e8:	68dc      	ldr	r4, [r3, #12]
 80040ea:	03e4      	lsls	r4, r4, #15
 80040ec:	d506      	bpl.n	80040fc <RTC_SmoothCalibConfig+0x20>
 80040ee:	4c0b      	ldr	r4, [pc, #44]	; (800411c <RTC_SmoothCalibConfig+0x40>)
  {
    /* wait until the Calibration is completed*/
    while (((RTC->ISR & RTC_ISR_RECALPF) != RESET) && (recalpfcount != RECALPF_TIMEOUT))
 80040f0:	68dd      	ldr	r5, [r3, #12]
 80040f2:	f415 3f80 	tst.w	r5, #65536	; 0x10000
 80040f6:	d001      	beq.n	80040fc <RTC_SmoothCalibConfig+0x20>
 80040f8:	3c01      	subs	r4, #1
 80040fa:	d1f9      	bne.n	80040f0 <RTC_SmoothCalibConfig+0x14>
      recalpfcount++;
    }
  }

  /* check if the calibration pending is completed or if there is no calibration operation at all*/
  if ((RTC->ISR & RTC_ISR_RECALPF) == RESET)
 80040fc:	4b06      	ldr	r3, [pc, #24]	; (8004118 <RTC_SmoothCalibConfig+0x3c>)
 80040fe:	68dc      	ldr	r4, [r3, #12]
 8004100:	f414 3f80 	tst.w	r4, #65536	; 0x10000
 8004104:	d104      	bne.n	8004110 <RTC_SmoothCalibConfig+0x34>
  {
    /* Configure the Smooth calibration settings */
    RTC->CALR = (uint32_t)((uint32_t)RTC_SmoothCalibPeriod | (uint32_t)RTC_SmoothCalibPlusPulses | (uint32_t)RTC_SmouthCalibMinusPulsesValue);
 8004106:	4301      	orrs	r1, r0
 8004108:	4311      	orrs	r1, r2
 800410a:	63d9      	str	r1, [r3, #60]	; 0x3c

    status = SUCCESS;
 800410c:	2001      	movs	r0, #1
 800410e:	e000      	b.n	8004112 <RTC_SmoothCalibConfig+0x36>
  }
  else
  {
    status = ERROR;
 8004110:	2000      	movs	r0, #0
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8004112:	22ff      	movs	r2, #255	; 0xff
 8004114:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
}
 8004116:	bd30      	pop	{r4, r5, pc}
 8004118:	40002800 	.word	0x40002800
 800411c:	00020001 	.word	0x00020001

08004120 <RTC_TimeStampCmd>:
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(RTC->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 8004120:	4b08      	ldr	r3, [pc, #32]	; (8004144 <RTC_TimeStampCmd+0x24>)
 8004122:	689a      	ldr	r2, [r3, #8]
 8004124:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004128:	f022 0208 	bic.w	r2, r2, #8

  /* Get the new configuration */
  if (NewState != DISABLE)
 800412c:	b109      	cbz	r1, 8004132 <RTC_TimeStampCmd+0x12>
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge | RTC_CR_TSE);
 800412e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
  }
  else
  {
    tmpreg |= (uint32_t)(RTC_TimeStampEdge);
 8004132:	4310      	orrs	r0, r2
  }

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004134:	22ca      	movs	r2, #202	; 0xca
 8004136:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004138:	2253      	movs	r2, #83	; 0x53
 800413a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 800413c:	22ff      	movs	r2, #255	; 0xff
  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
  RTC->WPR = 0x53;

  /* Configure the Time Stamp TSEDGE and Enable bits */
  RTC->CR = (uint32_t)tmpreg;
 800413e:	6098      	str	r0, [r3, #8]

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004140:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004142:	4770      	bx	lr
 8004144:	40002800 	.word	0x40002800

08004148 <RTC_GetTimeStamp>:
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 8004148:	b538      	push	{r3, r4, r5, lr}
 800414a:	4615      	mov	r5, r2

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(RTC_Format));

  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
 800414c:	4a1a      	ldr	r2, [pc, #104]	; (80041b8 <RTC_GetTimeStamp+0x70>)
 800414e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);
 8004150:	6b52      	ldr	r2, [r2, #52]	; 0x34
  *                             contains the TimeStamp date values.     
  * @retval None
  */
void RTC_GetTimeStamp(uint32_t RTC_Format, RTC_TimeTypeDef* RTC_StampTimeStruct, 
                                      RTC_DateTypeDef* RTC_StampDateStruct)
{
 8004152:	460c      	mov	r4, r1
  /* Get the TimeStamp time and date registers values */
  tmptime = (uint32_t)(RTC->TSTR & RTC_TR_RESERVED_MASK);
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
 8004154:	f3c3 4105 	ubfx	r1, r3, #16, #6
 8004158:	7021      	strb	r1, [r4, #0]
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
 800415a:	f3c3 2106 	ubfx	r1, r3, #8, #7
 800415e:	7061      	strb	r1, [r4, #1]
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 8004160:	f003 017f 	and.w	r1, r3, #127	; 0x7f
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  
 8004164:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004168:	0c1b      	lsrs	r3, r3, #16
 800416a:	70e3      	strb	r3, [r4, #3]

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 800416c:	2300      	movs	r3, #0
  tmpdate = (uint32_t)(RTC->TSDR & RTC_DR_RESERVED_MASK);

  /* Fill the Time structure fields with the read parameters */
  RTC_StampTimeStruct->RTC_Hours = (uint8_t)((tmptime & (RTC_TR_HT | RTC_TR_HU)) >> 16);
  RTC_StampTimeStruct->RTC_Minutes = (uint8_t)((tmptime & (RTC_TR_MNT | RTC_TR_MNU)) >> 8);
  RTC_StampTimeStruct->RTC_Seconds = (uint8_t)(tmptime & (RTC_TR_ST | RTC_TR_SU));
 800416e:	70a1      	strb	r1, [r4, #2]
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
 8004170:	70eb      	strb	r3, [r5, #3]
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
 8004172:	f3c2 2304 	ubfx	r3, r2, #8, #5
 8004176:	706b      	strb	r3, [r5, #1]
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 8004178:	f002 033f 	and.w	r3, r2, #63	; 0x3f
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 800417c:	f3c2 3242 	ubfx	r2, r2, #13, #3
  RTC_StampTimeStruct->RTC_H12 = (uint8_t)((tmptime & (RTC_TR_PM)) >> 16);  

  /* Fill the Date structure fields with the read parameters */
  RTC_StampDateStruct->RTC_Year = 0;
  RTC_StampDateStruct->RTC_Month = (uint8_t)((tmpdate & (RTC_DR_MT | RTC_DR_MU)) >> 8);
  RTC_StampDateStruct->RTC_Date = (uint8_t)(tmpdate & (RTC_DR_DT | RTC_DR_DU));
 8004180:	70ab      	strb	r3, [r5, #2]
  RTC_StampDateStruct->RTC_WeekDay = (uint8_t)((tmpdate & (RTC_DR_WDU)) >> 13);
 8004182:	702a      	strb	r2, [r5, #0]

  /* Check the input parameters format */
  if (RTC_Format == RTC_Format_BIN)
 8004184:	b9b8      	cbnz	r0, 80041b6 <RTC_GetTimeStamp+0x6e>
  {
    /* Convert the Time structure parameters to Binary format */
    RTC_StampTimeStruct->RTC_Hours = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Hours);
 8004186:	7820      	ldrb	r0, [r4, #0]
 8004188:	f7ff fc30 	bl	80039ec <RTC_Bcd2ToByte>
 800418c:	7020      	strb	r0, [r4, #0]
    RTC_StampTimeStruct->RTC_Minutes = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Minutes);
 800418e:	7860      	ldrb	r0, [r4, #1]
 8004190:	f7ff fc2c 	bl	80039ec <RTC_Bcd2ToByte>
 8004194:	7060      	strb	r0, [r4, #1]
    RTC_StampTimeStruct->RTC_Seconds = (uint8_t)RTC_Bcd2ToByte(RTC_StampTimeStruct->RTC_Seconds);
 8004196:	78a0      	ldrb	r0, [r4, #2]
 8004198:	f7ff fc28 	bl	80039ec <RTC_Bcd2ToByte>
 800419c:	70a0      	strb	r0, [r4, #2]

    /* Convert the Date structure parameters to Binary format */
    RTC_StampDateStruct->RTC_Month = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Month);
 800419e:	7868      	ldrb	r0, [r5, #1]
 80041a0:	f7ff fc24 	bl	80039ec <RTC_Bcd2ToByte>
 80041a4:	7068      	strb	r0, [r5, #1]
    RTC_StampDateStruct->RTC_Date = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_Date);
 80041a6:	78a8      	ldrb	r0, [r5, #2]
 80041a8:	f7ff fc20 	bl	80039ec <RTC_Bcd2ToByte>
 80041ac:	70a8      	strb	r0, [r5, #2]
    RTC_StampDateStruct->RTC_WeekDay = (uint8_t)RTC_Bcd2ToByte(RTC_StampDateStruct->RTC_WeekDay);
 80041ae:	7828      	ldrb	r0, [r5, #0]
 80041b0:	f7ff fc1c 	bl	80039ec <RTC_Bcd2ToByte>
 80041b4:	7028      	strb	r0, [r5, #0]
 80041b6:	bd38      	pop	{r3, r4, r5, pc}
 80041b8:	40002800 	.word	0x40002800

080041bc <RTC_GetTimeStampSubSecond>:
  * @retval RTC current timestamp Subseconds value.
  */
uint32_t RTC_GetTimeStampSubSecond(void)
{
  /* Get timestamp subseconds values from the correspondent registers */
  return (uint32_t)(RTC->TSSSR);
 80041bc:	4b01      	ldr	r3, [pc, #4]	; (80041c4 <RTC_GetTimeStampSubSecond+0x8>)
 80041be:	6b98      	ldr	r0, [r3, #56]	; 0x38
}
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop
 80041c4:	40002800 	.word	0x40002800

080041c8 <RTC_TamperTriggerConfig>:
  *     @arg RTC_TamperTrigger_LowLevel: Low Level of the tamper pin causes tamper event.
  *     @arg RTC_TamperTrigger_HighLevel: High Level of the tamper pin causes tamper event.
  * @retval None
  */
void RTC_TamperTriggerConfig(uint32_t RTC_Tamper, uint32_t RTC_TamperTrigger)
{
 80041c8:	4b04      	ldr	r3, [pc, #16]	; (80041dc <RTC_TamperTriggerConfig+0x14>)
 80041ca:	0040      	lsls	r0, r0, #1
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 80041cc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper)); 
  assert_param(IS_RTC_TAMPER_TRIGGER(RTC_TamperTrigger));
 
  if (RTC_TamperTrigger == RTC_TamperTrigger_RisingEdge)
 80041ce:	b911      	cbnz	r1, 80041d6 <RTC_TamperTriggerConfig+0xe>
  {  
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR &= (uint32_t)((uint32_t)~(RTC_Tamper << 1));	
 80041d0:	ea22 0000 	bic.w	r0, r2, r0
 80041d4:	e000      	b.n	80041d8 <RTC_TamperTriggerConfig+0x10>
  }
  else
  { 
    /* Configure the RTC_TAFCR register */
    RTC->TAFCR |= (uint32_t)(RTC_Tamper << 1);  
 80041d6:	4310      	orrs	r0, r2
 80041d8:	6418      	str	r0, [r3, #64]	; 0x40
 80041da:	4770      	bx	lr
 80041dc:	40002800 	.word	0x40002800

080041e0 <RTC_TamperCmd>:
  * @param  NewState: new state of the tamper pin.
  *          This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperCmd(uint32_t RTC_Tamper, FunctionalState NewState)
{
 80041e0:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <RTC_TamperCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 80041e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER(RTC_Tamper));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80041e4:	b109      	cbz	r1, 80041ea <RTC_TamperCmd+0xa>
  {
    /* Enable the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_Tamper;
 80041e6:	4310      	orrs	r0, r2
 80041e8:	e001      	b.n	80041ee <RTC_TamperCmd+0xe>
  }
  else
  {
    /* Disable the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_Tamper;    
 80041ea:	ea22 0000 	bic.w	r0, r2, r0
 80041ee:	6418      	str	r0, [r3, #64]	; 0x40
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	40002800 	.word	0x40002800

080041f8 <RTC_TamperFilterConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_FILTER(RTC_TamperFilter));
   
  /* Clear TAMPFLT[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFLT);
 80041f8:	4b04      	ldr	r3, [pc, #16]	; (800420c <RTC_TamperFilterConfig+0x14>)
 80041fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041fc:	f422 52c0 	bic.w	r2, r2, #6144	; 0x1800
 8004200:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperFilter;
 8004202:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004204:	4302      	orrs	r2, r0
 8004206:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004208:	4770      	bx	lr
 800420a:	bf00      	nop
 800420c:	40002800 	.word	0x40002800

08004210 <RTC_TamperSamplingFreqConfig>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_SAMPLING_FREQ(RTC_TamperSamplingFreq));
 
  /* Clear TAMPFREQ[2:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPFREQ);
 8004210:	4b04      	ldr	r3, [pc, #16]	; (8004224 <RTC_TamperSamplingFreqConfig+0x14>)
 8004212:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004214:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004218:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperSamplingFreq;
 800421a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800421c:	4302      	orrs	r2, r0
 800421e:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	40002800 	.word	0x40002800

08004228 <RTC_TamperPinsPrechargeDuration>:
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PRECHARGE_DURATION(RTC_TamperPrechargeDuration));
   
  /* Clear TAMPPRCH[1:0] bits in the RTC_TAFCR register */
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPPRCH);
 8004228:	4b04      	ldr	r3, [pc, #16]	; (800423c <RTC_TamperPinsPrechargeDuration+0x14>)
 800422a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800422c:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 8004230:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure the RTC_TAFCR register */
  RTC->TAFCR |= (uint32_t)RTC_TamperPrechargeDuration;
 8004232:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004234:	4302      	orrs	r2, r0
 8004236:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004238:	4770      	bx	lr
 800423a:	bf00      	nop
 800423c:	40002800 	.word	0x40002800

08004240 <RTC_TimeStampOnTamperDetectionCmd>:
  * @param  NewState: new state of the timestamp on tamper event.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
 8004240:	4b04      	ldr	r3, [pc, #16]	; (8004254 <RTC_TimeStampOnTamperDetectionCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 8004242:	6c1a      	ldr	r2, [r3, #64]	; 0x40
void RTC_TimeStampOnTamperDetectionCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if (NewState != DISABLE)
 8004244:	b110      	cbz	r0, 800424c <RTC_TimeStampOnTamperDetectionCmd+0xc>
  {
    /* Save timestamp on tamper detection event */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPTS;
 8004246:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800424a:	e001      	b.n	8004250 <RTC_TimeStampOnTamperDetectionCmd+0x10>
  }
  else
  {
    /* Tamper detection does not cause a timestamp to be saved */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPTS;    
 800424c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004250:	641a      	str	r2, [r3, #64]	; 0x40
 8004252:	4770      	bx	lr
 8004254:	40002800 	.word	0x40002800

08004258 <RTC_TamperPullUpCmd>:
  * @param  NewState: new state of tamper pull up.
  *   This parameter can be: ENABLE or DISABLE.                   
  * @retval None
  */
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
 8004258:	4b04      	ldr	r3, [pc, #16]	; (800426c <RTC_TamperPullUpCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 800425a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
void RTC_TamperPullUpCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
 if (NewState != DISABLE)
 800425c:	b110      	cbz	r0, 8004264 <RTC_TamperPullUpCmd+0xc>
  {
    /* Enable precharge of the selected Tamper pin */
    RTC->TAFCR &= (uint32_t)~RTC_TAFCR_TAMPPUDIS; 
 800425e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004262:	e001      	b.n	8004268 <RTC_TamperPullUpCmd+0x10>
  }
  else
  {
    /* Disable precharge of the selected Tamper pin */
    RTC->TAFCR |= (uint32_t)RTC_TAFCR_TAMPPUDIS;    
 8004264:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004268:	641a      	str	r2, [r3, #64]	; 0x40
 800426a:	4770      	bx	lr
 800426c:	40002800 	.word	0x40002800

08004270 <RTC_WriteBackupRegister>:
  *                          specify the register.
  * @param  Data: Data to be written in the specified RTC Backup data register.                     
  * @retval None
  */
void RTC_WriteBackupRegister(uint32_t RTC_BKP_DR, uint32_t Data)
{
 8004270:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8004272:	2300      	movs	r3, #0
 8004274:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8004276:	4b05      	ldr	r3, [pc, #20]	; (800428c <RTC_WriteBackupRegister+0x1c>)
 8004278:	9301      	str	r3, [sp, #4]
  tmp += (RTC_BKP_DR * 4);
 800427a:	9b01      	ldr	r3, [sp, #4]
 800427c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8004280:	9301      	str	r3, [sp, #4]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8004282:	9b01      	ldr	r3, [sp, #4]
 8004284:	6019      	str	r1, [r3, #0]
}
 8004286:	b002      	add	sp, #8
 8004288:	4770      	bx	lr
 800428a:	bf00      	nop
 800428c:	40002850 	.word	0x40002850

08004290 <RTC_ReadBackupRegister>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to 
  *                          specify the register.                   
  * @retval None
  */
uint32_t RTC_ReadBackupRegister(uint32_t RTC_BKP_DR)
{
 8004290:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8004292:	2300      	movs	r3, #0
 8004294:	9301      	str	r3, [sp, #4]
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(RTC_BKP_DR));

  tmp = RTC_BASE + 0x50;
 8004296:	4b05      	ldr	r3, [pc, #20]	; (80042ac <RTC_ReadBackupRegister+0x1c>)
 8004298:	9301      	str	r3, [sp, #4]
  tmp += (RTC_BKP_DR * 4);
 800429a:	9b01      	ldr	r3, [sp, #4]
 800429c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 80042a0:	9301      	str	r3, [sp, #4]
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80042a2:	9b01      	ldr	r3, [sp, #4]
 80042a4:	6818      	ldr	r0, [r3, #0]
}
 80042a6:	b002      	add	sp, #8
 80042a8:	4770      	bx	lr
 80042aa:	bf00      	nop
 80042ac:	40002850 	.word	0x40002850

080042b0 <RTC_TamperPinSelection>:
void RTC_TamperPinSelection(uint32_t RTC_TamperPin)
{
  /* Check the parameters */
  assert_param(IS_RTC_TAMPER_PIN(RTC_TamperPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TAMPINSEL);
 80042b0:	4b04      	ldr	r3, [pc, #16]	; (80042c4 <RTC_TamperPinSelection+0x14>)
 80042b2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042b4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80042b8:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TamperPin);  
 80042ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042bc:	4302      	orrs	r2, r0
 80042be:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40002800 	.word	0x40002800

080042c8 <RTC_TimeStampPinSelection>:
void RTC_TimeStampPinSelection(uint32_t RTC_TimeStampPin)
{
  /* Check the parameters */
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_TSINSEL);
 80042c8:	4b04      	ldr	r3, [pc, #16]	; (80042dc <RTC_TimeStampPinSelection+0x14>)
 80042ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042cc:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80042d0:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_TimeStampPin);  
 80042d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042d4:	4302      	orrs	r2, r0
 80042d6:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042d8:	4770      	bx	lr
 80042da:	bf00      	nop
 80042dc:	40002800 	.word	0x40002800

080042e0 <RTC_OutputTypeConfig>:
void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
{
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
 80042e0:	4b04      	ldr	r3, [pc, #16]	; (80042f4 <RTC_OutputTypeConfig+0x14>)
 80042e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042e8:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 80042ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80042ec:	4302      	orrs	r2, r0
 80042ee:	641a      	str	r2, [r3, #64]	; 0x40
}
 80042f0:	4770      	bx	lr
 80042f2:	bf00      	nop
 80042f4:	40002800 	.word	0x40002800

080042f8 <RTC_SynchroShiftConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042f8:	4b14      	ldr	r3, [pc, #80]	; (800434c <RTC_SynchroShiftConfig+0x54>)
 80042fa:	22ca      	movs	r2, #202	; 0xca
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: RTC Shift registers are configured
  *          - ERROR: RTC Shift registers are not configured
*/
ErrorStatus RTC_SynchroShiftConfig(uint32_t RTC_ShiftAdd1S, uint32_t RTC_ShiftSubFS)
{
 80042fc:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_RTC_SHIFT_ADD1S(RTC_ShiftAdd1S));
  assert_param(IS_RTC_SHIFT_SUBFS(RTC_ShiftSubFS));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 80042fe:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004300:	2253      	movs	r2, #83	; 0x53
 8004302:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Check if a Shift is pending*/
  if ((RTC->ISR & RTC_ISR_SHPF) != RESET)
 8004304:	68da      	ldr	r2, [r3, #12]
 8004306:	0712      	lsls	r2, r2, #28
 8004308:	d507      	bpl.n	800431a <RTC_SynchroShiftConfig+0x22>
 800430a:	f241 0201 	movw	r2, #4097	; 0x1001
  {
    /* Wait until the shift is completed*/
    while (((RTC->ISR & RTC_ISR_SHPF) != RESET) && (shpfcount != SHPF_TIMEOUT))
 800430e:	68dc      	ldr	r4, [r3, #12]
 8004310:	f014 0f08 	tst.w	r4, #8
 8004314:	d001      	beq.n	800431a <RTC_SynchroShiftConfig+0x22>
 8004316:	3a01      	subs	r2, #1
 8004318:	d1f9      	bne.n	800430e <RTC_SynchroShiftConfig+0x16>
      shpfcount++;
    }
  }

  /* Check if the Shift pending is completed or if there is no Shift operation at all*/
  if ((RTC->ISR & RTC_ISR_SHPF) == RESET)
 800431a:	4b0c      	ldr	r3, [pc, #48]	; (800434c <RTC_SynchroShiftConfig+0x54>)
 800431c:	68da      	ldr	r2, [r3, #12]
 800431e:	f012 0208 	ands.w	r2, r2, #8
 8004322:	d10b      	bne.n	800433c <RTC_SynchroShiftConfig+0x44>
  {
    /* check if the reference clock detection is disabled */
    if((RTC->CR & RTC_CR_REFCKON) == RESET)
 8004324:	689c      	ldr	r4, [r3, #8]
 8004326:	f014 0f10 	tst.w	r4, #16
 800432a:	d109      	bne.n	8004340 <RTC_SynchroShiftConfig+0x48>
    {
      /* Configure the Shift settings */
      RTC->SHIFTR = (uint32_t)(uint32_t)(RTC_ShiftSubFS) | (uint32_t)(RTC_ShiftAdd1S);
 800432c:	4308      	orrs	r0, r1
 800432e:	62d8      	str	r0, [r3, #44]	; 0x2c
    
      if(RTC_WaitForSynchro() == ERROR)
 8004330:	f7ff fbbe 	bl	8003ab0 <RTC_WaitForSynchro>
      {
        status = ERROR;
 8004334:	3000      	adds	r0, #0
 8004336:	bf18      	it	ne
 8004338:	2001      	movne	r0, #1
 800433a:	e002      	b.n	8004342 <RTC_SynchroShiftConfig+0x4a>
      status = ERROR;
    }
  }
  else
  {
    status = ERROR;
 800433c:	2000      	movs	r0, #0
 800433e:	e000      	b.n	8004342 <RTC_SynchroShiftConfig+0x4a>
        status = SUCCESS;
      }
    }
    else
    {
      status = ERROR;
 8004340:	4610      	mov	r0, r2
  {
    status = ERROR;
  }

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8004342:	4b02      	ldr	r3, [pc, #8]	; (800434c <RTC_SynchroShiftConfig+0x54>)
 8004344:	22ff      	movs	r2, #255	; 0xff
 8004346:	625a      	str	r2, [r3, #36]	; 0x24
  
  return (ErrorStatus)(status);
}
 8004348:	bd10      	pop	{r4, pc}
 800434a:	bf00      	nop
 800434c:	40002800 	.word	0x40002800

08004350 <RTC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8004350:	4b0e      	ldr	r3, [pc, #56]	; (800438c <RTC_ITConfig+0x3c>)
 8004352:	22ca      	movs	r2, #202	; 0xca
 8004354:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8004356:	2253      	movs	r2, #83	; 0x53
 8004358:	625a      	str	r2, [r3, #36]	; 0x24
 800435a:	f020 0204 	bic.w	r2, r0, #4

  if (NewState != DISABLE)
 800435e:	b139      	cbz	r1, 8004370 <RTC_ITConfig+0x20>
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8004360:	6899      	ldr	r1, [r3, #8]
 8004362:	430a      	orrs	r2, r1
 8004364:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8004366:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004368:	f000 0004 	and.w	r0, r0, #4
 800436c:	4310      	orrs	r0, r2
 800436e:	e008      	b.n	8004382 <RTC_ITConfig+0x32>
  }
  else
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8004370:	6899      	ldr	r1, [r3, #8]
 8004372:	ea21 0202 	bic.w	r2, r1, r2
 8004376:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8004378:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800437a:	f000 0004 	and.w	r0, r0, #4
 800437e:	ea22 0000 	bic.w	r0, r2, r0
 8004382:	6418      	str	r0, [r3, #64]	; 0x40
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8004384:	4b01      	ldr	r3, [pc, #4]	; (800438c <RTC_ITConfig+0x3c>)
 8004386:	22ff      	movs	r2, #255	; 0xff
 8004388:	625a      	str	r2, [r3, #36]	; 0x24
}
 800438a:	4770      	bx	lr
 800438c:	40002800 	.word	0x40002800

08004390 <RTC_GetFlagStatus>:
  
  /* Check the parameters */
  assert_param(IS_RTC_GET_FLAG(RTC_FLAG));
  
  /* Get all the flags */
  tmpreg = (uint32_t)(RTC->ISR & RTC_FLAGS_MASK);
 8004390:	4b04      	ldr	r3, [pc, #16]	; (80043a4 <RTC_GetFlagStatus+0x14>)
 8004392:	68da      	ldr	r2, [r3, #12]
 8004394:	4b04      	ldr	r3, [pc, #16]	; (80043a8 <RTC_GetFlagStatus+0x18>)
 8004396:	4013      	ands	r3, r2
  
  /* Return the status of the flag */
  if ((tmpreg & RTC_FLAG) != (uint32_t)RESET)
  {
    bitstatus = SET;
 8004398:	4203      	tst	r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800439a:	bf0c      	ite	eq
 800439c:	2000      	moveq	r0, #0
 800439e:	2001      	movne	r0, #1
 80043a0:	4770      	bx	lr
 80043a2:	bf00      	nop
 80043a4:	40002800 	.word	0x40002800
 80043a8:	00013f7f 	.word	0x00013f7f

080043ac <RTC_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_RTC_CLEAR_FLAG(RTC_FLAG));

  /* Clear the Flags in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((RTC_FLAG | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT)));  
 80043ac:	4b05      	ldr	r3, [pc, #20]	; (80043c4 <RTC_ClearFlag+0x18>)
 80043ae:	68da      	ldr	r2, [r3, #12]
 80043b0:	b280      	uxth	r0, r0
 80043b2:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 80043b6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80043ba:	ea62 0200 	orn	r2, r2, r0
 80043be:	60da      	str	r2, [r3, #12]
}
 80043c0:	4770      	bx	lr
 80043c2:	bf00      	nop
 80043c4:	40002800 	.word	0x40002800

080043c8 <RTC_GetITStatus>:
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 80043c8:	4b0a      	ldr	r3, [pc, #40]	; (80043f4 <RTC_GetITStatus+0x2c>)
 80043ca:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
{
 80043cc:	b510      	push	{r4, lr}
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 80043ce:	689c      	ldr	r4, [r3, #8]
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 80043d0:	68d9      	ldr	r1, [r3, #12]
 
  /* Check the parameters */
  assert_param(IS_RTC_GET_IT(RTC_IT));
  
  /* Get the TAMPER Interrupt enable bit and pending bit */
  tmpreg = (uint32_t)(RTC->TAFCR & (RTC_TAFCR_TAMPIE));
 80043d2:	f002 0204 	and.w	r2, r2, #4
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
 80043d6:	ea02 32d0 	and.w	r2, r2, r0, lsr #15
 80043da:	ea00 0304 	and.w	r3, r0, r4
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
 80043de:	4313      	orrs	r3, r2
 80043e0:	d006      	beq.n	80043f0 <RTC_GetITStatus+0x28>
 
  /* Get the Interrupt enable Status */
  enablestatus = (uint32_t)((RTC->CR & RTC_IT) | (tmpreg & (RTC_IT >> 15)));
  
  /* Get the Interrupt pending bit */
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
 80043e2:	b28b      	uxth	r3, r1
  *            @arg RTC_IT_ALRB: Alarm B interrupt 
  *            @arg RTC_IT_ALRA: Alarm A interrupt 
  *            @arg RTC_IT_TAMP1: Tamper 1 event interrupt 
  * @retval The new state of RTC_IT (SET or RESET).
  */
ITStatus RTC_GetITStatus(uint32_t RTC_IT)
 80043e4:	ea13 1310 	ands.w	r3, r3, r0, lsr #4
  tmpreg = (uint32_t)((RTC->ISR & (uint32_t)(RTC_IT >> 4)));
  
  /* Get the status of the Interrupt */
  if ((enablestatus != (uint32_t)RESET) && ((tmpreg & 0x0000FFFF) != (uint32_t)RESET))
  {
    bitstatus = SET;
 80043e8:	bf0c      	ite	eq
 80043ea:	2000      	moveq	r0, #0
 80043ec:	2001      	movne	r0, #1
 80043ee:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80043f0:	4618      	mov	r0, r3
  }
  return bitstatus;
}
 80043f2:	bd10      	pop	{r4, pc}
 80043f4:	40002800 	.word	0x40002800

080043f8 <RTC_ClearITPendingBit>:

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 80043f8:	4b05      	ldr	r3, [pc, #20]	; (8004410 <RTC_ClearITPendingBit+0x18>)
 80043fa:	68da      	ldr	r2, [r3, #12]
 80043fc:	f3c0 100f 	ubfx	r0, r0, #4, #16
 8004400:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8004404:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004408:	ea62 0200 	orn	r2, r2, r0
 800440c:	60da      	str	r2, [r3, #12]
}
 800440e:	4770      	bx	lr
 8004410:	40002800 	.word	0x40002800

08004414 <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 8004414:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 8004416:	2101      	movs	r1, #1
 8004418:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800441c:	f7ff f9f6 	bl	800380c <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 8004420:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004424:	2100      	movs	r1, #0
}
 8004426:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void SDIO_DeInit(void)
{
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 800442a:	f7ff b9ef 	b.w	800380c <RCC_APB2PeriphResetCmd>

0800442e <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 800442e:	b510      	push	{r4, lr}
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8004430:	6881      	ldr	r1, [r0, #8]
 8004432:	6844      	ldr	r4, [r0, #4]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8004434:	4a08      	ldr	r2, [pc, #32]	; (8004458 <SDIO_Init+0x2a>)
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8004436:	4321      	orrs	r1, r4
 8004438:	68c4      	ldr	r4, [r0, #12]
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 800443a:	6853      	ldr	r3, [r2, #4]
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 800443c:	4321      	orrs	r1, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 800443e:	6804      	ldr	r4, [r0, #0]
 8004440:	4321      	orrs	r1, r4
 8004442:	6904      	ldr	r4, [r0, #16]
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8004444:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8004448:	4321      	orrs	r1, r4
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 800444a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 800444e:	430b      	orrs	r3, r1
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8004450:	7d01      	ldrb	r1, [r0, #20]
 8004452:	430b      	orrs	r3, r1
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8004454:	6053      	str	r3, [r2, #4]
}
 8004456:	bd10      	pop	{r4, pc}
 8004458:	40012c00 	.word	0x40012c00

0800445c <SDIO_StructInit>:
  * @retval None
  */
void SDIO_StructInit(SDIO_InitTypeDef* SDIO_InitStruct)
{
  /* SDIO_InitStruct members default value */
  SDIO_InitStruct->SDIO_ClockDiv = 0x00;
 800445c:	2300      	movs	r3, #0
 800445e:	7503      	strb	r3, [r0, #20]
  SDIO_InitStruct->SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8004460:	6003      	str	r3, [r0, #0]
  SDIO_InitStruct->SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8004462:	6043      	str	r3, [r0, #4]
  SDIO_InitStruct->SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8004464:	6083      	str	r3, [r0, #8]
  SDIO_InitStruct->SDIO_BusWide = SDIO_BusWide_1b;
 8004466:	60c3      	str	r3, [r0, #12]
  SDIO_InitStruct->SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8004468:	6103      	str	r3, [r0, #16]
}
 800446a:	4770      	bx	lr

0800446c <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 800446c:	4b01      	ldr	r3, [pc, #4]	; (8004474 <SDIO_ClockCmd+0x8>)
 800446e:	6018      	str	r0, [r3, #0]
}
 8004470:	4770      	bx	lr
 8004472:	bf00      	nop
 8004474:	422580a0 	.word	0x422580a0

08004478 <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 8004478:	4b01      	ldr	r3, [pc, #4]	; (8004480 <SDIO_SetPowerState+0x8>)
 800447a:	6018      	str	r0, [r3, #0]
}
 800447c:	4770      	bx	lr
 800447e:	bf00      	nop
 8004480:	40012c00 	.word	0x40012c00

08004484 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8004484:	4b02      	ldr	r3, [pc, #8]	; (8004490 <SDIO_GetPowerState+0xc>)
 8004486:	6818      	ldr	r0, [r3, #0]
}
 8004488:	f000 0003 	and.w	r0, r0, #3
 800448c:	4770      	bx	lr
 800448e:	bf00      	nop
 8004490:	40012c00 	.word	0x40012c00

08004494 <SDIO_SendCommand>:
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8004494:	6802      	ldr	r2, [r0, #0]
 8004496:	4b09      	ldr	r3, [pc, #36]	; (80044bc <SDIO_SendCommand+0x28>)
  *         structure that contains the configuration information for the SDIO 
  *         command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8004498:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 800449a:	609a      	str	r2, [r3, #8]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 800449c:	6884      	ldr	r4, [r0, #8]
 800449e:	6841      	ldr	r1, [r0, #4]
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 80044a0:	68da      	ldr	r2, [r3, #12]
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 80044a2:	4321      	orrs	r1, r4
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80044a4:	68c4      	ldr	r4, [r0, #12]
 80044a6:	6900      	ldr	r0, [r0, #16]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 80044a8:	f422 62ff 	bic.w	r2, r2, #2040	; 0x7f8
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80044ac:	4321      	orrs	r1, r4
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 80044ae:	f022 0207 	bic.w	r2, r2, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 80044b2:	4301      	orrs	r1, r0
  tmpreg &= CMD_CLEAR_MASK;
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 80044b4:	430a      	orrs	r2, r1
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 80044b6:	60da      	str	r2, [r3, #12]
}
 80044b8:	bd10      	pop	{r4, pc}
 80044ba:	bf00      	nop
 80044bc:	40012c00 	.word	0x40012c00

080044c0 <SDIO_CmdStructInit>:
  * @retval None
  */
void SDIO_CmdStructInit(SDIO_CmdInitTypeDef* SDIO_CmdInitStruct)
{
  /* SDIO_CmdInitStruct members default value */
  SDIO_CmdInitStruct->SDIO_Argument = 0x00;
 80044c0:	2300      	movs	r3, #0
 80044c2:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStruct->SDIO_CmdIndex = 0x00;
 80044c4:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStruct->SDIO_Response = SDIO_Response_No;
 80044c6:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStruct->SDIO_Wait = SDIO_Wait_No;
 80044c8:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStruct->SDIO_CPSM = SDIO_CPSM_Disable;
 80044ca:	6103      	str	r3, [r0, #16]
}
 80044cc:	4770      	bx	lr

080044ce <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 80044ce:	4b02      	ldr	r3, [pc, #8]	; (80044d8 <SDIO_GetCommandResponse+0xa>)
 80044d0:	6918      	ldr	r0, [r3, #16]
}
 80044d2:	b2c0      	uxtb	r0, r0
 80044d4:	4770      	bx	lr
 80044d6:	bf00      	nop
 80044d8:	40012c00 	.word	0x40012c00

080044dc <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 80044dc:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 80044de:	2300      	movs	r3, #0
 80044e0:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 80044e2:	4b03      	ldr	r3, [pc, #12]	; (80044f0 <SDIO_GetResponse+0x14>)
 80044e4:	18c3      	adds	r3, r0, r3
 80044e6:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 80044e8:	9b01      	ldr	r3, [sp, #4]
 80044ea:	6818      	ldr	r0, [r3, #0]
}
 80044ec:	b002      	add	sp, #8
 80044ee:	4770      	bx	lr
 80044f0:	40012c14 	.word	0x40012c14

080044f4 <SDIO_DataConfig>:
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 80044f4:	6802      	ldr	r2, [r0, #0]
 80044f6:	4b09      	ldr	r3, [pc, #36]	; (800451c <SDIO_DataConfig+0x28>)
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 80044f8:	b510      	push	{r4, lr}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 80044fa:	625a      	str	r2, [r3, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 80044fc:	6842      	ldr	r2, [r0, #4]
 80044fe:	629a      	str	r2, [r3, #40]	; 0x28
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004500:	68c4      	ldr	r4, [r0, #12]
 8004502:	6882      	ldr	r2, [r0, #8]
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8004504:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004506:	4322      	orrs	r2, r4
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8004508:	6904      	ldr	r4, [r0, #16]
 800450a:	6940      	ldr	r0, [r0, #20]
 800450c:	4322      	orrs	r2, r4

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 800450e:	f021 01f7 	bic.w	r1, r1, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8004512:	4302      	orrs	r2, r0
  tmpreg &= DCTRL_CLEAR_MASK;
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8004514:	430a      	orrs	r2, r1
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8004516:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8004518:	bd10      	pop	{r4, pc}
 800451a:	bf00      	nop
 800451c:	40012c00 	.word	0x40012c00

08004520 <SDIO_DataStructInit>:
  * @retval None
  */
void SDIO_DataStructInit(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
  /* SDIO_DataInitStruct members default value */
  SDIO_DataInitStruct->SDIO_DataTimeOut = 0xFFFFFFFF;
 8004520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004524:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStruct->SDIO_DataLength = 0x00;
 8004526:	2300      	movs	r3, #0
 8004528:	6043      	str	r3, [r0, #4]
  SDIO_DataInitStruct->SDIO_DataBlockSize = SDIO_DataBlockSize_1b;
 800452a:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStruct->SDIO_TransferDir = SDIO_TransferDir_ToCard;
 800452c:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStruct->SDIO_TransferMode = SDIO_TransferMode_Block;  
 800452e:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStruct->SDIO_DPSM = SDIO_DPSM_Disable;
 8004530:	6143      	str	r3, [r0, #20]
}
 8004532:	4770      	bx	lr

08004534 <SDIO_GetDataCounter>:
  * @param  None
  * @retval Number of remaining data bytes to be transferred
  */
uint32_t SDIO_GetDataCounter(void)
{ 
  return SDIO->DCOUNT;
 8004534:	4b01      	ldr	r3, [pc, #4]	; (800453c <SDIO_GetDataCounter+0x8>)
 8004536:	6b18      	ldr	r0, [r3, #48]	; 0x30
}
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	40012c00 	.word	0x40012c00

08004540 <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8004540:	4b01      	ldr	r3, [pc, #4]	; (8004548 <SDIO_ReadData+0x8>)
 8004542:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8004546:	4770      	bx	lr
 8004548:	40012c00 	.word	0x40012c00

0800454c <SDIO_WriteData>:
  * @param  Data: 32-bit data word to write.
  * @retval None
  */
void SDIO_WriteData(uint32_t Data)
{ 
  SDIO->FIFO = Data;
 800454c:	4b01      	ldr	r3, [pc, #4]	; (8004554 <SDIO_WriteData+0x8>)
 800454e:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
}
 8004552:	4770      	bx	lr
 8004554:	40012c00 	.word	0x40012c00

08004558 <SDIO_GetFIFOCount>:
  * @param  None
  * @retval Remaining number of words.
  */
uint32_t SDIO_GetFIFOCount(void)
{ 
  return SDIO->FIFOCNT;
 8004558:	4b01      	ldr	r3, [pc, #4]	; (8004560 <SDIO_GetFIFOCount+0x8>)
 800455a:	6c98      	ldr	r0, [r3, #72]	; 0x48
}
 800455c:	4770      	bx	lr
 800455e:	bf00      	nop
 8004560:	40012c00 	.word	0x40012c00

08004564 <SDIO_StartSDIOReadWait>:
void SDIO_StartSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTART_BB = (uint32_t) NewState;
 8004564:	4b01      	ldr	r3, [pc, #4]	; (800456c <SDIO_StartSDIOReadWait+0x8>)
 8004566:	6018      	str	r0, [r3, #0]
}
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	422585a0 	.word	0x422585a0

08004570 <SDIO_StopSDIOReadWait>:
void SDIO_StopSDIOReadWait(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_RWSTOP_BB = (uint32_t) NewState;
 8004570:	4b01      	ldr	r3, [pc, #4]	; (8004578 <SDIO_StopSDIOReadWait+0x8>)
 8004572:	6018      	str	r0, [r3, #0]
}
 8004574:	4770      	bx	lr
 8004576:	bf00      	nop
 8004578:	422585a4 	.word	0x422585a4

0800457c <SDIO_SetSDIOReadWaitMode>:
void SDIO_SetSDIOReadWaitMode(uint32_t SDIO_ReadWaitMode)
{
  /* Check the parameters */
  assert_param(IS_SDIO_READWAIT_MODE(SDIO_ReadWaitMode));
  
  *(__IO uint32_t *) DCTRL_RWMOD_BB = SDIO_ReadWaitMode;
 800457c:	4b01      	ldr	r3, [pc, #4]	; (8004584 <SDIO_SetSDIOReadWaitMode+0x8>)
 800457e:	6018      	str	r0, [r3, #0]
}
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	422585a8 	.word	0x422585a8

08004588 <SDIO_SetSDIOOperation>:
void SDIO_SetSDIOOperation(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_SDIOEN_BB = (uint32_t)NewState;
 8004588:	4b01      	ldr	r3, [pc, #4]	; (8004590 <SDIO_SetSDIOOperation+0x8>)
 800458a:	6018      	str	r0, [r3, #0]
}
 800458c:	4770      	bx	lr
 800458e:	bf00      	nop
 8004590:	422585ac 	.word	0x422585ac

08004594 <SDIO_SendSDIOSuspendCmd>:
void SDIO_SendSDIOSuspendCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_SDIOSUSPEND_BB = (uint32_t)NewState;
 8004594:	4b01      	ldr	r3, [pc, #4]	; (800459c <SDIO_SendSDIOSuspendCmd+0x8>)
 8004596:	6018      	str	r0, [r3, #0]
}
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	422581ac 	.word	0x422581ac

080045a0 <SDIO_CommandCompletionCmd>:
void SDIO_CommandCompletionCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ENCMDCOMPL_BB = (uint32_t)NewState;
 80045a0:	4b01      	ldr	r3, [pc, #4]	; (80045a8 <SDIO_CommandCompletionCmd+0x8>)
 80045a2:	6018      	str	r0, [r3, #0]
}
 80045a4:	4770      	bx	lr
 80045a6:	bf00      	nop
 80045a8:	422581b0 	.word	0x422581b0

080045ac <SDIO_CEATAITCmd>:
void SDIO_CEATAITCmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_NIEN_BB = (uint32_t)((~((uint32_t)NewState)) & ((uint32_t)0x1));
 80045ac:	f000 0001 	and.w	r0, r0, #1
 80045b0:	4b02      	ldr	r3, [pc, #8]	; (80045bc <SDIO_CEATAITCmd+0x10>)
 80045b2:	f080 0001 	eor.w	r0, r0, #1
 80045b6:	6018      	str	r0, [r3, #0]
}
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop
 80045bc:	422581b4 	.word	0x422581b4

080045c0 <SDIO_SendCEATACmd>:
void SDIO_SendCEATACmd(FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CMD_ATACMD_BB = (uint32_t)NewState;
 80045c0:	4b01      	ldr	r3, [pc, #4]	; (80045c8 <SDIO_SendCEATACmd+0x8>)
 80045c2:	6018      	str	r0, [r3, #0]
}
 80045c4:	4770      	bx	lr
 80045c6:	bf00      	nop
 80045c8:	422581b8 	.word	0x422581b8

080045cc <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 80045cc:	4b01      	ldr	r3, [pc, #4]	; (80045d4 <SDIO_DMACmd+0x8>)
 80045ce:	6018      	str	r0, [r3, #0]
}
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	4225858c 	.word	0x4225858c

080045d8 <SDIO_ITConfig>:
  * @param  NewState: new state of the specified SDIO interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None 
  */
void SDIO_ITConfig(uint32_t SDIO_IT, FunctionalState NewState)
{
 80045d8:	4b04      	ldr	r3, [pc, #16]	; (80045ec <SDIO_ITConfig+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80045da:	6bda      	ldr	r2, [r3, #60]	; 0x3c
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80045dc:	b109      	cbz	r1, 80045e2 <SDIO_ITConfig+0xa>
  {
    /* Enable the SDIO interrupts */
    SDIO->MASK |= SDIO_IT;
 80045de:	4310      	orrs	r0, r2
 80045e0:	e001      	b.n	80045e6 <SDIO_ITConfig+0xe>
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 80045e2:	ea22 0000 	bic.w	r0, r2, r0
 80045e6:	63d8      	str	r0, [r3, #60]	; 0x3c
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	40012c00 	.word	0x40012c00

080045f0 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 80045f0:	4b03      	ldr	r3, [pc, #12]	; (8004600 <SDIO_GetFlagStatus+0x10>)
 80045f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  {
    bitstatus = SET;
 80045f4:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80045f6:	bf0c      	ite	eq
 80045f8:	2000      	moveq	r0, #0
 80045fa:	2001      	movne	r0, #1
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	40012c00 	.word	0x40012c00

08004604 <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8004604:	4b01      	ldr	r3, [pc, #4]	; (800460c <SDIO_ClearFlag+0x8>)
 8004606:	6398      	str	r0, [r3, #56]	; 0x38
}
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	40012c00 	.word	0x40012c00

08004610 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8004610:	4b03      	ldr	r3, [pc, #12]	; (8004620 <SDIO_GetITStatus+0x10>)
 8004612:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  {
    bitstatus = SET;
 8004614:	4218      	tst	r0, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8004616:	bf0c      	ite	eq
 8004618:	2000      	moveq	r0, #0
 800461a:	2001      	movne	r0, #1
 800461c:	4770      	bx	lr
 800461e:	bf00      	nop
 8004620:	40012c00 	.word	0x40012c00

08004624 <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8004624:	4b01      	ldr	r3, [pc, #4]	; (800462c <SDIO_ClearITPendingBit+0x8>)
 8004626:	6398      	str	r0, [r3, #56]	; 0x38
}
 8004628:	4770      	bx	lr
 800462a:	bf00      	nop
 800462c:	40012c00 	.word	0x40012c00

08004630 <SPI_I2S_DeInit>:
  *         is managed by the I2S peripheral clock).
  *             
  * @retval None
  */
void SPI_I2S_DeInit(SPI_TypeDef* SPIx)
{
 8004630:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  if (SPIx == SPI1)
 8004632:	4b15      	ldr	r3, [pc, #84]	; (8004688 <SPI_I2S_DeInit+0x58>)
 8004634:	4298      	cmp	r0, r3
 8004636:	d10b      	bne.n	8004650 <SPI_I2S_DeInit+0x20>
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
 8004638:	2101      	movs	r1, #1
 800463a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800463e:	f7ff f8e5 	bl	800380c <RCC_APB2PeriphResetCmd>
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 8004642:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004646:	2100      	movs	r1, #0
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
    }
  }
}
 8004648:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  if (SPIx == SPI1)
  {
    /* Enable SPI1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, ENABLE);
    /* Release SPI1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_SPI1, DISABLE);
 800464c:	f7ff b8de 	b.w	800380c <RCC_APB2PeriphResetCmd>
  }
  else if (SPIx == SPI2)
 8004650:	4b0e      	ldr	r3, [pc, #56]	; (800468c <SPI_I2S_DeInit+0x5c>)
 8004652:	4298      	cmp	r0, r3
 8004654:	d107      	bne.n	8004666 <SPI_I2S_DeInit+0x36>
  {
    /* Enable SPI2 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, ENABLE);
 8004656:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800465a:	2101      	movs	r1, #1
 800465c:	f7ff f8ca 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    /* Release SPI2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI2, DISABLE);
 8004660:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004664:	e009      	b.n	800467a <SPI_I2S_DeInit+0x4a>
    }
  else
  {
    if (SPIx == SPI3)
 8004666:	4b0a      	ldr	r3, [pc, #40]	; (8004690 <SPI_I2S_DeInit+0x60>)
 8004668:	4298      	cmp	r0, r3
 800466a:	d10b      	bne.n	8004684 <SPI_I2S_DeInit+0x54>
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
 800466c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004670:	2101      	movs	r1, #1
 8004672:	f7ff f8bf 	bl	80037f4 <RCC_APB1PeriphResetCmd>
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8004676:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800467a:	2100      	movs	r1, #0
    }
  }
}
 800467c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    if (SPIx == SPI3)
    {
      /* Enable SPI3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, ENABLE);
      /* Release SPI3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_SPI3, DISABLE);
 8004680:	f7ff b8b8 	b.w	80037f4 <RCC_APB1PeriphResetCmd>
 8004684:	bd08      	pop	{r3, pc}
 8004686:	bf00      	nop
 8004688:	40013000 	.word	0x40013000
 800468c:	40003800 	.word	0x40003800
 8004690:	40003c00 	.word	0x40003c00

08004694 <SPI_Init>:
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8004694:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 8004696:	8802      	ldrh	r2, [r0, #0]
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 8004698:	b510      	push	{r4, lr}
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800469a:	884c      	ldrh	r4, [r1, #2]
 800469c:	4323      	orrs	r3, r4
 800469e:	888c      	ldrh	r4, [r1, #4]
 80046a0:	4323      	orrs	r3, r4
 80046a2:	88cc      	ldrh	r4, [r1, #6]
 80046a4:	4323      	orrs	r3, r4
 80046a6:	890c      	ldrh	r4, [r1, #8]
 80046a8:	4323      	orrs	r3, r4
 80046aa:	894c      	ldrh	r4, [r1, #10]
 80046ac:	4323      	orrs	r3, r4
 80046ae:	898c      	ldrh	r4, [r1, #12]
 80046b0:	4323      	orrs	r3, r4
 80046b2:	89cc      	ldrh	r4, [r1, #14]

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80046b4:	f402 5241 	and.w	r2, r2, #12352	; 0x3040
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80046b8:	4323      	orrs	r3, r4
 80046ba:	4313      	orrs	r3, r2
 80046bc:	b29b      	uxth	r3, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 80046be:	8003      	strh	r3, [r0, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 80046c0:	8b83      	ldrh	r3, [r0, #28]
 80046c2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046c6:	041b      	lsls	r3, r3, #16
 80046c8:	0c1b      	lsrs	r3, r3, #16
 80046ca:	8383      	strh	r3, [r0, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 80046cc:	8a0b      	ldrh	r3, [r1, #16]
 80046ce:	8203      	strh	r3, [r0, #16]
}
 80046d0:	bd10      	pop	{r4, pc}

080046d2 <I2S_Init>:
  assert_param(IS_I2S_AUDIO_FREQ(I2S_InitStruct->I2S_AudioFreq));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 80046d2:	8b83      	ldrh	r3, [r0, #28]
 80046d4:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80046d8:	f023 030f 	bic.w	r3, r3, #15
 80046dc:	041b      	lsls	r3, r3, #16
 80046de:	0c1b      	lsrs	r3, r3, #16
 80046e0:	8383      	strh	r3, [r0, #28]
  SPIx->I2SPR = 0x0002;
 80046e2:	2302      	movs	r3, #2
 80046e4:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80046e6:	688b      	ldr	r3, [r1, #8]
  *         to the value of the the source clock frequency (in Hz).
  *  
  * @retval None
  */
void I2S_Init(SPI_TypeDef* SPIx, I2S_InitTypeDef* I2S_InitStruct)
{
 80046e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80046ea:	8b85      	ldrh	r5, [r0, #28]
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80046ec:	2b02      	cmp	r3, #2
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  SPIx->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  SPIx->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = SPIx->I2SCFGR;
 80046ee:	b2ad      	uxth	r5, r5
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
 80046f0:	d038      	beq.n	8004764 <I2S_Init+0x92>
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 80046f2:	4a29      	ldr	r2, [pc, #164]	; (8004798 <I2S_Init+0xc6>)
  }
  /* If the requested audio frequency is not the default, compute the prescaler */
  else
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
 80046f4:	888e      	ldrh	r6, [r1, #4]
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 80046f6:	6894      	ldr	r4, [r2, #8]
  {
    /* Check the frame length (For the Prescaler computing) *******************/
    if(I2S_InitStruct->I2S_DataFormat == I2S_DataFormat_16b)
    {
      /* Packet length is 16 bits */
      packetlength = 1;
 80046f8:	2e00      	cmp	r6, #0
 80046fa:	bf14      	ite	ne
 80046fc:	2602      	movne	r6, #2
 80046fe:	2601      	moveq	r6, #1
    /* Set the I2S clock to the external clock  value */
    i2sclk = I2S_EXTERNAL_CLOCK_VAL;

  #else /* There is no define for External I2S clock source */
    /* Set PLLI2S as I2S clock source */
    if ((RCC->CFGR & RCC_CFGR_I2SSRC) != 0)
 8004700:	0224      	lsls	r4, r4, #8
 8004702:	d503      	bpl.n	800470c <I2S_Init+0x3a>
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
 8004704:	6894      	ldr	r4, [r2, #8]
 8004706:	f424 0400 	bic.w	r4, r4, #8388608	; 0x800000
 800470a:	6094      	str	r4, [r2, #8]
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 800470c:	f8d2 4084 	ldr.w	r4, [r2, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8004710:	f8d2 7084 	ldr.w	r7, [r2, #132]	; 0x84
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 8004714:	6852      	ldr	r2, [r2, #4]
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004716:	f8df c084 	ldr.w	ip, [pc, #132]	; 800479c <I2S_Init+0xca>
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
                      (RCC_PLLI2SCFGR_PLLI2SR >> 28));
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
 800471a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 800471e:	fbbc f2f2 	udiv	r2, ip, r2
    {
      RCC->CFGR &= ~(uint32_t)RCC_CFGR_I2SSRC;
    }    
    
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
 8004722:	f3c4 1488 	ubfx	r4, r4, #6, #9
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 8004726:	4354      	muls	r4, r2
    /* Get the PLLI2SN value */
    plln = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6) & \
                      (RCC_PLLI2SCFGR_PLLI2SN >> 6));
    
    /* Get the PLLI2SR value */
    pllr = (uint32_t)(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28) & \
 8004728:	f3c7 7202 	ubfx	r2, r7, #28, #3
    
    /* Get the PLLM value */
    pllm = (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM);      
    
    /* Get the I2S source clock value */
    i2sclk = (uint32_t)(((HSE_VALUE / pllm) * plln) / pllr);
 800472c:	fbb4 f4f2 	udiv	r4, r4, r2
  #endif /* I2S_EXTERNAL_CLOCK_VAL */
    
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if(I2S_InitStruct->I2S_MCLKOutput == I2S_MCLKOutput_Enable)
 8004730:	88ca      	ldrh	r2, [r1, #6]
 8004732:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8004736:	f04f 020a 	mov.w	r2, #10
 800473a:	d101      	bne.n	8004740 <I2S_Init+0x6e>
    {
      /* MCLK output is enabled */
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 800473c:	0a24      	lsrs	r4, r4, #8
 800473e:	e002      	b.n	8004746 <I2S_Init+0x74>
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004740:	0176      	lsls	r6, r6, #5
 8004742:	fbb4 f4f6 	udiv	r4, r4, r6
 8004746:	4362      	muls	r2, r4
 8004748:	fbb2 f3f3 	udiv	r3, r2, r3
 800474c:	3305      	adds	r3, #5
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 800474e:	220a      	movs	r2, #10
      tmp = (uint16_t)(((((i2sclk / 256) * 10) / I2S_InitStruct->I2S_AudioFreq)) + 5);
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint16_t)(((((i2sclk / (32 * packetlength)) *10 ) / I2S_InitStruct->I2S_AudioFreq)) + 5);
 8004750:	b29b      	uxth	r3, r3
    }
    
    /* Remove the flatting point */
    tmp = tmp / 10;  
 8004752:	fbb3 f3f2 	udiv	r3, r3, r2
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 8004756:	f003 0201 	and.w	r2, r3, #1
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 800475a:	0212      	lsls	r2, r2, #8
      
    /* Check the parity of the divider */
    i2sodd = (uint16_t)(tmp & (uint16_t)0x0001);
   
    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint16_t)((tmp - i2sodd) / 2);
 800475c:	f3c3 034f 	ubfx	r3, r3, #1, #16
   
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
 8004760:	b292      	uxth	r2, r2
 8004762:	e000      	b.n	8004766 <I2S_Init+0x94>
  tmpreg = SPIx->I2SCFGR;
  
  /* If the default value has to be written, reinitialize i2sdiv and i2sodd*/
  if(I2S_InitStruct->I2S_AudioFreq == I2S_AudioFreq_Default)
  {
    i2sodd = (uint16_t)0;
 8004764:	2200      	movs	r2, #0
    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint16_t) (i2sodd << 8);
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
 8004766:	1e9c      	subs	r4, r3, #2
 8004768:	b2a4      	uxth	r4, r4
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 800476a:	2cfe      	cmp	r4, #254	; 0xfe
 800476c:	bf28      	it	cs
 800476e:	2200      	movcs	r2, #0
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8004770:	88cc      	ldrh	r4, [r1, #6]
  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2) || (i2sdiv > 0xFF))
  {
    /* Set the default values */
    i2sdiv = 2;
    i2sodd = 0;
 8004772:	bf28      	it	cs
 8004774:	2302      	movcs	r3, #2
  }

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 8004776:	4313      	orrs	r3, r2
 8004778:	4323      	orrs	r3, r4
 800477a:	b29b      	uxth	r3, r3
 800477c:	8403      	strh	r3, [r0, #32]
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 800477e:	880b      	ldrh	r3, [r1, #0]

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8004780:	884a      	ldrh	r2, [r1, #2]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 8004782:	432b      	orrs	r3, r5
 8004784:	f443 6300 	orr.w	r3, r3, #2048	; 0x800

  /* Write to SPIx I2SPR register the computed value */
  SPIx->I2SPR = (uint16_t)((uint16_t)i2sdiv | (uint16_t)(i2sodd | (uint16_t)I2S_InitStruct->I2S_MCLKOutput));
 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(I2S_InitStruct->I2S_Mode | \
 8004788:	4313      	orrs	r3, r2
 800478a:	888a      	ldrh	r2, [r1, #4]
 800478c:	4313      	orrs	r3, r2
 800478e:	898a      	ldrh	r2, [r1, #12]
 8004790:	4313      	orrs	r3, r2
 8004792:	b29b      	uxth	r3, r3
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  SPIx->I2SCFGR = tmpreg;
 8004794:	8383      	strh	r3, [r0, #28]
}
 8004796:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004798:	40023800 	.word	0x40023800
 800479c:	007a1200 	.word	0x007a1200

080047a0 <SPI_StructInit>:
  */
void SPI_StructInit(SPI_InitTypeDef* SPI_InitStruct)
{
/*--------------- Reset SPI init structure parameters values -----------------*/
  /* Initialize the SPI_Direction member */
  SPI_InitStruct->SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80047a0:	2300      	movs	r3, #0
 80047a2:	8003      	strh	r3, [r0, #0]
  /* initialize the SPI_Mode member */
  SPI_InitStruct->SPI_Mode = SPI_Mode_Slave;
 80047a4:	8043      	strh	r3, [r0, #2]
  /* initialize the SPI_DataSize member */
  SPI_InitStruct->SPI_DataSize = SPI_DataSize_8b;
 80047a6:	8083      	strh	r3, [r0, #4]
  /* Initialize the SPI_CPOL member */
  SPI_InitStruct->SPI_CPOL = SPI_CPOL_Low;
 80047a8:	80c3      	strh	r3, [r0, #6]
  /* Initialize the SPI_CPHA member */
  SPI_InitStruct->SPI_CPHA = SPI_CPHA_1Edge;
 80047aa:	8103      	strh	r3, [r0, #8]
  /* Initialize the SPI_NSS member */
  SPI_InitStruct->SPI_NSS = SPI_NSS_Hard;
 80047ac:	8143      	strh	r3, [r0, #10]
  /* Initialize the SPI_BaudRatePrescaler member */
  SPI_InitStruct->SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80047ae:	8183      	strh	r3, [r0, #12]
  /* Initialize the SPI_FirstBit member */
  SPI_InitStruct->SPI_FirstBit = SPI_FirstBit_MSB;
 80047b0:	81c3      	strh	r3, [r0, #14]
  /* Initialize the SPI_CRCPolynomial member */
  SPI_InitStruct->SPI_CRCPolynomial = 7;
 80047b2:	2307      	movs	r3, #7
 80047b4:	8203      	strh	r3, [r0, #16]
}
 80047b6:	4770      	bx	lr

080047b8 <I2S_StructInit>:
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80047b8:	2300      	movs	r3, #0
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80047ba:	2202      	movs	r2, #2
  */
void I2S_StructInit(I2S_InitTypeDef* I2S_InitStruct)
{
/*--------------- Reset I2S init structure parameters values -----------------*/
  /* Initialize the I2S_Mode member */
  I2S_InitStruct->I2S_Mode = I2S_Mode_SlaveTx;
 80047bc:	8003      	strh	r3, [r0, #0]
  
  /* Initialize the I2S_Standard member */
  I2S_InitStruct->I2S_Standard = I2S_Standard_Phillips;
 80047be:	8043      	strh	r3, [r0, #2]
  
  /* Initialize the I2S_DataFormat member */
  I2S_InitStruct->I2S_DataFormat = I2S_DataFormat_16b;
 80047c0:	8083      	strh	r3, [r0, #4]
  
  /* Initialize the I2S_MCLKOutput member */
  I2S_InitStruct->I2S_MCLKOutput = I2S_MCLKOutput_Disable;
 80047c2:	80c3      	strh	r3, [r0, #6]
  
  /* Initialize the I2S_AudioFreq member */
  I2S_InitStruct->I2S_AudioFreq = I2S_AudioFreq_Default;
 80047c4:	6082      	str	r2, [r0, #8]
  
  /* Initialize the I2S_CPOL member */
  I2S_InitStruct->I2S_CPOL = I2S_CPOL_Low;
 80047c6:	8183      	strh	r3, [r0, #12]
}
 80047c8:	4770      	bx	lr

080047ca <SPI_Cmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80047ca:	8803      	ldrh	r3, [r0, #0]
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80047cc:	b119      	cbz	r1, 80047d6 <SPI_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80047d4:	e003      	b.n	80047de <SPI_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 80047d6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80047da:	041b      	lsls	r3, r3, #16
 80047dc:	0c1b      	lsrs	r3, r3, #16
 80047de:	8003      	strh	r3, [r0, #0]
 80047e0:	4770      	bx	lr

080047e2 <I2S_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 80047e2:	8b83      	ldrh	r3, [r0, #28]
{
  /* Check the parameters */
  assert_param(IS_SPI_23_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80047e4:	b119      	cbz	r1, 80047ee <I2S_Cmd+0xc>
  {
    /* Enable the selected SPI peripheral (in I2S mode) */
    SPIx->I2SCFGR |= SPI_I2SCFGR_I2SE;
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80047ec:	e003      	b.n	80047f6 <I2S_Cmd+0x14>
  }
  else
  {
    /* Disable the selected SPI peripheral in I2S mode */
    SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SE);
 80047ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047f2:	041b      	lsls	r3, r3, #16
 80047f4:	0c1b      	lsrs	r3, r3, #16
 80047f6:	8383      	strh	r3, [r0, #28]
 80047f8:	4770      	bx	lr

080047fa <SPI_DataSizeConfig>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DATASIZE(SPI_DataSize));
  /* Clear DFF bit */
  SPIx->CR1 &= (uint16_t)~SPI_DataSize_16b;
 80047fa:	8803      	ldrh	r3, [r0, #0]
 80047fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004800:	041b      	lsls	r3, r3, #16
 8004802:	0c1b      	lsrs	r3, r3, #16
 8004804:	8003      	strh	r3, [r0, #0]
  /* Set new DFF bit value */
  SPIx->CR1 |= SPI_DataSize;
 8004806:	8803      	ldrh	r3, [r0, #0]
 8004808:	b29b      	uxth	r3, r3
 800480a:	430b      	orrs	r3, r1
 800480c:	8003      	strh	r3, [r0, #0]
}
 800480e:	4770      	bx	lr

08004810 <SPI_BiDirectionalLineConfig>:
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8004810:	f5b1 4f80 	cmp.w	r1, #16384	; 0x4000
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8004814:	8803      	ldrh	r3, [r0, #0]
void SPI_BiDirectionalLineConfig(SPI_TypeDef* SPIx, uint16_t SPI_Direction)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_DIRECTION(SPI_Direction));
  if (SPI_Direction == SPI_Direction_Tx)
 8004816:	d103      	bne.n	8004820 <SPI_BiDirectionalLineConfig+0x10>
  {
    /* Set the Tx only mode */
    SPIx->CR1 |= SPI_Direction_Tx;
 8004818:	b29b      	uxth	r3, r3
 800481a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800481e:	e003      	b.n	8004828 <SPI_BiDirectionalLineConfig+0x18>
  }
  else
  {
    /* Set the Rx only mode */
    SPIx->CR1 &= SPI_Direction_Rx;
 8004820:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004824:	041b      	lsls	r3, r3, #16
 8004826:	0c1b      	lsrs	r3, r3, #16
 8004828:	8003      	strh	r3, [r0, #0]
 800482a:	4770      	bx	lr

0800482c <SPI_NSSInternalSoftwareConfig>:
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 800482c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8004830:	4299      	cmp	r1, r3
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8004832:	8803      	ldrh	r3, [r0, #0]
void SPI_NSSInternalSoftwareConfig(SPI_TypeDef* SPIx, uint16_t SPI_NSSInternalSoft)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_NSS_INTERNAL(SPI_NSSInternalSoft));
  if (SPI_NSSInternalSoft != SPI_NSSInternalSoft_Reset)
 8004834:	d003      	beq.n	800483e <SPI_NSSInternalSoftwareConfig+0x12>
  {
    /* Set NSS pin internally by software */
    SPIx->CR1 |= SPI_NSSInternalSoft_Set;
 8004836:	b29b      	uxth	r3, r3
 8004838:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800483c:	e003      	b.n	8004846 <SPI_NSSInternalSoftwareConfig+0x1a>
  }
  else
  {
    /* Reset NSS pin internally by software */
    SPIx->CR1 &= SPI_NSSInternalSoft_Reset;
 800483e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004842:	041b      	lsls	r3, r3, #16
 8004844:	0c1b      	lsrs	r3, r3, #16
 8004846:	8003      	strh	r3, [r0, #0]
 8004848:	4770      	bx	lr

0800484a <SPI_SSOutputCmd>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 800484a:	8883      	ldrh	r3, [r0, #4]
void SPI_SSOutputCmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800484c:	b119      	cbz	r1, 8004856 <SPI_SSOutputCmd+0xc>
  {
    /* Enable the selected SPI SS output */
    SPIx->CR2 |= (uint16_t)SPI_CR2_SSOE;
 800484e:	b29b      	uxth	r3, r3
 8004850:	f043 0304 	orr.w	r3, r3, #4
 8004854:	e003      	b.n	800485e <SPI_SSOutputCmd+0x14>
  }
  else
  {
    /* Disable the selected SPI SS output */
    SPIx->CR2 &= (uint16_t)~((uint16_t)SPI_CR2_SSOE);
 8004856:	f023 0304 	bic.w	r3, r3, #4
 800485a:	041b      	lsls	r3, r3, #16
 800485c:	0c1b      	lsrs	r3, r3, #16
 800485e:	8083      	strh	r3, [r0, #4]
 8004860:	4770      	bx	lr

08004862 <SPI_TIModeCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8004862:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004864:	b119      	cbz	r1, 800486e <SPI_TIModeCmd+0xc>
  {
    /* Enable the TI mode for the selected SPI peripheral */
    SPIx->CR2 |= SPI_CR2_FRF;
 8004866:	b29b      	uxth	r3, r3
 8004868:	f043 0310 	orr.w	r3, r3, #16
 800486c:	e003      	b.n	8004876 <SPI_TIModeCmd+0x14>
  }
  else
  {
    /* Disable the TI mode for the selected SPI peripheral */
    SPIx->CR2 &= (uint16_t)~SPI_CR2_FRF;
 800486e:	f023 0310 	bic.w	r3, r3, #16
 8004872:	041b      	lsls	r3, r3, #16
 8004874:	0c1b      	lsrs	r3, r3, #16
 8004876:	8083      	strh	r3, [r0, #4]
 8004878:	4770      	bx	lr

0800487a <I2S_FullDuplexConfig>:
  assert_param(IS_I2S_DATA_FORMAT(I2S_InitStruct->I2S_DataFormat));
  assert_param(IS_I2S_CPOL(I2S_InitStruct->I2S_CPOL));  

/*----------------------- SPIx I2SCFGR & I2SPR Configuration -----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
 800487a:	8b83      	ldrh	r3, [r0, #28]
 800487c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004880:	f023 030f 	bic.w	r3, r3, #15
 8004884:	041b      	lsls	r3, r3, #16
 8004886:	0c1b      	lsrs	r3, r3, #16
 8004888:	8383      	strh	r3, [r0, #28]
  I2Sxext->I2SPR = 0x0002;
 800488a:	2302      	movs	r3, #2
 800488c:	8403      	strh	r3, [r0, #32]
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 800488e:	880b      	ldrh	r3, [r1, #0]
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8004890:	8b82      	ldrh	r2, [r0, #28]
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 8004892:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  * @note   The I2S full duplex extension can be configured in slave mode only.    
  *  
  * @retval None
  */
void I2S_FullDuplexConfig(SPI_TypeDef* I2Sxext, I2S_InitTypeDef* I2S_InitStruct)
{
 8004896:	b510      	push	{r4, lr}
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  I2Sxext->I2SCFGR &= I2SCFGR_CLEAR_MASK; 
  I2Sxext->I2SPR = 0x0002;
  
  /* Get the I2SCFGR register value */
  tmpreg = I2Sxext->I2SCFGR;
 8004898:	b292      	uxth	r2, r2
  
  /* Get the mode to be configured for the extended I2S */
  if ((I2S_InitStruct->I2S_Mode == I2S_Mode_MasterTx) || (I2S_InitStruct->I2S_Mode == I2S_Mode_SlaveTx))
 800489a:	d005      	beq.n	80048a8 <I2S_FullDuplexConfig+0x2e>
  {
    tmp = I2S_Mode_SlaveRx;
 800489c:	2b00      	cmp	r3, #0
 800489e:	bf0c      	ite	eq
 80048a0:	f44f 7380 	moveq.w	r3, #256	; 0x100
 80048a4:	2300      	movne	r3, #0
 80048a6:	e001      	b.n	80048ac <I2S_FullDuplexConfig+0x32>
 80048a8:	f44f 7380 	mov.w	r3, #256	; 0x100
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 80048ac:	884c      	ldrh	r4, [r1, #2]
 80048ae:	4322      	orrs	r2, r4
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80048b0:	888c      	ldrh	r4, [r1, #4]
 80048b2:	8989      	ldrh	r1, [r1, #12]
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
 80048b4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
    }
  }

 
  /* Configure the I2S with the SPI_InitStruct values */
  tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 80048b8:	4322      	orrs	r2, r4
 80048ba:	430a      	orrs	r2, r1
 80048bc:	b292      	uxth	r2, r2
 80048be:	4313      	orrs	r3, r2
                  (uint16_t)(I2S_InitStruct->I2S_Standard | (uint16_t)(I2S_InitStruct->I2S_DataFormat | \
                  (uint16_t)I2S_InitStruct->I2S_CPOL))));
 
  /* Write to SPIx I2SCFGR */  
  I2Sxext->I2SCFGR = tmpreg;
 80048c0:	8383      	strh	r3, [r0, #28]
}
 80048c2:	bd10      	pop	{r4, pc}

080048c4 <SPI_I2S_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Return the data in the DR register */
  return SPIx->DR;
 80048c4:	8980      	ldrh	r0, [r0, #12]
}
 80048c6:	b280      	uxth	r0, r0
 80048c8:	4770      	bx	lr

080048ca <SPI_I2S_SendData>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 80048ca:	8181      	strh	r1, [r0, #12]
}
 80048cc:	4770      	bx	lr

080048ce <SPI_CalculateCRC>:
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 80048ce:	8803      	ldrh	r3, [r0, #0]
void SPI_CalculateCRC(SPI_TypeDef* SPIx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80048d0:	b119      	cbz	r1, 80048da <SPI_CalculateCRC+0xc>
  {
    /* Enable the selected SPI CRC calculation */
    SPIx->CR1 |= SPI_CR1_CRCEN;
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80048d8:	e003      	b.n	80048e2 <SPI_CalculateCRC+0x14>
  }
  else
  {
    /* Disable the selected SPI CRC calculation */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_CRCEN);
 80048da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048de:	041b      	lsls	r3, r3, #16
 80048e0:	0c1b      	lsrs	r3, r3, #16
 80048e2:	8003      	strh	r3, [r0, #0]
 80048e4:	4770      	bx	lr

080048e6 <SPI_TransmitCRC>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Enable the selected SPI CRC transmission */
  SPIx->CR1 |= SPI_CR1_CRCNEXT;
 80048e6:	8803      	ldrh	r3, [r0, #0]
 80048e8:	b29b      	uxth	r3, r3
 80048ea:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80048ee:	8003      	strh	r3, [r0, #0]
}
 80048f0:	4770      	bx	lr

080048f2 <SPI_GetCRC>:
{
  uint16_t crcreg = 0;
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_CRC(SPI_CRC));
  if (SPI_CRC != SPI_CRC_Rx)
 80048f2:	2901      	cmp	r1, #1
 80048f4:	d002      	beq.n	80048fc <SPI_GetCRC+0xa>
  {
    /* Get the Tx CRC register */
    crcreg = SPIx->TXCRCR;
 80048f6:	8b00      	ldrh	r0, [r0, #24]
 80048f8:	b280      	uxth	r0, r0
 80048fa:	4770      	bx	lr
  }
  else
  {
    /* Get the Rx CRC register */
    crcreg = SPIx->RXCRCR;
 80048fc:	8a80      	ldrh	r0, [r0, #20]
 80048fe:	b280      	uxth	r0, r0
  }
  /* Return the selected CRC register */
  return crcreg;
}
 8004900:	4770      	bx	lr

08004902 <SPI_GetCRCPolynomial>:
{
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  
  /* Return the CRC polynomial register */
  return SPIx->CRCPR;
 8004902:	8a00      	ldrh	r0, [r0, #16]
}
 8004904:	b280      	uxth	r0, r0
 8004906:	4770      	bx	lr

08004908 <SPI_I2S_DMACmd>:
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 8004908:	8883      	ldrh	r3, [r0, #4]
 800490a:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  assert_param(IS_SPI_I2S_DMAREQ(SPI_I2S_DMAReq));

  if (NewState != DISABLE)
 800490c:	b10a      	cbz	r2, 8004912 <SPI_I2S_DMACmd+0xa>
  {
    /* Enable the selected SPI DMA requests */
    SPIx->CR2 |= SPI_I2S_DMAReq;
 800490e:	4319      	orrs	r1, r3
 8004910:	e001      	b.n	8004916 <SPI_I2S_DMACmd+0xe>
  }
  else
  {
    /* Disable the selected SPI DMA requests */
    SPIx->CR2 &= (uint16_t)~SPI_I2S_DMAReq;
 8004912:	ea23 0101 	bic.w	r1, r3, r1
 8004916:	8081      	strh	r1, [r0, #4]
 8004918:	4770      	bx	lr

0800491a <SPI_I2S_ITConfig>:

  /* Get the SPI IT index */
  itpos = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = (uint16_t)1 << (uint16_t)itpos;
 800491a:	0909      	lsrs	r1, r1, #4
 800491c:	2301      	movs	r3, #1
 800491e:	408b      	lsls	r3, r1
 8004920:	b29b      	uxth	r3, r3

  if (NewState != DISABLE)
 8004922:	b11a      	cbz	r2, 800492c <SPI_I2S_ITConfig+0x12>
  {
    /* Enable the selected SPI interrupt */
    SPIx->CR2 |= itmask;
 8004924:	8882      	ldrh	r2, [r0, #4]
 8004926:	b292      	uxth	r2, r2
 8004928:	4313      	orrs	r3, r2
 800492a:	e003      	b.n	8004934 <SPI_I2S_ITConfig+0x1a>
  }
  else
  {
    /* Disable the selected SPI interrupt */
    SPIx->CR2 &= (uint16_t)~itmask;
 800492c:	8882      	ldrh	r2, [r0, #4]
 800492e:	b292      	uxth	r2, r2
 8004930:	ea22 0303 	bic.w	r3, r2, r3
 8004934:	8083      	strh	r3, [r0, #4]
 8004936:	4770      	bx	lr

08004938 <SPI_I2S_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8004938:	8903      	ldrh	r3, [r0, #8]
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 800493a:	4219      	tst	r1, r3
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
}
 800493c:	bf0c      	ite	eq
 800493e:	2000      	moveq	r0, #0
 8004940:	2001      	movne	r0, #1
 8004942:	4770      	bx	lr

08004944 <SPI_I2S_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_FLAG(SPI_I2S_FLAG));
    
  /* Clear the selected SPI CRC Error (CRCERR) flag */
  SPIx->SR = (uint16_t)~SPI_I2S_FLAG;
 8004944:	43c9      	mvns	r1, r1
 8004946:	b289      	uxth	r1, r1
 8004948:	8101      	strh	r1, [r0, #8]
}
 800494a:	4770      	bx	lr

0800494c <SPI_I2S_GetITStatus>:
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
{
 800494c:	b510      	push	{r4, lr}

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 800494e:	8884      	ldrh	r4, [r0, #4]

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004950:	8900      	ldrh	r0, [r0, #8]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004952:	2301      	movs	r3, #1
 8004954:	f001 020f 	and.w	r2, r1, #15

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004958:	b280      	uxth	r0, r0
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_IT(SPI_I2S_IT));

  /* Get the SPI_I2S_IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 800495a:	fa13 f202 	lsls.w	r2, r3, r2

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 800495e:	4010      	ands	r0, r2

  /* Set the IT mask */
  itmask = 0x01 << itmask;

  /* Get the SPI_I2S_IT enable bit status */
  enablestatus = (SPIx->CR2 & itmask) ;
 8004960:	b2a4      	uxth	r4, r4

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
 8004962:	d005      	beq.n	8004970 <SPI_I2S_GetITStatus+0x24>

  /* Get the SPI_I2S_IT IT mask */
  itmask = SPI_I2S_IT >> 4;

  /* Set the IT mask */
  itmask = 0x01 << itmask;
 8004964:	0909      	lsrs	r1, r1, #4
 8004966:	408b      	lsls	r3, r1
  *            @arg SPI_IT_CRCERR: CRC Error interrupt.
  *            @arg I2S_IT_UDR: Underrun interrupt.  
  *            @arg SPI_I2S_IT_TIFRFE: Format Error interrupt.  
  * @retval The new state of SPI_I2S_IT (SET or RESET).
  */
ITStatus SPI_I2S_GetITStatus(SPI_TypeDef* SPIx, uint8_t SPI_I2S_IT)
 8004968:	421c      	tst	r4, r3

  /* Check the status of the specified SPI interrupt */
  if (((SPIx->SR & itpos) != (uint16_t)RESET) && enablestatus)
  {
    /* SPI_I2S_IT is set */
    bitstatus = SET;
 800496a:	bf0c      	ite	eq
 800496c:	2000      	moveq	r0, #0
 800496e:	2001      	movne	r0, #1
    /* SPI_I2S_IT is reset */
    bitstatus = RESET;
  }
  /* Return the SPI_I2S_IT status */
  return bitstatus;
}
 8004970:	bd10      	pop	{r4, pc}

08004972 <SPI_I2S_ClearITPendingBit>:
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_CLEAR_IT(SPI_I2S_IT));

  /* Get the SPI_I2S IT index */
  itpos = 0x01 << (SPI_I2S_IT & 0x0F);
 8004972:	f001 010f 	and.w	r1, r1, #15
 8004976:	2301      	movs	r3, #1
 8004978:	408b      	lsls	r3, r1

  /* Clear the selected SPI CRC Error (CRCERR) interrupt pending bit */
  SPIx->SR = (uint16_t)~itpos;
 800497a:	43db      	mvns	r3, r3
 800497c:	b29b      	uxth	r3, r3
 800497e:	8103      	strh	r3, [r0, #8]
}
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop

08004984 <SYSCFG_DeInit>:
  *   registers to their default reset values.
  * @param  None
  * @retval None
  */
void SYSCFG_DeInit(void)
{
 8004984:	b508      	push	{r3, lr}
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
 8004986:	2101      	movs	r1, #1
 8004988:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800498c:	f7fe ff3e 	bl	800380c <RCC_APB2PeriphResetCmd>
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 8004990:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004994:	2100      	movs	r1, #0
}
 8004996:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void SYSCFG_DeInit(void)
{
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, ENABLE);
   RCC_APB2PeriphResetCmd(RCC_APB2Periph_SYSCFG, DISABLE);
 800499a:	f7fe bf37 	b.w	800380c <RCC_APB2PeriphResetCmd>

0800499e <SYSCFG_MemoryRemapConfig>:
void SYSCFG_MemoryRemapConfig(uint8_t SYSCFG_MemoryRemap)
{
  /* Check the parameters */
  assert_param(IS_SYSCFG_MEMORY_REMAP_CONFING(SYSCFG_MemoryRemap));

  SYSCFG->MEMRMP = SYSCFG_MemoryRemap;
 800499e:	4b01      	ldr	r3, [pc, #4]	; (80049a4 <SYSCFG_MemoryRemapConfig+0x6>)
 80049a0:	6018      	str	r0, [r3, #0]
}
 80049a2:	4770      	bx	lr
 80049a4:	40013800 	.word	0x40013800

080049a8 <SYSCFG_EXTILineConfig>:

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80049a8:	f001 0203 	and.w	r2, r1, #3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80049ac:	0889      	lsrs	r1, r1, #2
 80049ae:	4b0a      	ldr	r3, [pc, #40]	; (80049d8 <SYSCFG_EXTILineConfig+0x30>)
 80049b0:	3102      	adds	r1, #2
  *           This parameter can be EXTI_PinSourcex where x can be (0..15, except
  *           for EXTI_PortSourceGPIOI x can be (0..11).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 80049b2:	b530      	push	{r4, r5, lr}

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80049b4:	0092      	lsls	r2, r2, #2
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80049b6:	f853 5021 	ldr.w	r5, [r3, r1, lsl #2]

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));

  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 80049ba:	240f      	movs	r4, #15
 80049bc:	4094      	lsls	r4, r2
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 80049be:	ea25 0404 	bic.w	r4, r5, r4
 80049c2:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 80049c6:	f853 4021 	ldr.w	r4, [r3, r1, lsl #2]
 80049ca:	fa10 f202 	lsls.w	r2, r0, r2
 80049ce:	4314      	orrs	r4, r2
 80049d0:	f843 4021 	str.w	r4, [r3, r1, lsl #2]
}
 80049d4:	bd30      	pop	{r4, r5, pc}
 80049d6:	bf00      	nop
 80049d8:	40013800 	.word	0x40013800

080049dc <SYSCFG_ETH_MediaInterfaceConfig>:
  */
void SYSCFG_ETH_MediaInterfaceConfig(uint32_t SYSCFG_ETH_MediaInterface) 
{ 
  assert_param(IS_SYSCFG_ETH_MEDIA_INTERFACE(SYSCFG_ETH_MediaInterface)); 
  /* Configure MII_RMII selection bit */ 
  *(__IO uint32_t *) PMC_MII_RMII_SEL_BB = SYSCFG_ETH_MediaInterface; 
 80049dc:	4b01      	ldr	r3, [pc, #4]	; (80049e4 <SYSCFG_ETH_MediaInterfaceConfig+0x8>)
 80049de:	6018      	str	r0, [r3, #0]
}
 80049e0:	4770      	bx	lr
 80049e2:	bf00      	nop
 80049e4:	422700dc 	.word	0x422700dc

080049e8 <SYSCFG_CompensationCellCmd>:
void SYSCFG_CompensationCellCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CMPCR_CMP_PD_BB = (uint32_t)NewState;
 80049e8:	4b01      	ldr	r3, [pc, #4]	; (80049f0 <SYSCFG_CompensationCellCmd+0x8>)
 80049ea:	6018      	str	r0, [r3, #0]
}
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	42270400 	.word	0x42270400

080049f4 <SYSCFG_GetCompensationCellStatus>:
  */
FlagStatus SYSCFG_GetCompensationCellStatus(void)
{
  FlagStatus bitstatus = RESET;
    
  if ((SYSCFG->CMPCR & SYSCFG_CMPCR_READY ) != (uint32_t)RESET)
 80049f4:	4b02      	ldr	r3, [pc, #8]	; (8004a00 <SYSCFG_GetCompensationCellStatus+0xc>)
 80049f6:	6a18      	ldr	r0, [r3, #32]
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 80049f8:	f3c0 2000 	ubfx	r0, r0, #8, #1
 80049fc:	4770      	bx	lr
 80049fe:	bf00      	nop
 8004a00:	40013800 	.word	0x40013800

08004a04 <TI1_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004a04:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8004a06:	8c04      	ldrh	r4, [r0, #32]
 8004a08:	f024 0401 	bic.w	r4, r4, #1
 8004a0c:	0424      	lsls	r4, r4, #16
 8004a0e:	0c24      	lsrs	r4, r4, #16
 8004a10:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a12:	8b05      	ldrh	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8004a14:	8c04      	ldrh	r4, [r0, #32]
{
  uint16_t tmpccmr1 = 0, tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;
 8004a16:	b2ad      	uxth	r5, r5
  tmpccer = TIMx->CCER;
 8004a18:	b2a4      	uxth	r4, r4

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
 8004a1a:	f025 05f3 	bic.w	r5, r5, #243	; 0xf3
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004a1e:	4315      	orrs	r5, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a20:	f024 040a 	bic.w	r4, r4, #10
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004a24:	ea45 1503 	orr.w	r5, r5, r3, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004a28:	f044 0401 	orr.w	r4, r4, #1
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_IC1F);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8004a2c:	b2ad      	uxth	r5, r5

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 8004a2e:	430c      	orrs	r4, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a30:	8305      	strh	r5, [r0, #24]
  TIMx->CCER = tmpccer;
 8004a32:	8404      	strh	r4, [r0, #32]
}
 8004a34:	bd30      	pop	{r4, r5, pc}

08004a36 <TI2_Config>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
                       uint16_t TIM_ICFilter)
{
 8004a36:	b530      	push	{r4, r5, lr}
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8004a38:	8c04      	ldrh	r4, [r0, #32]
 8004a3a:	f024 0410 	bic.w	r4, r4, #16
 8004a3e:	0424      	lsls	r4, r4, #16
 8004a40:	0c24      	lsrs	r4, r4, #16
 8004a42:	8404      	strh	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a44:	8b04      	ldrh	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8004a46:	8c05      	ldrh	r5, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004a48:	f424 7440 	bic.w	r4, r4, #768	; 0x300
  uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;
 8004a4c:	b2ad      	uxth	r5, r5
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 8004a4e:	0524      	lsls	r4, r4, #20
 8004a50:	0d24      	lsrs	r4, r4, #20
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004a52:	f025 05a0 	bic.w	r5, r5, #160	; 0xa0
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 8004a56:	ea44 2402 	orr.w	r4, r4, r2, lsl #8
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004a5a:	f045 0510 	orr.w	r5, r5, #16
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004a5e:	ea44 3403 	orr.w	r4, r4, r3, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004a62:	ea45 1501 	orr.w	r5, r5, r1, lsl #4
  tmp = (uint16_t)(TIM_ICPolarity << 4);

  /* Select the Input and set the filter */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
  tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 8004a66:	b2a4      	uxth	r4, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 8004a68:	b2ad      	uxth	r5, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004a6a:	8304      	strh	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8004a6c:	8405      	strh	r5, [r0, #32]
}
 8004a6e:	bd30      	pop	{r4, r5, pc}

08004a70 <TIM_DeInit>:
  * @param  TIMx: where x can be 1 to 14 to select the TIM peripheral.
  * @retval None

  */
void TIM_DeInit(TIM_TypeDef* TIMx)
{
 8004a70:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 
  if (TIMx == TIM1)
 8004a72:	4b47      	ldr	r3, [pc, #284]	; (8004b90 <TIM_DeInit+0x120>)
 8004a74:	4298      	cmp	r0, r3
 8004a76:	d105      	bne.n	8004a84 <TIM_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 8004a78:	2001      	movs	r0, #1
 8004a7a:	4601      	mov	r1, r0
 8004a7c:	f7fe fec6 	bl	800380c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 8004a80:	2001      	movs	r0, #1
 8004a82:	e03d      	b.n	8004b00 <TIM_DeInit+0x90>
  } 
  else if (TIMx == TIM2) 
 8004a84:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004a88:	d105      	bne.n	8004a96 <TIM_DeInit+0x26>
  {     
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 8004a8a:	2001      	movs	r0, #1
 8004a8c:	4601      	mov	r1, r0
 8004a8e:	f7fe feb1 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 8004a92:	2001      	movs	r0, #1
 8004a94:	e076      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM3)
 8004a96:	4b3f      	ldr	r3, [pc, #252]	; (8004b94 <TIM_DeInit+0x124>)
 8004a98:	4298      	cmp	r0, r3
 8004a9a:	d105      	bne.n	8004aa8 <TIM_DeInit+0x38>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 8004a9c:	2002      	movs	r0, #2
 8004a9e:	2101      	movs	r1, #1
 8004aa0:	f7fe fea8 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 8004aa4:	2002      	movs	r0, #2
 8004aa6:	e06d      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM4)
 8004aa8:	4b3b      	ldr	r3, [pc, #236]	; (8004b98 <TIM_DeInit+0x128>)
 8004aaa:	4298      	cmp	r0, r3
 8004aac:	d105      	bne.n	8004aba <TIM_DeInit+0x4a>
  { 
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 8004aae:	2004      	movs	r0, #4
 8004ab0:	2101      	movs	r1, #1
 8004ab2:	f7fe fe9f 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 8004ab6:	2004      	movs	r0, #4
 8004ab8:	e064      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM5)
 8004aba:	4b38      	ldr	r3, [pc, #224]	; (8004b9c <TIM_DeInit+0x12c>)
 8004abc:	4298      	cmp	r0, r3
 8004abe:	d105      	bne.n	8004acc <TIM_DeInit+0x5c>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 8004ac0:	2008      	movs	r0, #8
 8004ac2:	2101      	movs	r1, #1
 8004ac4:	f7fe fe96 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 8004ac8:	2008      	movs	r0, #8
 8004aca:	e05b      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM6)  
 8004acc:	4b34      	ldr	r3, [pc, #208]	; (8004ba0 <TIM_DeInit+0x130>)
 8004ace:	4298      	cmp	r0, r3
 8004ad0:	d105      	bne.n	8004ade <TIM_DeInit+0x6e>
  {    
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 8004ad2:	2010      	movs	r0, #16
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	f7fe fe8d 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 8004ada:	2010      	movs	r0, #16
 8004adc:	e052      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM7)
 8004ade:	4b31      	ldr	r3, [pc, #196]	; (8004ba4 <TIM_DeInit+0x134>)
 8004ae0:	4298      	cmp	r0, r3
 8004ae2:	d105      	bne.n	8004af0 <TIM_DeInit+0x80>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 8004ae4:	2020      	movs	r0, #32
 8004ae6:	2101      	movs	r1, #1
 8004ae8:	f7fe fe84 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 8004aec:	2020      	movs	r0, #32
 8004aee:	e049      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM8)
 8004af0:	4b2d      	ldr	r3, [pc, #180]	; (8004ba8 <TIM_DeInit+0x138>)
 8004af2:	4298      	cmp	r0, r3
 8004af4:	d109      	bne.n	8004b0a <TIM_DeInit+0x9a>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 8004af6:	2002      	movs	r0, #2
 8004af8:	2101      	movs	r1, #1
 8004afa:	f7fe fe87 	bl	800380c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004afe:	2002      	movs	r0, #2
 8004b00:	2100      	movs	r1, #0
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
    }   
  }
}
 8004b02:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
  }  
  else if (TIMx == TIM8)
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);  
 8004b06:	f7fe be81 	b.w	800380c <RCC_APB2PeriphResetCmd>
  }  
  else if (TIMx == TIM9)
 8004b0a:	4b28      	ldr	r3, [pc, #160]	; (8004bac <TIM_DeInit+0x13c>)
 8004b0c:	4298      	cmp	r0, r3
 8004b0e:	d107      	bne.n	8004b20 <TIM_DeInit+0xb0>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 8004b10:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004b14:	2101      	movs	r1, #1
 8004b16:	f7fe fe79 	bl	800380c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 8004b1a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004b1e:	e7ef      	b.n	8004b00 <TIM_DeInit+0x90>
   }  
  else if (TIMx == TIM10)
 8004b20:	4b23      	ldr	r3, [pc, #140]	; (8004bb0 <TIM_DeInit+0x140>)
 8004b22:	4298      	cmp	r0, r3
 8004b24:	d107      	bne.n	8004b36 <TIM_DeInit+0xc6>
  {      
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 8004b26:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004b2a:	2101      	movs	r1, #1
 8004b2c:	f7fe fe6e 	bl	800380c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 8004b30:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004b34:	e7e4      	b.n	8004b00 <TIM_DeInit+0x90>
  }  
  else if (TIMx == TIM11) 
 8004b36:	4b1f      	ldr	r3, [pc, #124]	; (8004bb4 <TIM_DeInit+0x144>)
 8004b38:	4298      	cmp	r0, r3
 8004b3a:	d107      	bne.n	8004b4c <TIM_DeInit+0xdc>
  {     
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 8004b3c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004b40:	2101      	movs	r1, #1
 8004b42:	f7fe fe63 	bl	800380c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 8004b46:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8004b4a:	e7d9      	b.n	8004b00 <TIM_DeInit+0x90>
  }  
  else if (TIMx == TIM12)
 8004b4c:	4b1a      	ldr	r3, [pc, #104]	; (8004bb8 <TIM_DeInit+0x148>)
 8004b4e:	4298      	cmp	r0, r3
 8004b50:	d105      	bne.n	8004b5e <TIM_DeInit+0xee>
  {      
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 8004b52:	2040      	movs	r0, #64	; 0x40
 8004b54:	2101      	movs	r1, #1
 8004b56:	f7fe fe4d 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 8004b5a:	2040      	movs	r0, #64	; 0x40
 8004b5c:	e012      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else if (TIMx == TIM13) 
 8004b5e:	4b17      	ldr	r3, [pc, #92]	; (8004bbc <TIM_DeInit+0x14c>)
 8004b60:	4298      	cmp	r0, r3
 8004b62:	d105      	bne.n	8004b70 <TIM_DeInit+0x100>
  {       
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 8004b64:	2080      	movs	r0, #128	; 0x80
 8004b66:	2101      	movs	r1, #1
 8004b68:	f7fe fe44 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 8004b6c:	2080      	movs	r0, #128	; 0x80
 8004b6e:	e009      	b.n	8004b84 <TIM_DeInit+0x114>
  }  
  else
  { 
    if (TIMx == TIM14) 
 8004b70:	4b13      	ldr	r3, [pc, #76]	; (8004bc0 <TIM_DeInit+0x150>)
 8004b72:	4298      	cmp	r0, r3
 8004b74:	d10b      	bne.n	8004b8e <TIM_DeInit+0x11e>
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 8004b76:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	f7fe fe3a 	bl	80037f4 <RCC_APB1PeriphResetCmd>
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004b80:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004b84:	2100      	movs	r1, #0
    }   
  }
}
 8004b86:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  { 
    if (TIMx == TIM14) 
    {     
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE); 
 8004b8a:	f7fe be33 	b.w	80037f4 <RCC_APB1PeriphResetCmd>
 8004b8e:	bd08      	pop	{r3, pc}
 8004b90:	40010000 	.word	0x40010000
 8004b94:	40000400 	.word	0x40000400
 8004b98:	40000800 	.word	0x40000800
 8004b9c:	40000c00 	.word	0x40000c00
 8004ba0:	40001000 	.word	0x40001000
 8004ba4:	40001400 	.word	0x40001400
 8004ba8:	40010400 	.word	0x40010400
 8004bac:	40014000 	.word	0x40014000
 8004bb0:	40014400 	.word	0x40014400
 8004bb4:	40014800 	.word	0x40014800
 8004bb8:	40001800 	.word	0x40001800
 8004bbc:	40001c00 	.word	0x40001c00
 8004bc0:	40002000 	.word	0x40002000

08004bc4 <TIM_TimeBaseInit>:
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004bc4:	4a1c      	ldr	r2, [pc, #112]	; (8004c38 <TIM_TimeBaseInit+0x74>)
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004bc6:	8803      	ldrh	r3, [r0, #0]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004bc8:	4290      	cmp	r0, r2
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8004bca:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8004bcc:	d012      	beq.n	8004bf4 <TIM_TimeBaseInit+0x30>
 8004bce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004bd2:	4290      	cmp	r0, r2
 8004bd4:	d00e      	beq.n	8004bf4 <TIM_TimeBaseInit+0x30>
 8004bd6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8004bda:	d00b      	beq.n	8004bf4 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8004bdc:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8004be0:	4290      	cmp	r0, r2
 8004be2:	d007      	beq.n	8004bf4 <TIM_TimeBaseInit+0x30>
 8004be4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004be8:	4290      	cmp	r0, r2
 8004bea:	d003      	beq.n	8004bf4 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8004bec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004bf0:	4290      	cmp	r0, r2
 8004bf2:	d103      	bne.n	8004bfc <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004bf4:	884a      	ldrh	r2, [r1, #2]
  if((TIMx == TIM1) || (TIMx == TIM8)||
     (TIMx == TIM2) || (TIMx == TIM3)||
     (TIMx == TIM4) || (TIMx == TIM5)) 
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8004bf6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8004bfa:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8004bfc:	4a0f      	ldr	r2, [pc, #60]	; (8004c3c <TIM_TimeBaseInit+0x78>)
 8004bfe:	4290      	cmp	r0, r2
 8004c00:	d008      	beq.n	8004c14 <TIM_TimeBaseInit+0x50>
 8004c02:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c06:	4290      	cmp	r0, r2
 8004c08:	d004      	beq.n	8004c14 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004c0a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004c0e:	890a      	ldrh	r2, [r1, #8]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8004c10:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8004c12:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8004c14:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8004c16:	684b      	ldr	r3, [r1, #4]
 8004c18:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8004c1a:	880b      	ldrh	r3, [r1, #0]
 8004c1c:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8004c1e:	4b06      	ldr	r3, [pc, #24]	; (8004c38 <TIM_TimeBaseInit+0x74>)
 8004c20:	4298      	cmp	r0, r3
 8004c22:	d003      	beq.n	8004c2c <TIM_TimeBaseInit+0x68>
 8004c24:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004c28:	4298      	cmp	r0, r3
 8004c2a:	d101      	bne.n	8004c30 <TIM_TimeBaseInit+0x6c>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8004c2c:	7a8b      	ldrb	r3, [r1, #10]
 8004c2e:	8603      	strh	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8004c30:	2301      	movs	r3, #1
 8004c32:	8283      	strh	r3, [r0, #20]
}
 8004c34:	4770      	bx	lr
 8004c36:	bf00      	nop
 8004c38:	40010000 	.word	0x40010000
 8004c3c:	40001000 	.word	0x40001000

08004c40 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8004c40:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004c44:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8004c46:	2300      	movs	r3, #0
 8004c48:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8004c4a:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8004c4c:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8004c4e:	7283      	strb	r3, [r0, #10]
}
 8004c50:	4770      	bx	lr

08004c52 <TIM_PrescalerConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
  /* Set the Prescaler value */
  TIMx->PSC = Prescaler;
 8004c52:	8501      	strh	r1, [r0, #40]	; 0x28
  /* Set or reset the UG Bit */
  TIMx->EGR = TIM_PSCReloadMode;
 8004c54:	8282      	strh	r2, [r0, #20]
}
 8004c56:	4770      	bx	lr

08004c58 <TIM_CounterModeConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));

  tmpcr1 = TIMx->CR1;
 8004c58:	8803      	ldrh	r3, [r0, #0]

  /* Reset the CMS and DIR Bits */
  tmpcr1 &= (uint16_t)~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c5e:	041b      	lsls	r3, r3, #16
 8004c60:	0c1b      	lsrs	r3, r3, #16

  /* Set the Counter Mode */
  tmpcr1 |= TIM_CounterMode;
 8004c62:	430b      	orrs	r3, r1

  /* Write to TIMx CR1 register */
  TIMx->CR1 = tmpcr1;
 8004c64:	8003      	strh	r3, [r0, #0]
}
 8004c66:	4770      	bx	lr

08004c68 <TIM_SetCounter>:
{
  /* Check the parameters */
   assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Set the Counter Register value */
  TIMx->CNT = Counter;
 8004c68:	6241      	str	r1, [r0, #36]	; 0x24
}
 8004c6a:	4770      	bx	lr

08004c6c <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8004c6c:	62c1      	str	r1, [r0, #44]	; 0x2c
}
 8004c6e:	4770      	bx	lr

08004c70 <TIM_GetCounter>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Counter Register value */
  return TIMx->CNT;
 8004c70:	6a40      	ldr	r0, [r0, #36]	; 0x24
}
 8004c72:	4770      	bx	lr

08004c74 <TIM_GetPrescaler>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Get the Prescaler Register value */
  return TIMx->PSC;
 8004c74:	8d00      	ldrh	r0, [r0, #40]	; 0x28
}
 8004c76:	b280      	uxth	r0, r0
 8004c78:	4770      	bx	lr

08004c7a <TIM_UpdateDisableConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004c7a:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004c7c:	b119      	cbz	r1, 8004c86 <TIM_UpdateDisableConfig+0xc>
  {
    /* Set the Update Disable Bit */
    TIMx->CR1 |= TIM_CR1_UDIS;
 8004c7e:	b29b      	uxth	r3, r3
 8004c80:	f043 0302 	orr.w	r3, r3, #2
 8004c84:	e003      	b.n	8004c8e <TIM_UpdateDisableConfig+0x14>
  }
  else
  {
    /* Reset the Update Disable Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_UDIS;
 8004c86:	f023 0302 	bic.w	r3, r3, #2
 8004c8a:	041b      	lsls	r3, r3, #16
 8004c8c:	0c1b      	lsrs	r3, r3, #16
 8004c8e:	8003      	strh	r3, [r0, #0]
 8004c90:	4770      	bx	lr

08004c92 <TIM_UpdateRequestConfig>:
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8004c92:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));

  if (TIM_UpdateSource != TIM_UpdateSource_Global)
 8004c94:	b119      	cbz	r1, 8004c9e <TIM_UpdateRequestConfig+0xc>
  {
    /* Set the URS Bit */
    TIMx->CR1 |= TIM_CR1_URS;
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	f043 0304 	orr.w	r3, r3, #4
 8004c9c:	e003      	b.n	8004ca6 <TIM_UpdateRequestConfig+0x14>
  }
  else
  {
    /* Reset the URS Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_URS;
 8004c9e:	f023 0304 	bic.w	r3, r3, #4
 8004ca2:	041b      	lsls	r3, r3, #16
 8004ca4:	0c1b      	lsrs	r3, r3, #16
 8004ca6:	8003      	strh	r3, [r0, #0]
 8004ca8:	4770      	bx	lr

08004caa <TIM_ARRPreloadConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8004caa:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8004cac:	b119      	cbz	r1, 8004cb6 <TIM_ARRPreloadConfig+0xc>
  {
    /* Set the ARR Preload Bit */
    TIMx->CR1 |= TIM_CR1_ARPE;
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cb4:	e003      	b.n	8004cbe <TIM_ARRPreloadConfig+0x14>
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8004cb6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cba:	041b      	lsls	r3, r3, #16
 8004cbc:	0c1b      	lsrs	r3, r3, #16
 8004cbe:	8003      	strh	r3, [r0, #0]
 8004cc0:	4770      	bx	lr

08004cc2 <TIM_SelectOnePulseMode>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_OPM_MODE(TIM_OPMode));

  /* Reset the OPM Bit */
  TIMx->CR1 &= (uint16_t)~TIM_CR1_OPM;
 8004cc2:	8803      	ldrh	r3, [r0, #0]
 8004cc4:	f023 0308 	bic.w	r3, r3, #8
 8004cc8:	041b      	lsls	r3, r3, #16
 8004cca:	0c1b      	lsrs	r3, r3, #16
 8004ccc:	8003      	strh	r3, [r0, #0]

  /* Configure the OPM Mode */
  TIMx->CR1 |= TIM_OPMode;
 8004cce:	8803      	ldrh	r3, [r0, #0]
 8004cd0:	b29b      	uxth	r3, r3
 8004cd2:	430b      	orrs	r3, r1
 8004cd4:	8003      	strh	r3, [r0, #0]
}
 8004cd6:	4770      	bx	lr

08004cd8 <TIM_SetClockDivision>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CKD_DIV(TIM_CKD));

  /* Reset the CKD Bits */
  TIMx->CR1 &= (uint16_t)(~TIM_CR1_CKD);
 8004cd8:	8803      	ldrh	r3, [r0, #0]
 8004cda:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cde:	041b      	lsls	r3, r3, #16
 8004ce0:	0c1b      	lsrs	r3, r3, #16
 8004ce2:	8003      	strh	r3, [r0, #0]

  /* Set the CKD value */
  TIMx->CR1 |= TIM_CKD;
 8004ce4:	8803      	ldrh	r3, [r0, #0]
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	430b      	orrs	r3, r1
 8004cea:	8003      	strh	r3, [r0, #0]
}
 8004cec:	4770      	bx	lr

08004cee <TIM_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8004cee:	8803      	ldrh	r3, [r0, #0]
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8004cf0:	b119      	cbz	r1, 8004cfa <TIM_Cmd+0xc>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	e003      	b.n	8004d02 <TIM_Cmd+0x14>
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8004cfa:	f023 0301 	bic.w	r3, r3, #1
 8004cfe:	041b      	lsls	r3, r3, #16
 8004d00:	0c1b      	lsrs	r3, r3, #16
 8004d02:	8003      	strh	r3, [r0, #0]
 8004d04:	4770      	bx	lr

08004d06 <TIM_OC1Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
 8004d06:	8c03      	ldrh	r3, [r0, #32]
 8004d08:	f023 0301 	bic.w	r3, r3, #1
 8004d0c:	041b      	lsls	r3, r3, #16
 8004d0e:	0c1b      	lsrs	r3, r3, #16
 8004d10:	8403      	strh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004d12:	b570      	push	{r4, r5, r6, lr}

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d14:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d16:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d18:	8b02      	ldrh	r2, [r0, #24]
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004d1a:	880d      	ldrh	r5, [r1, #0]
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004d1c:	884e      	ldrh	r6, [r1, #2]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC1M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
 8004d1e:	f022 0273 	bic.w	r2, r2, #115	; 0x73
 8004d22:	0412      	lsls	r2, r2, #16
 8004d24:	0c12      	lsrs	r2, r2, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004d26:	432a      	orrs	r2, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004d28:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8004d2a:	f023 0302 	bic.w	r3, r3, #2
 8004d2e:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004d30:	4335      	orrs	r5, r6
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC1P;
 8004d32:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 8004d34:	b2ad      	uxth	r5, r5
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 8004d36:	432b      	orrs	r3, r5
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004d38:	4d0e      	ldr	r5, [pc, #56]	; (8004d74 <TIM_OC1Init+0x6e>)
 8004d3a:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC1E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d3c:	b2a4      	uxth	r4, r4
  tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
  
  /* Set the Output State */
  tmpccer |= TIM_OCInitStruct->TIM_OutputState;
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004d3e:	d003      	beq.n	8004d48 <TIM_OC1Init+0x42>
 8004d40:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004d44:	42a8      	cmp	r0, r5
 8004d46:	d10e      	bne.n	8004d66 <TIM_OC1Init+0x60>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004d48:	89cd      	ldrh	r5, [r1, #14]
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004d4a:	8a4e      	ldrh	r6, [r1, #18]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8004d4c:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 8004d50:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004d52:	888d      	ldrh	r5, [r1, #4]
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC1NE;
 8004d54:	f023 0304 	bic.w	r3, r3, #4
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 8004d58:	432b      	orrs	r3, r5
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004d5a:	8a0d      	ldrh	r5, [r1, #16]
 8004d5c:	4335      	orrs	r5, r6
    
    /* Set the Output N State */
    tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS1N;
 8004d5e:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 8004d62:	b2ad      	uxth	r5, r5
    /* Set the Output N Idle state */
    tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 8004d64:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d66:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d68:	8302      	strh	r2, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse;
 8004d6a:	688a      	ldr	r2, [r1, #8]
 8004d6c:	6342      	str	r2, [r0, #52]	; 0x34
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d6e:	8403      	strh	r3, [r0, #32]
}
 8004d70:	bd70      	pop	{r4, r5, r6, pc}
 8004d72:	bf00      	nop
 8004d74:	40010000 	.word	0x40010000

08004d78 <TIM_OC2Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
 8004d78:	8c03      	ldrh	r3, [r0, #32]
 8004d7a:	f023 0310 	bic.w	r3, r3, #16
 8004d7e:	041b      	lsls	r3, r3, #16
 8004d80:	0c1b      	lsrs	r3, r3, #16
 8004d82:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
 8004d84:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d86:	8882      	ldrh	r2, [r0, #4]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004d88:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d8a:	8b04      	ldrh	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004d8c:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
 8004d8e:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
 8004d92:	0424      	lsls	r4, r4, #16
 8004d94:	0c24      	lsrs	r4, r4, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8004d96:	f023 0320 	bic.w	r3, r3, #32
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004d9a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8004d9e:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004da0:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
 8004da2:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 8004da4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004da8:	884d      	ldrh	r5, [r1, #2]
 8004daa:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004dae:	4d13      	ldr	r5, [pc, #76]	; (8004dfc <TIM_OC2Init+0x84>)
 8004db0:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC2E;
  
  /* Get the TIMx CCER register value */  
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004db2:	b292      	uxth	r2, r2
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR1_OC2M;
  tmpccmrx &= (uint16_t)~TIM_CCMR1_CC2S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004db4:	b2a4      	uxth	r4, r4
  tmpccer &= (uint16_t)~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 8004db6:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004db8:	d003      	beq.n	8004dc2 <TIM_OC2Init+0x4a>
 8004dba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004dbe:	42a8      	cmp	r0, r5
 8004dc0:	d115      	bne.n	8004dee <TIM_OC2Init+0x76>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004dc2:	89cd      	ldrh	r5, [r1, #14]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 8004dc4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004dc8:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 8004dca:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
 8004dce:	f64f 75bf 	movw	r5, #65471	; 0xffbf
 8004dd2:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8004dd4:	888b      	ldrh	r3, [r1, #4]
 8004dd6:	ea45 1303 	orr.w	r3, r5, r3, lsl #4
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004dda:	8a0d      	ldrh	r5, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
 8004ddc:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 8004de0:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8004de4:	8a4d      	ldrh	r5, [r1, #18]
 8004de6:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC2NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 8004dea:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 8004dec:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dee:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004df0:	688a      	ldr	r2, [r1, #8]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004df2:	8304      	strh	r4, [r0, #24]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 8004df4:	6382      	str	r2, [r0, #56]	; 0x38
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df6:	8403      	strh	r3, [r0, #32]
}
 8004df8:	bd30      	pop	{r4, r5, pc}
 8004dfa:	bf00      	nop
 8004dfc:	40010000 	.word	0x40010000

08004e00 <TIM_OC3Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8004e00:	8c03      	ldrh	r3, [r0, #32]
 8004e02:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004e06:	041b      	lsls	r3, r3, #16
 8004e08:	0c1b      	lsrs	r3, r3, #16
 8004e0a:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e0c:	8c03      	ldrh	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e0e:	8882      	ldrh	r2, [r0, #4]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004e10:	b530      	push	{r4, r5, lr}
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e12:	8b84      	ldrh	r4, [r0, #28]
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004e14:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
 8004e16:	f024 0473 	bic.w	r4, r4, #115	; 0x73
 8004e1a:	0424      	lsls	r4, r4, #16
 8004e1c:	0c24      	lsrs	r4, r4, #16
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8004e1e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e22:	041b      	lsls	r3, r3, #16
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC3M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 8004e24:	432c      	orrs	r4, r5
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004e26:	898d      	ldrh	r5, [r1, #12]
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC3S;  
  /* Select the Output Compare Mode */
  tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 8004e28:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 8004e2a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004e2e:	884d      	ldrh	r5, [r1, #2]
 8004e30:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004e34:	4d12      	ldr	r5, [pc, #72]	; (8004e80 <TIM_OC3Init+0x80>)
 8004e36:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e38:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 8004e3a:	b29b      	uxth	r3, r3
    
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004e3c:	d003      	beq.n	8004e46 <TIM_OC3Init+0x46>
 8004e3e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004e42:	42a8      	cmp	r0, r5
 8004e44:	d115      	bne.n	8004e72 <TIM_OC3Init+0x72>
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004e46:	89cd      	ldrh	r5, [r1, #14]
    assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
    assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    
    /* Reset the Output N Polarity level */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 8004e48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e4c:	b29b      	uxth	r3, r3
    /* Set the Output N Polarity */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 8004e4e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
 8004e52:	f64f 35ff 	movw	r5, #64511	; 0xfbff
 8004e56:	401d      	ands	r5, r3
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8004e58:	888b      	ldrh	r3, [r1, #4]
 8004e5a:	ea45 2303 	orr.w	r3, r5, r3, lsl #8
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004e5e:	8a0d      	ldrh	r5, [r1, #16]
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
 8004e60:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 8004e64:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004e68:	8a4d      	ldrh	r5, [r1, #18]
 8004e6a:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= (uint16_t)~TIM_CCER_CC3NE;
    
    /* Set the Output N State */
    tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 8004e6e:	b29b      	uxth	r3, r3
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3;
    tmpcr2 &= (uint16_t)~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 8004e70:	b292      	uxth	r2, r2
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e72:	8082      	strh	r2, [r0, #4]
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004e74:	688a      	ldr	r2, [r1, #8]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
  
  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e76:	8384      	strh	r4, [r0, #28]
  
  /* Set the Capture Compare Register value */
  TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 8004e78:	63c2      	str	r2, [r0, #60]	; 0x3c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e7a:	8403      	strh	r3, [r0, #32]
}
 8004e7c:	bd30      	pop	{r4, r5, pc}
 8004e7e:	bf00      	nop
 8004e80:	40010000 	.word	0x40010000

08004e84 <TIM_OC4Init>:
  assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
  assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8004e84:	8c03      	ldrh	r3, [r0, #32]
 8004e86:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e8a:	041b      	lsls	r3, r3, #16
 8004e8c:	0c1b      	lsrs	r3, r3, #16
 8004e8e:	8403      	strh	r3, [r0, #32]
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e90:	8c03      	ldrh	r3, [r0, #32]
  * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
{
 8004e92:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e94:	8884      	ldrh	r4, [r0, #4]
  
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e96:	8b82      	ldrh	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004e98:	880d      	ldrh	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
    
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
 8004e9a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
 8004e9e:	0412      	lsls	r2, r2, #16
 8004ea0:	0c12      	lsrs	r2, r2, #16
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8004ea2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004ea6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8004eaa:	041b      	lsls	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004eac:	898d      	ldrh	r5, [r1, #12]
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 8004eae:	0c1b      	lsrs	r3, r3, #16
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 8004eb0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004eb4:	884d      	ldrh	r5, [r1, #2]
 8004eb6:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004eba:	4d0b      	ldr	r5, [pc, #44]	; (8004ee8 <TIM_OC4Init+0x64>)
 8004ebc:	42a8      	cmp	r0, r5
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
  
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ebe:	b2a4      	uxth	r4, r4
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= (uint16_t)~TIM_CCMR2_OC4M;
  tmpccmrx &= (uint16_t)~TIM_CCMR2_CC4S;
  
  /* Select the Output Compare Mode */
  tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 8004ec0:	b292      	uxth	r2, r2
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
  
  /* Set the Output State */
  tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 8004ec2:	b29b      	uxth	r3, r3
  
  if((TIMx == TIM1) || (TIMx == TIM8))
 8004ec4:	d003      	beq.n	8004ece <TIM_OC4Init+0x4a>
 8004ec6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8004eca:	42a8      	cmp	r0, r5
 8004ecc:	d105      	bne.n	8004eda <TIM_OC4Init+0x56>
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004ece:	8a0d      	ldrh	r5, [r1, #16]
  
  if((TIMx == TIM1) || (TIMx == TIM8))
  {
    assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
    /* Reset the Output Compare IDLE State */
    tmpcr2 &=(uint16_t) ~TIM_CR2_OIS4;
 8004ed0:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 8004ed4:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8004ed8:	b2a4      	uxth	r4, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004eda:	8084      	strh	r4, [r0, #4]
  
  /* Write to TIMx CCMR2 */  
  TIMx->CCMR2 = tmpccmrx;
 8004edc:	8382      	strh	r2, [r0, #28]
    
  /* Set the Capture Compare Register value */
  TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 8004ede:	688a      	ldr	r2, [r1, #8]
 8004ee0:	6402      	str	r2, [r0, #64]	; 0x40
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ee2:	8403      	strh	r3, [r0, #32]
}
 8004ee4:	bd30      	pop	{r4, r5, pc}
 8004ee6:	bf00      	nop
 8004ee8:	40010000 	.word	0x40010000

08004eec <TIM_OCStructInit>:
  * @retval None
  */
void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
{
  /* Set the default configuration */
  TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 8004eec:	2300      	movs	r3, #0
 8004eee:	8003      	strh	r3, [r0, #0]
  TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 8004ef0:	8043      	strh	r3, [r0, #2]
  TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 8004ef2:	8083      	strh	r3, [r0, #4]
  TIM_OCInitStruct->TIM_Pulse = 0x00000000;
 8004ef4:	6083      	str	r3, [r0, #8]
  TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 8004ef6:	8183      	strh	r3, [r0, #12]
  TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 8004ef8:	81c3      	strh	r3, [r0, #14]
  TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 8004efa:	8203      	strh	r3, [r0, #16]
  TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 8004efc:	8243      	strh	r3, [r0, #18]
}
 8004efe:	4770      	bx	lr

08004f00 <TIM_SelectOCxM>:
  *            @arg TIM_ForcedAction_Active
  *            @arg TIM_ForcedAction_InActive
  * @retval None
  */
void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
{
 8004f00:	b530      	push	{r4, r5, lr}
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8004f02:	8c05      	ldrh	r5, [r0, #32]
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8004f04:	2401      	movs	r4, #1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8004f06:	b2ad      	uxth	r5, r5
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;
 8004f08:	408c      	lsls	r4, r1

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8004f0a:	ea25 0404 	bic.w	r4, r5, r4
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_OCM(TIM_OCMode));

  tmp = (uint32_t) TIMx;
  tmp += CCMR_OFFSET;
 8004f0e:	f100 0318 	add.w	r3, r0, #24

  tmp1 = CCER_CCE_SET << (uint16_t)TIM_Channel;

  /* Disable the Channel: Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t) ~tmp1;
 8004f12:	8404      	strh	r4, [r0, #32]

  if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 8004f14:	b109      	cbz	r1, 8004f1a <TIM_SelectOCxM+0x1a>
 8004f16:	2908      	cmp	r1, #8
 8004f18:	d107      	bne.n	8004f2a <TIM_SelectOCxM+0x2a>
  {
    tmp += (TIM_Channel>>1);
 8004f1a:	0849      	lsrs	r1, r1, #1

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC13M_MASK;
 8004f1c:	f64f 708f 	movw	r0, #65423	; 0xff8f
 8004f20:	58cc      	ldr	r4, [r1, r3]
 8004f22:	4020      	ands	r0, r4
 8004f24:	50c8      	str	r0, [r1, r3]
   
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= TIM_OCMode;
 8004f26:	58c8      	ldr	r0, [r1, r3]
 8004f28:	e00a      	b.n	8004f40 <TIM_SelectOCxM+0x40>
  }
  else
  {
    tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 8004f2a:	3904      	subs	r1, #4
 8004f2c:	f3c1 014e 	ubfx	r1, r1, #1, #15

    /* Reset the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp &= CCMR_OC24M_MASK;
 8004f30:	f648 70ff 	movw	r0, #36863	; 0x8fff
 8004f34:	58cc      	ldr	r4, [r1, r3]
 8004f36:	4020      	ands	r0, r4
 8004f38:	50c8      	str	r0, [r1, r3]
    
    /* Configure the OCxM bits in the CCMRx register */
    *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 8004f3a:	0212      	lsls	r2, r2, #8
 8004f3c:	58c8      	ldr	r0, [r1, r3]
 8004f3e:	b292      	uxth	r2, r2
 8004f40:	4302      	orrs	r2, r0
 8004f42:	50ca      	str	r2, [r1, r3]
 8004f44:	bd30      	pop	{r4, r5, pc}

08004f46 <TIM_SetCompare1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Set the Capture Compare1 Register value */
  TIMx->CCR1 = Compare1;
 8004f46:	6341      	str	r1, [r0, #52]	; 0x34
}
 8004f48:	4770      	bx	lr

08004f4a <TIM_SetCompare2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Set the Capture Compare2 Register value */
  TIMx->CCR2 = Compare2;
 8004f4a:	6381      	str	r1, [r0, #56]	; 0x38
}
 8004f4c:	4770      	bx	lr

08004f4e <TIM_SetCompare3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare3 Register value */
  TIMx->CCR3 = Compare3;
 8004f4e:	63c1      	str	r1, [r0, #60]	; 0x3c
}
 8004f50:	4770      	bx	lr

08004f52 <TIM_SetCompare4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Set the Capture Compare4 Register value */
  TIMx->CCR4 = Compare4;
 8004f52:	6401      	str	r1, [r0, #64]	; 0x40
}
 8004f54:	4770      	bx	lr

08004f56 <TIM_ForcedOC1Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8004f56:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1M;
 8004f58:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f5c:	041b      	lsls	r3, r3, #16
 8004f5e:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= TIM_ForcedAction;
 8004f60:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004f62:	8303      	strh	r3, [r0, #24]
}
 8004f64:	4770      	bx	lr

08004f66 <TIM_ForcedOC2Config>:
  uint16_t tmpccmr1 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr1 = TIMx->CCMR1;
 8004f66:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2M Bits */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2M;
 8004f68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f6c:	041b      	lsls	r3, r3, #16
 8004f6e:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 8004f70:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004f74:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004f76:	8303      	strh	r3, [r0, #24]
}
 8004f78:	4770      	bx	lr

08004f7a <TIM_ForcedOC3Config>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));

  tmpccmr2 = TIMx->CCMR2;
 8004f7a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC1M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3M;
 8004f7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f80:	041b      	lsls	r3, r3, #16
 8004f82:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= TIM_ForcedAction;
 8004f84:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004f86:	8383      	strh	r3, [r0, #28]
}
 8004f88:	4770      	bx	lr

08004f8a <TIM_ForcedOC4Config>:
  uint16_t tmpccmr2 = 0;

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
  tmpccmr2 = TIMx->CCMR2;
 8004f8a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC2M Bits */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4M;
 8004f8c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f90:	041b      	lsls	r3, r3, #16
 8004f92:	0c1b      	lsrs	r3, r3, #16

  /* Configure The Forced output Mode */
  tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 8004f94:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004f98:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004f9a:	8383      	strh	r3, [r0, #28]
}
 8004f9c:	4770      	bx	lr

08004f9e <TIM_OC1PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8004f9e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC1PE);
 8004fa0:	f023 0308 	bic.w	r3, r3, #8
 8004fa4:	041b      	lsls	r3, r3, #16
 8004fa6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= TIM_OCPreload;
 8004fa8:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004faa:	8303      	strh	r3, [r0, #24]
}
 8004fac:	4770      	bx	lr

08004fae <TIM_OC2PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr1 = TIMx->CCMR1;
 8004fae:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2PE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2PE);
 8004fb0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fb4:	041b      	lsls	r3, r3, #16
 8004fb6:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 8004fb8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004fbc:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 8004fbe:	8303      	strh	r3, [r0, #24]
}
 8004fc0:	4770      	bx	lr

08004fc2 <TIM_OC3PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8004fc2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC3PE);
 8004fc4:	f023 0308 	bic.w	r3, r3, #8
 8004fc8:	041b      	lsls	r3, r3, #16
 8004fca:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= TIM_OCPreload;
 8004fcc:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004fce:	8383      	strh	r3, [r0, #28]
}
 8004fd0:	4770      	bx	lr

08004fd2 <TIM_OC4PreloadConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));

  tmpccmr2 = TIMx->CCMR2;
 8004fd2:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4PE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4PE);
 8004fd4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fd8:	041b      	lsls	r3, r3, #16
 8004fda:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Preload feature */
  tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 8004fdc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8004fe0:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 8004fe2:	8383      	strh	r3, [r0, #28]
}
 8004fe4:	4770      	bx	lr

08004fe6 <TIM_OC1FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004fe6:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1FE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1FE;
 8004fe8:	f023 0304 	bic.w	r3, r3, #4
 8004fec:	041b      	lsls	r3, r3, #16
 8004fee:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= TIM_OCFast;
 8004ff0:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8004ff2:	8303      	strh	r3, [r0, #24]
}
 8004ff4:	4770      	bx	lr

08004ff6 <TIM_OC2FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8004ff6:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2FE Bit */
  tmpccmr1 &= (uint16_t)(~TIM_CCMR1_OC2FE);
 8004ff8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004ffc:	041b      	lsls	r3, r3, #16
 8004ffe:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 8005000:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005004:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 8005006:	8303      	strh	r3, [r0, #24]
}
 8005008:	4770      	bx	lr

0800500a <TIM_OC3FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800500a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3FE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3FE;
 800500c:	f023 0304 	bic.w	r3, r3, #4
 8005010:	041b      	lsls	r3, r3, #16
 8005012:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= TIM_OCFast;
 8005014:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 8005016:	8383      	strh	r3, [r0, #28]
}
 8005018:	4770      	bx	lr

0800501a <TIM_OC4FastConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800501a:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4FE Bit */
  tmpccmr2 &= (uint16_t)(~TIM_CCMR2_OC4FE);
 800501c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005020:	041b      	lsls	r3, r3, #16
 8005022:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Fast Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 8005024:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005028:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmr2;
 800502a:	8383      	strh	r3, [r0, #28]
}
 800502c:	4770      	bx	lr

0800502e <TIM_ClearOC1Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800502e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC1CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC1CE;
 8005030:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005034:	041b      	lsls	r3, r3, #16
 8005036:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= TIM_OCClear;
 8005038:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800503a:	8303      	strh	r3, [r0, #24]
}
 800503c:	4770      	bx	lr

0800503e <TIM_ClearOC2Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;
 800503e:	8b03      	ldrh	r3, [r0, #24]

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8005040:	0209      	lsls	r1, r1, #8
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr1 = TIMx->CCMR1;

  /* Reset the OC2CE Bit */
  tmpccmr1 &= (uint16_t)~TIM_CCMR1_OC2CE;
 8005042:	045b      	lsls	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 8005044:	ea41 4353 	orr.w	r3, r1, r3, lsr #17
 8005048:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR1 register */
  TIMx->CCMR1 = tmpccmr1;
 800504a:	8303      	strh	r3, [r0, #24]
}
 800504c:	4770      	bx	lr

0800504e <TIM_ClearOC3Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800504e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC3CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC3CE;
 8005050:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005054:	041b      	lsls	r3, r3, #16
 8005056:	0c1b      	lsrs	r3, r3, #16

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= TIM_OCClear;
 8005058:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800505a:	8383      	strh	r3, [r0, #28]
}
 800505c:	4770      	bx	lr

0800505e <TIM_ClearOC4Ref>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;
 800505e:	8b83      	ldrh	r3, [r0, #28]

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8005060:	0209      	lsls	r1, r1, #8
  assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));

  tmpccmr2 = TIMx->CCMR2;

  /* Reset the OC4CE Bit */
  tmpccmr2 &= (uint16_t)~TIM_CCMR2_OC4CE;
 8005062:	045b      	lsls	r3, r3, #17

  /* Enable or Disable the Output Compare Clear Bit */
  tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 8005064:	ea41 4353 	orr.w	r3, r1, r3, lsr #17
 8005068:	b29b      	uxth	r3, r3

  /* Write to TIMx CCMR2 register */
  TIMx->CCMR2 = tmpccmr2;
 800506a:	8383      	strh	r3, [r0, #28]
}
 800506c:	4770      	bx	lr

0800506e <TIM_OC1PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800506e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC1P);
 8005070:	f023 0302 	bic.w	r3, r3, #2
 8005074:	041b      	lsls	r3, r3, #16
 8005076:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCPolarity;
 8005078:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800507a:	8403      	strh	r3, [r0, #32]
}
 800507c:	4770      	bx	lr

0800507e <TIM_OC1NPolarityConfig>:
  uint16_t tmpccer = 0;
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
   
  tmpccer = TIMx->CCER;
 800507e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC1NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC1NP;
 8005080:	f023 0308 	bic.w	r3, r3, #8
 8005084:	041b      	lsls	r3, r3, #16
 8005086:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= TIM_OCNPolarity;
 8005088:	430b      	orrs	r3, r1

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800508a:	8403      	strh	r3, [r0, #32]
}
 800508c:	4770      	bx	lr

0800508e <TIM_OC2PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 800508e:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2P Bit */
  tmpccer &= (uint16_t)(~TIM_CCER_CC2P);
 8005090:	f023 0320 	bic.w	r3, r3, #32
 8005094:	041b      	lsls	r3, r3, #16
 8005096:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 8005098:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 800509c:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 800509e:	8403      	strh	r3, [r0, #32]
}
 80050a0:	4770      	bx	lr

080050a2 <TIM_OC2NPolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
  
  tmpccer = TIMx->CCER;
 80050a2:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC2NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC2NP;
 80050a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050a8:	041b      	lsls	r3, r3, #16
 80050aa:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 80050ac:	ea43 1301 	orr.w	r3, r3, r1, lsl #4
 80050b0:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80050b2:	8403      	strh	r3, [r0, #32]
}
 80050b4:	4770      	bx	lr

080050b6 <TIM_OC3PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80050b6:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3P;
 80050b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80050bc:	041b      	lsls	r3, r3, #16
 80050be:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 80050c0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80050c4:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80050c6:	8403      	strh	r3, [r0, #32]
}
 80050c8:	4770      	bx	lr

080050ca <TIM_OC3NPolarityConfig>:
 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
    
  tmpccer = TIMx->CCER;
 80050ca:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC3NP Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC3NP;
 80050cc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80050d0:	041b      	lsls	r3, r3, #16
 80050d2:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 80050d4:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80050d8:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80050da:	8403      	strh	r3, [r0, #32]
}
 80050dc:	4770      	bx	lr

080050de <TIM_OC4PolarityConfig>:

  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));

  tmpccer = TIMx->CCER;
 80050de:	8c03      	ldrh	r3, [r0, #32]

  /* Set or Reset the CC4P Bit */
  tmpccer &= (uint16_t)~TIM_CCER_CC4P;
 80050e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80050e4:	041b      	lsls	r3, r3, #16
 80050e6:	0c1b      	lsrs	r3, r3, #16
  tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 80050e8:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80050ec:	b29b      	uxth	r3, r3

  /* Write to TIMx CCER register */
  TIMx->CCER = tmpccer;
 80050ee:	8403      	strh	r3, [r0, #32]
}
 80050f0:	4770      	bx	lr

080050f2 <TIM_CCxCmd>:
  * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
  * @retval None
  */
void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
{
 80050f2:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80050f4:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCX(TIM_CCx));

  tmp = CCER_CCE_SET << TIM_Channel;
 80050f6:	2301      	movs	r3, #1
 80050f8:	408b      	lsls	r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= (uint16_t)~ tmp;
 80050fa:	b2a4      	uxth	r4, r4
 80050fc:	ea24 0303 	bic.w	r3, r4, r3
 8005100:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 8005102:	8c03      	ldrh	r3, [r0, #32]
 8005104:	fa12 f101 	lsls.w	r1, r2, r1
 8005108:	430b      	orrs	r3, r1
 800510a:	b29b      	uxth	r3, r3
 800510c:	8403      	strh	r3, [r0, #32]
}
 800510e:	bd10      	pop	{r4, pc}

08005110 <TIM_CCxNCmd>:
  * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
  * @retval None
  */
void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
{
 8005110:	b510      	push	{r4, lr}
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8005112:	8c04      	ldrh	r4, [r0, #32]
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
  assert_param(IS_TIM_CCXN(TIM_CCxN));

  tmp = CCER_CCNE_SET << TIM_Channel;
 8005114:	2304      	movs	r3, #4
 8005116:	408b      	lsls	r3, r1

  /* Reset the CCxNE Bit */
  TIMx->CCER &= (uint16_t) ~tmp;
 8005118:	b2a4      	uxth	r4, r4
 800511a:	ea24 0303 	bic.w	r3, r4, r3
 800511e:	8403      	strh	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */ 
  TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 8005120:	8c03      	ldrh	r3, [r0, #32]
 8005122:	fa12 f101 	lsls.w	r1, r2, r1
 8005126:	430b      	orrs	r3, r1
 8005128:	b29b      	uxth	r3, r3
 800512a:	8403      	strh	r3, [r0, #32]
}
 800512c:	bd10      	pop	{r4, pc}

0800512e <TIM_ICStructInit>:
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 800512e:	2300      	movs	r3, #0
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8005130:	2201      	movs	r2, #1
  * @retval None
  */
void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
{
  /* Set the default configuration */
  TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 8005132:	8003      	strh	r3, [r0, #0]
  TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 8005134:	8043      	strh	r3, [r0, #2]
  TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 8005136:	8082      	strh	r2, [r0, #4]
  TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 8005138:	80c3      	strh	r3, [r0, #6]
  TIM_ICInitStruct->TIM_ICFilter = 0x00;
 800513a:	8103      	strh	r3, [r0, #8]
}
 800513c:	4770      	bx	lr

0800513e <TIM_GetCapture1>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));

  /* Get the Capture 1 Register value */
  return TIMx->CCR1;
 800513e:	6b40      	ldr	r0, [r0, #52]	; 0x34
}
 8005140:	4770      	bx	lr

08005142 <TIM_GetCapture2>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Get the Capture 2 Register value */
  return TIMx->CCR2;
 8005142:	6b80      	ldr	r0, [r0, #56]	; 0x38
}
 8005144:	4770      	bx	lr

08005146 <TIM_GetCapture3>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 

  /* Get the Capture 3 Register value */
  return TIMx->CCR3;
 8005146:	6bc0      	ldr	r0, [r0, #60]	; 0x3c
}
 8005148:	4770      	bx	lr

0800514a <TIM_GetCapture4>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));

  /* Get the Capture 4 Register value */
  return TIMx->CCR4;
 800514a:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 800514c:	4770      	bx	lr

0800514e <TIM_SetIC1Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC1PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC1PSC;
 800514e:	8b03      	ldrh	r3, [r0, #24]
 8005150:	f023 030c 	bic.w	r3, r3, #12
 8005154:	041b      	lsls	r3, r3, #16
 8005156:	0c1b      	lsrs	r3, r3, #16
 8005158:	8303      	strh	r3, [r0, #24]

  /* Set the IC1PSC value */
  TIMx->CCMR1 |= TIM_ICPSC;
 800515a:	8b03      	ldrh	r3, [r0, #24]
 800515c:	b29b      	uxth	r3, r3
 800515e:	430b      	orrs	r3, r1
 8005160:	8303      	strh	r3, [r0, #24]
}
 8005162:	4770      	bx	lr

08005164 <TIM_SetIC2Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC2PSC Bits */
  TIMx->CCMR1 &= (uint16_t)~TIM_CCMR1_IC2PSC;
 8005164:	8b03      	ldrh	r3, [r0, #24]
 8005166:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800516a:	041b      	lsls	r3, r3, #16
 800516c:	0c1b      	lsrs	r3, r3, #16
 800516e:	8303      	strh	r3, [r0, #24]

  /* Set the IC2PSC value */
  TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 8005170:	8b03      	ldrh	r3, [r0, #24]
 8005172:	b29b      	uxth	r3, r3
 8005174:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005178:	b29b      	uxth	r3, r3
 800517a:	8303      	strh	r3, [r0, #24]
}
 800517c:	4770      	bx	lr

0800517e <TIM_PWMIConfig>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800517e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005180:	460c      	mov	r4, r1

  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 8005182:	8849      	ldrh	r1, [r1, #2]
  else
  {
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 8005184:	88a2      	ldrh	r2, [r4, #4]
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005186:	f8b4 e000 	ldrh.w	lr, [r4]
 800518a:	8923      	ldrh	r3, [r4, #8]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 800518c:	4605      	mov	r5, r0
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Select the Opposite Input Polarity */
  if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
  {
    icoppositepolarity = TIM_ICPolarity_Falling;
 800518e:	2900      	cmp	r1, #0
 8005190:	bf0c      	ite	eq
 8005192:	2702      	moveq	r7, #2
 8005194:	2700      	movne	r7, #0
    icoppositepolarity = TIM_ICPolarity_Rising;
  }
  /* Select the Opposite Input */
  if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
  {
    icoppositeselection = TIM_ICSelection_IndirectTI;
 8005196:	2a01      	cmp	r2, #1
 8005198:	bf14      	ite	ne
 800519a:	2601      	movne	r6, #1
 800519c:	2602      	moveq	r6, #2
  }
  else
  {
    icoppositeselection = TIM_ICSelection_DirectTI;
  }
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800519e:	f1be 0f00 	cmp.w	lr, #0
 80051a2:	d110      	bne.n	80051c6 <TIM_PWMIConfig+0x48>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80051a4:	f7ff fc2e 	bl	8004a04 <TI1_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80051a8:	4628      	mov	r0, r5
 80051aa:	88e1      	ldrh	r1, [r4, #6]
 80051ac:	f7ff ffcf 	bl	800514e <TIM_SetIC1Prescaler>
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80051b0:	4628      	mov	r0, r5
 80051b2:	4639      	mov	r1, r7
 80051b4:	4632      	mov	r2, r6
 80051b6:	8923      	ldrh	r3, [r4, #8]
 80051b8:	f7ff fc3d 	bl	8004a36 <TI2_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80051bc:	88e1      	ldrh	r1, [r4, #6]
 80051be:	4628      	mov	r0, r5
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80051c0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI2 Configuration */
    TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80051c4:	e7ce      	b.n	8005164 <TIM_SetIC2Prescaler>
  }
  else
  { 
    /* TI2 Configuration */
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 80051c6:	f7ff fc36 	bl	8004a36 <TI2_Config>
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80051ca:	4628      	mov	r0, r5
 80051cc:	88e1      	ldrh	r1, [r4, #6]
 80051ce:	f7ff ffc9 	bl	8005164 <TIM_SetIC2Prescaler>
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 80051d2:	4628      	mov	r0, r5
 80051d4:	4639      	mov	r1, r7
 80051d6:	4632      	mov	r2, r6
 80051d8:	8923      	ldrh	r3, [r4, #8]
 80051da:	f7ff fc13 	bl	8004a04 <TI1_Config>
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80051de:	88e1      	ldrh	r1, [r4, #6]
 80051e0:	4628      	mov	r0, r5
  }
}
 80051e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
    /* TI1 Configuration */
    TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80051e6:	e7b2      	b.n	800514e <TIM_SetIC1Prescaler>

080051e8 <TIM_SetIC3Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC3PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC3PSC;
 80051e8:	8b83      	ldrh	r3, [r0, #28]
 80051ea:	f023 030c 	bic.w	r3, r3, #12
 80051ee:	041b      	lsls	r3, r3, #16
 80051f0:	0c1b      	lsrs	r3, r3, #16
 80051f2:	8383      	strh	r3, [r0, #28]

  /* Set the IC3PSC value */
  TIMx->CCMR2 |= TIM_ICPSC;
 80051f4:	8b83      	ldrh	r3, [r0, #28]
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	430b      	orrs	r3, r1
 80051fa:	8383      	strh	r3, [r0, #28]
}
 80051fc:	4770      	bx	lr

080051fe <TIM_SetIC4Prescaler>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));

  /* Reset the IC4PSC Bits */
  TIMx->CCMR2 &= (uint16_t)~TIM_CCMR2_IC4PSC;
 80051fe:	8b83      	ldrh	r3, [r0, #28]
 8005200:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8005204:	041b      	lsls	r3, r3, #16
 8005206:	0c1b      	lsrs	r3, r3, #16
 8005208:	8383      	strh	r3, [r0, #28]

  /* Set the IC4PSC value */
  TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 800520a:	8b83      	ldrh	r3, [r0, #28]
 800520c:	b29b      	uxth	r3, r3
 800520e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005212:	b29b      	uxth	r3, r3
 8005214:	8383      	strh	r3, [r0, #28]
}
 8005216:	4770      	bx	lr

08005218 <TIM_ICInit>:
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521a:	460d      	mov	r5, r1
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 800521c:	880b      	ldrh	r3, [r1, #0]
 800521e:	88aa      	ldrh	r2, [r5, #4]
 8005220:	8849      	ldrh	r1, [r1, #2]
  * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure that contains
  *         the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
{
 8005222:	4604      	mov	r4, r0
  assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
  
  if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 8005224:	b93b      	cbnz	r3, 8005236 <TIM_ICInit+0x1e>
  {
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 8005226:	892b      	ldrh	r3, [r5, #8]
 8005228:	f7ff fbec 	bl	8004a04 <TI1_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800522c:	88e9      	ldrh	r1, [r5, #6]
 800522e:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005230:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    /* TI1 Configuration */
    TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005234:	e78b      	b.n	800514e <TIM_SetIC1Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 8005236:	2b04      	cmp	r3, #4
 8005238:	d107      	bne.n	800524a <TIM_ICInit+0x32>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 800523a:	892b      	ldrh	r3, [r5, #8]
 800523c:	f7ff fbfb 	bl	8004a36 <TI2_Config>
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005240:	88e9      	ldrh	r1, [r5, #6]
 8005242:	4620      	mov	r0, r4
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 8005244:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST2_PERIPH(TIMx));
    TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005248:	e78c      	b.n	8005164 <TIM_SetIC2Prescaler>
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 800524a:	2b08      	cmp	r3, #8
 800524c:	f8b5 c008 	ldrh.w	ip, [r5, #8]
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8005250:	8c07      	ldrh	r7, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
  else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 8005252:	d11d      	bne.n	8005290 <TIM_ICInit+0x78>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
 8005254:	f427 7780 	bic.w	r7, r7, #256	; 0x100
 8005258:	043f      	lsls	r7, r7, #16
 800525a:	0c3f      	lsrs	r7, r7, #16
 800525c:	8407      	strh	r7, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800525e:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 8005260:	8c03      	ldrh	r3, [r0, #32]
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC3E;
  tmpccmr2 = TIMx->CCMR2;
 8005262:	b2b6      	uxth	r6, r6
  tmpccer = TIMx->CCER;
 8005264:	b29b      	uxth	r3, r3
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
 8005266:	f026 06f3 	bic.w	r6, r6, #243	; 0xf3
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800526a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800526e:	ea46 1c0c 	orr.w	ip, r6, ip, lsl #4

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8005272:	ea43 2101 	orr.w	r1, r3, r1, lsl #8
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 8005276:	fa1f fc8c 	uxth.w	ip, ip

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 800527a:	b289      	uxth	r1, r1
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 8);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR2_IC3F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 800527c:	ea4c 0202 	orr.w	r2, ip, r2

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 8005280:	f441 7180 	orr.w	r1, r1, #256	; 0x100

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005284:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8005286:	8401      	strh	r1, [r0, #32]
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 8005288:	88e9      	ldrh	r1, [r5, #6]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 800528a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 800528e:	e7ab      	b.n	80051e8 <TIM_SetIC3Prescaler>
                       uint16_t TIM_ICFilter)
{
  uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= (uint16_t)~TIM_CCER_CC4E;
 8005290:	f427 5780 	bic.w	r7, r7, #4096	; 0x1000
 8005294:	043f      	lsls	r7, r7, #16
 8005296:	0c3f      	lsrs	r7, r7, #16
 8005298:	8407      	strh	r7, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 800529a:	8b86      	ldrh	r6, [r0, #28]
  tmpccer = TIMx->CCER;
 800529c:	8c03      	ldrh	r3, [r0, #32]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 800529e:	f426 7640 	bic.w	r6, r6, #768	; 0x300
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80052a6:	0536      	lsls	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052a8:	045b      	lsls	r3, r3, #17
  tmpccmr2 = TIMx->CCMR2;
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
 80052aa:	0d36      	lsrs	r6, r6, #20
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80052ac:	0c5b      	lsrs	r3, r3, #17
  tmpccer = TIMx->CCER;
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 80052ae:	ea46 2202 	orr.w	r2, r6, r2, lsl #8
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80052b2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80052b6:	ea42 320c 	orr.w	r2, r2, ip, lsl #12

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80052ba:	b29b      	uxth	r3, r3
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80052bc:	88e9      	ldrh	r1, [r5, #6]
  tmp = (uint16_t)(TIM_ICPolarity << 12);

  /* Select the Input and set the filter */
  tmpccmr2 &= ((uint16_t)~TIM_CCMR1_CC2S) & ((uint16_t)~TIM_CCMR1_IC2F);
  tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
  tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 80052be:	b292      	uxth	r2, r2

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= (uint16_t)~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
  tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 80052c0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80052c4:	8382      	strh	r2, [r0, #28]
  TIMx->CCER = tmpccer ;
 80052c6:	8403      	strh	r3, [r0, #32]
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
  }
}
 80052c8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    assert_param(IS_TIM_LIST3_PERIPH(TIMx));
    TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
               TIM_ICInitStruct->TIM_ICSelection,
               TIM_ICInitStruct->TIM_ICFilter);
    /* Set the Input Capture Prescaler value */
    TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 80052cc:	e797      	b.n	80051fe <TIM_SetIC4Prescaler>

080052ce <TIM_BDTRConfig>:
  assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 80052ce:	884a      	ldrh	r2, [r1, #2]
 80052d0:	880b      	ldrh	r3, [r1, #0]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	888a      	ldrh	r2, [r1, #4]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	88ca      	ldrh	r2, [r1, #6]
 80052da:	4313      	orrs	r3, r2
 80052dc:	890a      	ldrh	r2, [r1, #8]
 80052de:	4313      	orrs	r3, r2
 80052e0:	894a      	ldrh	r2, [r1, #10]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	898a      	ldrh	r2, [r1, #12]
 80052e6:	4313      	orrs	r3, r2
 80052e8:	b29b      	uxth	r3, r3
 80052ea:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
             TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
             TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
             TIM_BDTRInitStruct->TIM_AutomaticOutput;
}
 80052ee:	4770      	bx	lr

080052f0 <TIM_BDTRStructInit>:
  * @retval None
  */
void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
{
  /* Set the default configuration */
  TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 80052f0:	2300      	movs	r3, #0
 80052f2:	8003      	strh	r3, [r0, #0]
  TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 80052f4:	8043      	strh	r3, [r0, #2]
  TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 80052f6:	8083      	strh	r3, [r0, #4]
  TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 80052f8:	80c3      	strh	r3, [r0, #6]
  TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 80052fa:	8103      	strh	r3, [r0, #8]
  TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 80052fc:	8143      	strh	r3, [r0, #10]
  TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 80052fe:	8183      	strh	r3, [r0, #12]
}
 8005300:	4770      	bx	lr

08005302 <TIM_CtrlPWMOutputs>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005302:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005306:	b129      	cbz	r1, 8005314 <TIM_CtrlPWMOutputs+0x12>
  {
    /* Enable the TIM Main Output */
    TIMx->BDTR |= TIM_BDTR_MOE;
 8005308:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800530c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005310:	b29b      	uxth	r3, r3
 8005312:	e001      	b.n	8005318 <TIM_CtrlPWMOutputs+0x16>
  }
  else
  {
    /* Disable the TIM Main Output */
    TIMx->BDTR &= (uint16_t)~TIM_BDTR_MOE;
 8005314:	045b      	lsls	r3, r3, #17
 8005316:	0c5b      	lsrs	r3, r3, #17
 8005318:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
 800531c:	4770      	bx	lr

0800531e <TIM_SelectCOM>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 800531e:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8005320:	b119      	cbz	r1, 800532a <TIM_SelectCOM+0xc>
  {
    /* Set the COM Bit */
    TIMx->CR2 |= TIM_CR2_CCUS;
 8005322:	b29b      	uxth	r3, r3
 8005324:	f043 0304 	orr.w	r3, r3, #4
 8005328:	e003      	b.n	8005332 <TIM_SelectCOM+0x14>
  }
  else
  {
    /* Reset the COM Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCUS;
 800532a:	f023 0304 	bic.w	r3, r3, #4
 800532e:	041b      	lsls	r3, r3, #16
 8005330:	0c1b      	lsrs	r3, r3, #16
 8005332:	8083      	strh	r3, [r0, #4]
 8005334:	4770      	bx	lr

08005336 <TIM_CCPreloadControl>:
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 8005336:	8883      	ldrh	r3, [r0, #4]
void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
{ 
  /* Check the parameters */
  assert_param(IS_TIM_LIST4_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8005338:	b119      	cbz	r1, 8005342 <TIM_CCPreloadControl+0xc>
  {
    /* Set the CCPC Bit */
    TIMx->CR2 |= TIM_CR2_CCPC;
 800533a:	b29b      	uxth	r3, r3
 800533c:	f043 0301 	orr.w	r3, r3, #1
 8005340:	e003      	b.n	800534a <TIM_CCPreloadControl+0x14>
  }
  else
  {
    /* Reset the CCPC Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCPC;
 8005342:	f023 0301 	bic.w	r3, r3, #1
 8005346:	041b      	lsls	r3, r3, #16
 8005348:	0c1b      	lsrs	r3, r3, #16
 800534a:	8083      	strh	r3, [r0, #4]
 800534c:	4770      	bx	lr

0800534e <TIM_ITConfig>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800534e:	8983      	ldrh	r3, [r0, #12]
 8005350:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005352:	b10a      	cbz	r2, 8005358 <TIM_ITConfig+0xa>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 8005354:	4319      	orrs	r1, r3
 8005356:	e001      	b.n	800535c <TIM_ITConfig+0xe>
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8005358:	ea23 0101 	bic.w	r1, r3, r1
 800535c:	8181      	strh	r1, [r0, #12]
 800535e:	4770      	bx	lr

08005360 <TIM_GenerateEvent>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 
  /* Set the event sources */
  TIMx->EGR = TIM_EventSource;
 8005360:	8281      	strh	r1, [r0, #20]
}
 8005362:	4770      	bx	lr

08005364 <TIM_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_FLAG(TIM_FLAG));

  
  if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 8005364:	8a03      	ldrh	r3, [r0, #16]
  {
    bitstatus = SET;
 8005366:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 8005368:	bf0c      	ite	eq
 800536a:	2000      	moveq	r0, #0
 800536c:	2001      	movne	r0, #1
 800536e:	4770      	bx	lr

08005370 <TIM_ClearFlag>:
{  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
   
  /* Clear the flags */
  TIMx->SR = (uint16_t)~TIM_FLAG;
 8005370:	43c9      	mvns	r1, r1
 8005372:	b289      	uxth	r1, r1
 8005374:	8201      	strh	r1, [r0, #16]
}
 8005376:	4770      	bx	lr

08005378 <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8005378:	8a03      	ldrh	r3, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 800537a:	8982      	ldrh	r2, [r0, #12]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 800537c:	ea11 0003 	ands.w	r0, r1, r3
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
  
  itenable = TIMx->DIER & TIM_IT;
 8005380:	b292      	uxth	r2, r2
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8005382:	d003      	beq.n	800538c <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
 8005384:	4211      	tst	r1, r2
 8005386:	bf0c      	ite	eq
 8005388:	2000      	moveq	r0, #0
 800538a:	2001      	movne	r0, #1
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800538c:	4770      	bx	lr

0800538e <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 800538e:	43c9      	mvns	r1, r1
 8005390:	b289      	uxth	r1, r1
 8005392:	8201      	strh	r1, [r0, #16]
}
 8005394:	4770      	bx	lr

08005396 <TIM_DMAConfig>:
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_DMA_BASE(TIM_DMABase)); 
  assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));

  /* Set the DMA Base and the DMA Burst Length */
  TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 8005396:	430a      	orrs	r2, r1
 8005398:	f8a0 2048 	strh.w	r2, [r0, #72]	; 0x48
}
 800539c:	4770      	bx	lr

0800539e <TIM_DMACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 800539e:	8983      	ldrh	r3, [r0, #12]
 80053a0:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx)); 
  assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80053a2:	b10a      	cbz	r2, 80053a8 <TIM_DMACmd+0xa>
  {
    /* Enable the DMA sources */
    TIMx->DIER |= TIM_DMASource; 
 80053a4:	4319      	orrs	r1, r3
 80053a6:	e001      	b.n	80053ac <TIM_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA sources */
    TIMx->DIER &= (uint16_t)~TIM_DMASource;
 80053a8:	ea23 0101 	bic.w	r1, r3, r1
 80053ac:	8181      	strh	r1, [r0, #12]
 80053ae:	4770      	bx	lr

080053b0 <TIM_SelectCCDMA>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 80053b0:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80053b2:	b119      	cbz	r1, 80053bc <TIM_SelectCCDMA+0xc>
  {
    /* Set the CCDS Bit */
    TIMx->CR2 |= TIM_CR2_CCDS;
 80053b4:	b29b      	uxth	r3, r3
 80053b6:	f043 0308 	orr.w	r3, r3, #8
 80053ba:	e003      	b.n	80053c4 <TIM_SelectCCDMA+0x14>
  }
  else
  {
    /* Reset the CCDS Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_CCDS;
 80053bc:	f023 0308 	bic.w	r3, r3, #8
 80053c0:	041b      	lsls	r3, r3, #16
 80053c2:	0c1b      	lsrs	r3, r3, #16
 80053c4:	8083      	strh	r3, [r0, #4]
 80053c6:	4770      	bx	lr

080053c8 <TIM_InternalClockConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));

  /* Disable slave mode to clock the prescaler directly with the internal clock */
  TIMx->SMCR &=  (uint16_t)~TIM_SMCR_SMS;
 80053c8:	8903      	ldrh	r3, [r0, #8]
 80053ca:	f023 0307 	bic.w	r3, r3, #7
 80053ce:	041b      	lsls	r3, r3, #16
 80053d0:	0c1b      	lsrs	r3, r3, #16
 80053d2:	8103      	strh	r3, [r0, #8]
}
 80053d4:	4770      	bx	lr

080053d6 <TIM_ITRxExternalClockConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80053d6:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 80053d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80053dc:	041b      	lsls	r3, r3, #16
 80053de:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 80053e0:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80053e2:	8103      	strh	r3, [r0, #8]

  /* Select the Internal Trigger */
  TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);

  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 80053e4:	8903      	ldrh	r3, [r0, #8]
 80053e6:	b29b      	uxth	r3, r3
 80053e8:	f043 0307 	orr.w	r3, r3, #7
 80053ec:	8103      	strh	r3, [r0, #8]
}
 80053ee:	4770      	bx	lr

080053f0 <TIM_TIxExternalClockConfig>:
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80053f0:	b538      	push	{r3, r4, r5, lr}
 80053f2:	460d      	mov	r5, r1
 80053f4:	4611      	mov	r1, r2
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80053f6:	2201      	movs	r2, #1
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80053f8:	2d60      	cmp	r5, #96	; 0x60
  *          This parameter must be a value between 0x0 and 0xF.
  * @retval None
  */
void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
                                uint16_t TIM_ICPolarity, uint16_t ICFilter)
{
 80053fa:	4604      	mov	r4, r0
  assert_param(IS_TIM_LIST1_PERIPH(TIMx));
  assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
  assert_param(IS_TIM_IC_FILTER(ICFilter));

  /* Configure the Timer Input Clock Source */
  if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 80053fc:	d102      	bne.n	8005404 <TIM_TIxExternalClockConfig+0x14>
  {
    TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 80053fe:	f7ff fb1a 	bl	8004a36 <TI2_Config>
 8005402:	e001      	b.n	8005408 <TIM_TIxExternalClockConfig+0x18>
  }
  else
  {
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 8005404:	f7ff fafe 	bl	8004a04 <TI1_Config>
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005408:	8923      	ldrh	r3, [r4, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 800540a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800540e:	041b      	lsls	r3, r3, #16
 8005410:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 8005412:	431d      	orrs	r5, r3

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005414:	8125      	strh	r5, [r4, #8]
    TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
  }
  /* Select the Trigger source */
  TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
  /* Select the External clock mode1 */
  TIMx->SMCR |= TIM_SlaveMode_External1;
 8005416:	8923      	ldrh	r3, [r4, #8]
 8005418:	b29b      	uxth	r3, r3
 800541a:	f043 0307 	orr.w	r3, r3, #7
 800541e:	8123      	strh	r3, [r4, #8]
}
 8005420:	bd38      	pop	{r3, r4, r5, pc}

08005422 <TIM_SelectInputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST1_PERIPH(TIMx)); 
  assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005422:	8903      	ldrh	r3, [r0, #8]

  /* Reset the TS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
 8005424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005428:	041b      	lsls	r3, r3, #16
 800542a:	0c1b      	lsrs	r3, r3, #16

  /* Set the Input Trigger source */
  tmpsmcr |= TIM_InputTriggerSource;
 800542c:	430b      	orrs	r3, r1

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800542e:	8103      	strh	r3, [r0, #8]
}
 8005430:	4770      	bx	lr

08005432 <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8005432:	8883      	ldrh	r3, [r0, #4]
 8005434:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005438:	041b      	lsls	r3, r3, #16
 800543a:	0c1b      	lsrs	r3, r3, #16
 800543c:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 800543e:	8883      	ldrh	r3, [r0, #4]
 8005440:	b29b      	uxth	r3, r3
 8005442:	430b      	orrs	r3, r1
 8005444:	8083      	strh	r3, [r0, #4]
}
 8005446:	4770      	bx	lr

08005448 <TIM_SelectSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));

  /* Reset the SMS Bits */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_SMS;
 8005448:	8903      	ldrh	r3, [r0, #8]
 800544a:	f023 0307 	bic.w	r3, r3, #7
 800544e:	041b      	lsls	r3, r3, #16
 8005450:	0c1b      	lsrs	r3, r3, #16
 8005452:	8103      	strh	r3, [r0, #8]

  /* Select the Slave Mode */
  TIMx->SMCR |= TIM_SlaveMode;
 8005454:	8903      	ldrh	r3, [r0, #8]
 8005456:	b29b      	uxth	r3, r3
 8005458:	430b      	orrs	r3, r1
 800545a:	8103      	strh	r3, [r0, #8]
}
 800545c:	4770      	bx	lr

0800545e <TIM_SelectMasterSlaveMode>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));

  /* Reset the MSM Bit */
  TIMx->SMCR &= (uint16_t)~TIM_SMCR_MSM;
 800545e:	8903      	ldrh	r3, [r0, #8]
 8005460:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005464:	041b      	lsls	r3, r3, #16
 8005466:	0c1b      	lsrs	r3, r3, #16
 8005468:	8103      	strh	r3, [r0, #8]
  
  /* Set or Reset the MSM Bit */
  TIMx->SMCR |= TIM_MasterSlaveMode;
 800546a:	8903      	ldrh	r3, [r0, #8]
 800546c:	b29b      	uxth	r3, r3
 800546e:	430b      	orrs	r3, r1
 8005470:	8103      	strh	r3, [r0, #8]
}
 8005472:	4770      	bx	lr

08005474 <TIM_ETRConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                   uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8005474:	b510      	push	{r4, lr}
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  tmpsmcr = TIMx->SMCR;
 8005476:	8904      	ldrh	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= SMCR_ETR_MASK;
 8005478:	b2e4      	uxtb	r4, r4

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilter << (uint16_t)8)));
 800547a:	430c      	orrs	r4, r1
 800547c:	4314      	orrs	r4, r2
 800547e:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8005482:	b2a4      	uxth	r4, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005484:	8104      	strh	r4, [r0, #8]
}
 8005486:	bd10      	pop	{r4, pc}

08005488 <TIM_ETRClockMode2Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
                             uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 8005488:	b510      	push	{r4, lr}
 800548a:	4604      	mov	r4, r0
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));

  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 800548c:	f7ff fff2 	bl	8005474 <TIM_ETRConfig>

  /* Enable the External clock mode2 */
  TIMx->SMCR |= TIM_SMCR_ECE;
 8005490:	8923      	ldrh	r3, [r4, #8]
 8005492:	b29b      	uxth	r3, r3
 8005494:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005498:	8123      	strh	r3, [r4, #8]
}
 800549a:	bd10      	pop	{r4, pc}

0800549c <TIM_ETRClockMode1Config>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler,
                            uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
{
 800549c:	b510      	push	{r4, lr}
 800549e:	4604      	mov	r4, r0
  assert_param(IS_TIM_LIST3_PERIPH(TIMx));
  assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
  assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
  assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
  /* Configure the ETR Clock source */
  TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 80054a0:	f7ff ffe8 	bl	8005474 <TIM_ETRConfig>
  
  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054a4:	8923      	ldrh	r3, [r4, #8]

  /* Reset the SMS Bits */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;

  /* Select the External clock mode1 */
  tmpsmcr |= TIM_SlaveMode_External1;
 80054a6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80054aa:	041b      	lsls	r3, r3, #16
 80054ac:	0c1b      	lsrs	r3, r3, #16

  /* Select the Trigger selection : ETRF */
  tmpsmcr &= (uint16_t)~TIM_SMCR_TS;
  tmpsmcr |= TIM_TS_ETRF;
 80054ae:	f043 0377 	orr.w	r3, r3, #119	; 0x77

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054b2:	8123      	strh	r3, [r4, #8]
}
 80054b4:	bd10      	pop	{r4, pc}

080054b6 <TIM_EncoderInterfaceConfig>:
  *            @arg TIM_ICPolarity_Rising: IC Rising edge.
  * @retval None
  */
void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
                                uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
{
 80054b6:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
  assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054b8:	8904      	ldrh	r4, [r0, #8]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80054ba:	8b06      	ldrh	r6, [r0, #24]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054bc:	8c05      	ldrh	r5, [r0, #32]
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80054be:	f426 7640 	bic.w	r6, r6, #768	; 0x300

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054c2:	b2ad      	uxth	r5, r5
  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80054c4:	f026 0603 	bic.w	r6, r6, #3

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80054c8:	f024 0407 	bic.w	r4, r4, #7
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80054cc:	0436      	lsls	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
 80054ce:	f025 0522 	bic.w	r5, r5, #34	; 0x22

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80054d2:	0424      	lsls	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
 80054d4:	0c36      	lsrs	r6, r6, #16
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80054d6:	4315      	orrs	r5, r2

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
 80054d8:	0c24      	lsrs	r4, r4, #16
  tmpsmcr |= TIM_EncoderMode;

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80054da:	f446 7680 	orr.w	r6, r6, #256	; 0x100

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80054de:	ea45 1503 	orr.w	r5, r5, r3, lsl #4
  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;

  /* Set the encoder Mode */
  tmpsmcr &= (uint16_t)~TIM_SMCR_SMS;
  tmpsmcr |= TIM_EncoderMode;
 80054e2:	4321      	orrs	r1, r4

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ((uint16_t)~TIM_CCMR1_CC1S) & ((uint16_t)~TIM_CCMR1_CC2S);
  tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 80054e4:	f046 0601 	orr.w	r6, r6, #1

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ((uint16_t)~TIM_CCER_CC1P) & ((uint16_t)~TIM_CCER_CC2P);
  tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 80054e8:	b2ad      	uxth	r5, r5

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054ea:	8101      	strh	r1, [r0, #8]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmr1;
 80054ec:	8306      	strh	r6, [r0, #24]

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054ee:	8405      	strh	r5, [r0, #32]
}
 80054f0:	bd70      	pop	{r4, r5, r6, pc}

080054f2 <TIM_SelectHallSensor>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80054f2:	8883      	ldrh	r3, [r0, #4]
{
  /* Check the parameters */
  assert_param(IS_TIM_LIST2_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80054f4:	b119      	cbz	r1, 80054fe <TIM_SelectHallSensor+0xc>
  {
    /* Set the TI1S Bit */
    TIMx->CR2 |= TIM_CR2_TI1S;
 80054f6:	b29b      	uxth	r3, r3
 80054f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80054fc:	e003      	b.n	8005506 <TIM_SelectHallSensor+0x14>
  }
  else
  {
    /* Reset the TI1S Bit */
    TIMx->CR2 &= (uint16_t)~TIM_CR2_TI1S;
 80054fe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005502:	041b      	lsls	r3, r3, #16
 8005504:	0c1b      	lsrs	r3, r3, #16
 8005506:	8083      	strh	r3, [r0, #4]
 8005508:	4770      	bx	lr

0800550a <TIM_RemapConfig>:
 /* Check the parameters */
  assert_param(IS_TIM_LIST6_PERIPH(TIMx));
  assert_param(IS_TIM_REMAP(TIM_Remap));

  /* Set the Timer remapping configuration */
  TIMx->OR =  TIM_Remap;
 800550a:	f8a0 1050 	strh.w	r1, [r0, #80]	; 0x50
}
 800550e:	4770      	bx	lr

08005510 <USART_DeInit>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5 or 6 to select the USART or 
  *         UART peripheral.
  * @retval None
  */
void USART_DeInit(USART_TypeDef* USARTx)
{
 8005510:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));

  if (USARTx == USART1)
 8005512:	4b23      	ldr	r3, [pc, #140]	; (80055a0 <USART_DeInit+0x90>)
 8005514:	4298      	cmp	r0, r3
 8005516:	d105      	bne.n	8005524 <USART_DeInit+0x14>
  {
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, ENABLE);
 8005518:	2010      	movs	r0, #16
 800551a:	2101      	movs	r1, #1
 800551c:	f7fe f976 	bl	800380c <RCC_APB2PeriphResetCmd>
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART1, DISABLE);
 8005520:	2010      	movs	r0, #16
 8005522:	e037      	b.n	8005594 <USART_DeInit+0x84>
  }
  else if (USARTx == USART2)
 8005524:	4b1f      	ldr	r3, [pc, #124]	; (80055a4 <USART_DeInit+0x94>)
 8005526:	4298      	cmp	r0, r3
 8005528:	d107      	bne.n	800553a <USART_DeInit+0x2a>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, ENABLE);
 800552a:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800552e:	2101      	movs	r1, #1
 8005530:	f7fe f960 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
 8005534:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8005538:	e009      	b.n	800554e <USART_DeInit+0x3e>
  }
  else if (USARTx == USART3)
 800553a:	4b1b      	ldr	r3, [pc, #108]	; (80055a8 <USART_DeInit+0x98>)
 800553c:	4298      	cmp	r0, r3
 800553e:	d10b      	bne.n	8005558 <USART_DeInit+0x48>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
 8005540:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8005544:	2101      	movs	r1, #1
 8005546:	f7fe f955 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 800554a:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 800554e:	2100      	movs	r1, #0
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
    }
  }
}
 8005550:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART2, DISABLE);
  }
  else if (USARTx == USART3)
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, ENABLE);
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_USART3, DISABLE);
 8005554:	f7fe b94e 	b.w	80037f4 <RCC_APB1PeriphResetCmd>
  }    
  else if (USARTx == UART4)
 8005558:	4b14      	ldr	r3, [pc, #80]	; (80055ac <USART_DeInit+0x9c>)
 800555a:	4298      	cmp	r0, r3
 800555c:	d107      	bne.n	800556e <USART_DeInit+0x5e>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, ENABLE);
 800555e:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8005562:	2101      	movs	r1, #1
 8005564:	f7fe f946 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART4, DISABLE);
 8005568:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800556c:	e7ef      	b.n	800554e <USART_DeInit+0x3e>
  }
  else if (USARTx == UART5)
 800556e:	4b10      	ldr	r3, [pc, #64]	; (80055b0 <USART_DeInit+0xa0>)
 8005570:	4298      	cmp	r0, r3
 8005572:	d107      	bne.n	8005584 <USART_DeInit+0x74>
  {
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, ENABLE);
 8005574:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005578:	2101      	movs	r1, #1
 800557a:	f7fe f93b 	bl	80037f4 <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_UART5, DISABLE);
 800557e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8005582:	e7e4      	b.n	800554e <USART_DeInit+0x3e>
  }     
  else
  {
    if (USARTx == USART6)
 8005584:	4b0b      	ldr	r3, [pc, #44]	; (80055b4 <USART_DeInit+0xa4>)
 8005586:	4298      	cmp	r0, r3
 8005588:	d109      	bne.n	800559e <USART_DeInit+0x8e>
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
 800558a:	2020      	movs	r0, #32
 800558c:	2101      	movs	r1, #1
 800558e:	f7fe f93d 	bl	800380c <RCC_APB2PeriphResetCmd>
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 8005592:	2020      	movs	r0, #32
 8005594:	2100      	movs	r1, #0
    }
  }
}
 8005596:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  else
  {
    if (USARTx == USART6)
    { 
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, ENABLE);
      RCC_APB2PeriphResetCmd(RCC_APB2Periph_USART6, DISABLE);
 800559a:	f7fe b937 	b.w	800380c <RCC_APB2PeriphResetCmd>
 800559e:	bd08      	pop	{r3, pc}
 80055a0:	40011000 	.word	0x40011000
 80055a4:	40004400 	.word	0x40004400
 80055a8:	40004800 	.word	0x40004800
 80055ac:	40004c00 	.word	0x40004c00
 80055b0:	40005000 	.word	0x40005000
 80055b4:	40011400 	.word	0x40011400

080055b8 <USART_Init>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80055b8:	8a03      	ldrh	r3, [r0, #16]
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 80055ba:	88ca      	ldrh	r2, [r1, #6]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 80055bc:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80055be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80055c2:	b530      	push	{r4, r5, lr}
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80055c4:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80055c6:	460d      	mov	r5, r1
  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80055c8:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 80055ca:	8983      	ldrh	r3, [r0, #12]

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80055cc:	8909      	ldrh	r1, [r1, #8]
 80055ce:	88aa      	ldrh	r2, [r5, #4]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80055d0:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80055d4:	430a      	orrs	r2, r1
 80055d6:	8969      	ldrh	r1, [r5, #10]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80055d8:	f023 030c 	bic.w	r3, r3, #12
 80055dc:	041b      	lsls	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80055de:	430a      	orrs	r2, r1

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80055e0:	0c1b      	lsrs	r3, r3, #16

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80055e2:	b292      	uxth	r2, r2
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80055e4:	4313      	orrs	r3, r2
 80055e6:	8183      	strh	r3, [r0, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80055e8:	8a83      	ldrh	r3, [r0, #20]
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80055ea:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80055ec:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80055ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80055f2:	4313      	orrs	r3, r2
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80055f4:	b085      	sub	sp, #20
  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80055f6:	8283      	strh	r3, [r0, #20]
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 80055f8:	4604      	mov	r4, r0
  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80055fa:	4668      	mov	r0, sp
 80055fc:	f7fe f82a 	bl	8003654 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8005600:	4b1a      	ldr	r3, [pc, #104]	; (800566c <USART_Init+0xb4>)
 8005602:	429c      	cmp	r4, r3
 8005604:	d003      	beq.n	800560e <USART_Init+0x56>
 8005606:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800560a:	429c      	cmp	r4, r3
 800560c:	d101      	bne.n	8005612 <USART_Init+0x5a>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 800560e:	9b03      	ldr	r3, [sp, #12]
 8005610:	e000      	b.n	8005614 <USART_Init+0x5c>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8005612:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005614:	89a2      	ldrh	r2, [r4, #12]
 8005616:	b212      	sxth	r2, r2
 8005618:	2a00      	cmp	r2, #0
 800561a:	f04f 0119 	mov.w	r1, #25
 800561e:	682a      	ldr	r2, [r5, #0]
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005620:	fb01 f103 	mul.w	r1, r1, r3
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8005624:	da01      	bge.n	800562a <USART_Init+0x72>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8005626:	0052      	lsls	r2, r2, #1
 8005628:	e000      	b.n	800562c <USART_Init+0x74>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800562a:	0092      	lsls	r2, r2, #2
  }
  tmpreg = (integerdivider / 100) << 4;
 800562c:	2364      	movs	r3, #100	; 0x64
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 800562e:	fbb1 f1f2 	udiv	r1, r1, r2
  }
  tmpreg = (integerdivider / 100) << 4;
 8005632:	fbb1 f2f3 	udiv	r2, r1, r3
 8005636:	0112      	lsls	r2, r2, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8005638:	0910      	lsrs	r0, r2, #4
 800563a:	fb03 1110 	mls	r1, r3, r0, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800563e:	89a0      	ldrh	r0, [r4, #12]
 8005640:	b200      	sxth	r0, r0
 8005642:	2800      	cmp	r0, #0
 8005644:	da06      	bge.n	8005654 <USART_Init+0x9c>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8005646:	00c9      	lsls	r1, r1, #3
 8005648:	3132      	adds	r1, #50	; 0x32
 800564a:	fbb1 f3f3 	udiv	r3, r1, r3
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	e005      	b.n	8005660 <USART_Init+0xa8>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8005654:	0109      	lsls	r1, r1, #4
 8005656:	3132      	adds	r1, #50	; 0x32
 8005658:	fbb1 f3f3 	udiv	r3, r1, r3
 800565c:	f003 030f 	and.w	r3, r3, #15
 8005660:	431a      	orrs	r2, r3
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8005662:	b292      	uxth	r2, r2
 8005664:	8122      	strh	r2, [r4, #8]
}
 8005666:	b005      	add	sp, #20
 8005668:	bd30      	pop	{r4, r5, pc}
 800566a:	bf00      	nop
 800566c:	40011000 	.word	0x40011000

08005670 <USART_StructInit>:
  * @retval None
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
 8005670:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8005674:	6003      	str	r3, [r0, #0]
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
  USART_InitStruct->USART_Parity = USART_Parity_No ;
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005676:	220c      	movs	r2, #12
  */
void USART_StructInit(USART_InitTypeDef* USART_InitStruct)
{
  /* USART_InitStruct members default value */
  USART_InitStruct->USART_BaudRate = 9600;
  USART_InitStruct->USART_WordLength = USART_WordLength_8b;
 8005678:	2300      	movs	r3, #0
 800567a:	8083      	strh	r3, [r0, #4]
  USART_InitStruct->USART_StopBits = USART_StopBits_1;
 800567c:	80c3      	strh	r3, [r0, #6]
  USART_InitStruct->USART_Parity = USART_Parity_No ;
 800567e:	8103      	strh	r3, [r0, #8]
  USART_InitStruct->USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8005680:	8142      	strh	r2, [r0, #10]
  USART_InitStruct->USART_HardwareFlowControl = USART_HardwareFlowControl_None;  
 8005682:	8183      	strh	r3, [r0, #12]
}
 8005684:	4770      	bx	lr

08005686 <USART_ClockInit>:
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005686:	880b      	ldrh	r3, [r1, #0]
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005688:	8a02      	ldrh	r2, [r0, #16]
  *         contains the configuration information for the specified  USART peripheral.
  * @note   The Smart Card and Synchronous modes are not available for UART4 and UART5.    
  * @retval None
  */
void USART_ClockInit(USART_TypeDef* USARTx, USART_ClockInitTypeDef* USART_ClockInitStruct)
{
 800568a:	b510      	push	{r4, lr}
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800568c:	884c      	ldrh	r4, [r1, #2]
 800568e:	4323      	orrs	r3, r4
 8005690:	888c      	ldrh	r4, [r1, #4]
 8005692:	88c9      	ldrh	r1, [r1, #6]
 8005694:	4323      	orrs	r3, r4
  assert_param(IS_USART_CPOL(USART_ClockInitStruct->USART_CPOL));
  assert_param(IS_USART_CPHA(USART_ClockInitStruct->USART_CPHA));
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8005696:	b292      	uxth	r2, r2
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 8005698:	430b      	orrs	r3, r1
  assert_param(IS_USART_LASTBIT(USART_ClockInitStruct->USART_LastBit));
  
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
  /* Clear CLKEN, CPOL, CPHA and LBCL bits */
  tmpreg &= (uint32_t)~((uint32_t)CR2_CLOCK_CLEAR_MASK);
 800569a:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00
  /* Set CLKEN bit according to USART_Clock value */
  /* Set CPOL bit according to USART_CPOL value */
  /* Set CPHA bit according to USART_CPHA value */
  /* Set LBCL bit according to USART_LastBit value */
  tmpreg |= (uint32_t)USART_ClockInitStruct->USART_Clock | USART_ClockInitStruct->USART_CPOL | 
                 USART_ClockInitStruct->USART_CPHA | USART_ClockInitStruct->USART_LastBit;
 800569e:	b29b      	uxth	r3, r3
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 80056a0:	4313      	orrs	r3, r2
 80056a2:	8203      	strh	r3, [r0, #16]
}
 80056a4:	bd10      	pop	{r4, pc}

080056a6 <USART_ClockStructInit>:
  * @retval None
  */
void USART_ClockStructInit(USART_ClockInitTypeDef* USART_ClockInitStruct)
{
  /* USART_ClockInitStruct members default value */
  USART_ClockInitStruct->USART_Clock = USART_Clock_Disable;
 80056a6:	2300      	movs	r3, #0
 80056a8:	8003      	strh	r3, [r0, #0]
  USART_ClockInitStruct->USART_CPOL = USART_CPOL_Low;
 80056aa:	8043      	strh	r3, [r0, #2]
  USART_ClockInitStruct->USART_CPHA = USART_CPHA_1Edge;
 80056ac:	8083      	strh	r3, [r0, #4]
  USART_ClockInitStruct->USART_LastBit = USART_LastBit_Disable;
 80056ae:	80c3      	strh	r3, [r0, #6]
}
 80056b0:	4770      	bx	lr

080056b2 <USART_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80056b2:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80056b4:	b119      	cbz	r1, 80056be <USART_Cmd+0xc>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80056bc:	e003      	b.n	80056c6 <USART_Cmd+0x14>
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80056be:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056c2:	041b      	lsls	r3, r3, #16
 80056c4:	0c1b      	lsrs	r3, r3, #16
 80056c6:	8183      	strh	r3, [r0, #12]
 80056c8:	4770      	bx	lr

080056ca <USART_SetPrescaler>:
{ 
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Clear the USART prescaler */
  USARTx->GTPR &= USART_GTPR_GT;
 80056ca:	8b03      	ldrh	r3, [r0, #24]
 80056cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80056d0:	8303      	strh	r3, [r0, #24]
  /* Set the USART prescaler */
  USARTx->GTPR |= USART_Prescaler;
 80056d2:	8b03      	ldrh	r3, [r0, #24]
 80056d4:	b29b      	uxth	r3, r3
 80056d6:	430b      	orrs	r3, r1
 80056d8:	8303      	strh	r3, [r0, #24]
}
 80056da:	4770      	bx	lr

080056dc <USART_OverSampling8Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80056dc:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80056de:	b129      	cbz	r1, 80056ec <USART_OverSampling8Cmd+0x10>
  {
    /* Enable the 8x Oversampling mode by setting the OVER8 bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_OVER8;
 80056e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	e001      	b.n	80056f0 <USART_OverSampling8Cmd+0x14>
  }
  else
  {
    /* Disable the 8x Oversampling mode by clearing the OVER8 bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_OVER8);
 80056ec:	045b      	lsls	r3, r3, #17
 80056ee:	0c5b      	lsrs	r3, r3, #17
 80056f0:	8183      	strh	r3, [r0, #12]
 80056f2:	4770      	bx	lr

080056f4 <USART_OneBitMethodCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 80056f4:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80056f6:	b119      	cbz	r1, 8005700 <USART_OneBitMethodCmd+0xc>
  {
    /* Enable the one bit method by setting the ONEBITE bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_ONEBIT;
 80056f8:	b29b      	uxth	r3, r3
 80056fa:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80056fe:	e003      	b.n	8005708 <USART_OneBitMethodCmd+0x14>
  }
  else
  {
    /* Disable the one bit method by clearing the ONEBITE bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_ONEBIT);
 8005700:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005704:	041b      	lsls	r3, r3, #16
 8005706:	0c1b      	lsrs	r3, r3, #16
 8005708:	8283      	strh	r3, [r0, #20]
 800570a:	4770      	bx	lr

0800570c <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800570c:	05c9      	lsls	r1, r1, #23
 800570e:	0dc9      	lsrs	r1, r1, #23
 8005710:	8081      	strh	r1, [r0, #4]
}
 8005712:	4770      	bx	lr

08005714 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8005714:	8880      	ldrh	r0, [r0, #4]
 8005716:	05c0      	lsls	r0, r0, #23
}
 8005718:	0dc0      	lsrs	r0, r0, #23
 800571a:	4770      	bx	lr

0800571c <USART_SetAddress>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_ADDRESS(USART_Address)); 
    
  /* Clear the USART address */
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_ADD);
 800571c:	8a03      	ldrh	r3, [r0, #16]
 800571e:	f023 030f 	bic.w	r3, r3, #15
 8005722:	041b      	lsls	r3, r3, #16
 8005724:	0c1b      	lsrs	r3, r3, #16
 8005726:	8203      	strh	r3, [r0, #16]
  /* Set the USART address node */
  USARTx->CR2 |= USART_Address;
 8005728:	8a03      	ldrh	r3, [r0, #16]
 800572a:	b29b      	uxth	r3, r3
 800572c:	430b      	orrs	r3, r1
 800572e:	8203      	strh	r3, [r0, #16]
}
 8005730:	4770      	bx	lr

08005732 <USART_ReceiverWakeUpCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8005732:	8983      	ldrh	r3, [r0, #12]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 
  
  if (NewState != DISABLE)
 8005734:	b119      	cbz	r1, 800573e <USART_ReceiverWakeUpCmd+0xc>
  {
    /* Enable the USART mute mode  by setting the RWU bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_RWU;
 8005736:	b29b      	uxth	r3, r3
 8005738:	f043 0302 	orr.w	r3, r3, #2
 800573c:	e003      	b.n	8005746 <USART_ReceiverWakeUpCmd+0x14>
  }
  else
  {
    /* Disable the USART mute mode by clearing the RWU bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_RWU);
 800573e:	f023 0302 	bic.w	r3, r3, #2
 8005742:	041b      	lsls	r3, r3, #16
 8005744:	0c1b      	lsrs	r3, r3, #16
 8005746:	8183      	strh	r3, [r0, #12]
 8005748:	4770      	bx	lr

0800574a <USART_WakeUpConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_WAKEUP(USART_WakeUp));
  
  USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_WAKE);
 800574a:	8983      	ldrh	r3, [r0, #12]
 800574c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005750:	041b      	lsls	r3, r3, #16
 8005752:	0c1b      	lsrs	r3, r3, #16
 8005754:	8183      	strh	r3, [r0, #12]
  USARTx->CR1 |= USART_WakeUp;
 8005756:	8983      	ldrh	r3, [r0, #12]
 8005758:	b29b      	uxth	r3, r3
 800575a:	430b      	orrs	r3, r1
 800575c:	8183      	strh	r3, [r0, #12]
}
 800575e:	4770      	bx	lr

08005760 <USART_LINBreakDetectLengthConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_LIN_BREAK_DETECT_LENGTH(USART_LINBreakDetectLength));
  
  USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LBDL);
 8005760:	8a03      	ldrh	r3, [r0, #16]
 8005762:	f023 0320 	bic.w	r3, r3, #32
 8005766:	041b      	lsls	r3, r3, #16
 8005768:	0c1b      	lsrs	r3, r3, #16
 800576a:	8203      	strh	r3, [r0, #16]
  USARTx->CR2 |= USART_LINBreakDetectLength;  
 800576c:	8a03      	ldrh	r3, [r0, #16]
 800576e:	b29b      	uxth	r3, r3
 8005770:	430b      	orrs	r3, r1
 8005772:	8203      	strh	r3, [r0, #16]
}
 8005774:	4770      	bx	lr

08005776 <USART_LINCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 8005776:	8a03      	ldrh	r3, [r0, #16]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8005778:	b119      	cbz	r1, 8005782 <USART_LINCmd+0xc>
  {
    /* Enable the LIN mode by setting the LINEN bit in the CR2 register */
    USARTx->CR2 |= USART_CR2_LINEN;
 800577a:	b29b      	uxth	r3, r3
 800577c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005780:	e003      	b.n	800578a <USART_LINCmd+0x14>
  }
  else
  {
    /* Disable the LIN mode by clearing the LINEN bit in the CR2 register */
    USARTx->CR2 &= (uint16_t)~((uint16_t)USART_CR2_LINEN);
 8005782:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005786:	041b      	lsls	r3, r3, #16
 8005788:	0c1b      	lsrs	r3, r3, #16
 800578a:	8203      	strh	r3, [r0, #16]
 800578c:	4770      	bx	lr

0800578e <USART_SendBreak>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Send break characters */
  USARTx->CR1 |= USART_CR1_SBK;
 800578e:	8983      	ldrh	r3, [r0, #12]
 8005790:	b29b      	uxth	r3, r3
 8005792:	f043 0301 	orr.w	r3, r3, #1
 8005796:	8183      	strh	r3, [r0, #12]
}
 8005798:	4770      	bx	lr

0800579a <USART_HalfDuplexCmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 800579a:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 800579c:	b119      	cbz	r1, 80057a6 <USART_HalfDuplexCmd+0xc>
  {
    /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_HDSEL;
 800579e:	b29b      	uxth	r3, r3
 80057a0:	f043 0308 	orr.w	r3, r3, #8
 80057a4:	e003      	b.n	80057ae <USART_HalfDuplexCmd+0x14>
  }
  else
  {
    /* Disable the Half-Duplex mode by clearing the HDSEL bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_HDSEL);
 80057a6:	f023 0308 	bic.w	r3, r3, #8
 80057aa:	041b      	lsls	r3, r3, #16
 80057ac:	0c1b      	lsrs	r3, r3, #16
 80057ae:	8283      	strh	r3, [r0, #20]
 80057b0:	4770      	bx	lr

080057b2 <USART_SetGuardTime>:
{    
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  
  /* Clear the USART Guard time */
  USARTx->GTPR &= USART_GTPR_PSC;
 80057b2:	8b03      	ldrh	r3, [r0, #24]
 80057b4:	b2db      	uxtb	r3, r3
 80057b6:	8303      	strh	r3, [r0, #24]
  /* Set the USART guard time */
  USARTx->GTPR |= (uint16_t)((uint16_t)USART_GuardTime << 0x08);
 80057b8:	8b03      	ldrh	r3, [r0, #24]
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80057c0:	8303      	strh	r3, [r0, #24]
}
 80057c2:	4770      	bx	lr

080057c4 <USART_SmartCardCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80057c4:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80057c6:	b119      	cbz	r1, 80057d0 <USART_SmartCardCmd+0xc>
  {
    /* Enable the SC mode by setting the SCEN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_SCEN;
 80057c8:	b29b      	uxth	r3, r3
 80057ca:	f043 0320 	orr.w	r3, r3, #32
 80057ce:	e003      	b.n	80057d8 <USART_SmartCardCmd+0x14>
  }
  else
  {
    /* Disable the SC mode by clearing the SCEN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_SCEN);
 80057d0:	f023 0320 	bic.w	r3, r3, #32
 80057d4:	041b      	lsls	r3, r3, #16
 80057d6:	0c1b      	lsrs	r3, r3, #16
 80057d8:	8283      	strh	r3, [r0, #20]
 80057da:	4770      	bx	lr

080057dc <USART_SmartCardNACKCmd>:
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80057dc:	8a83      	ldrh	r3, [r0, #20]
void USART_SmartCardNACKCmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_USART_1236_PERIPH(USARTx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80057de:	b119      	cbz	r1, 80057e8 <USART_SmartCardNACKCmd+0xc>
  {
    /* Enable the NACK transmission by setting the NACK bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_NACK;
 80057e0:	b29b      	uxth	r3, r3
 80057e2:	f043 0310 	orr.w	r3, r3, #16
 80057e6:	e003      	b.n	80057f0 <USART_SmartCardNACKCmd+0x14>
  }
  else
  {
    /* Disable the NACK transmission by clearing the NACK bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_NACK);
 80057e8:	f023 0310 	bic.w	r3, r3, #16
 80057ec:	041b      	lsls	r3, r3, #16
 80057ee:	0c1b      	lsrs	r3, r3, #16
 80057f0:	8283      	strh	r3, [r0, #20]
 80057f2:	4770      	bx	lr

080057f4 <USART_IrDAConfig>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_IRDA_MODE(USART_IrDAMode));
    
  USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IRLP);
 80057f4:	8a83      	ldrh	r3, [r0, #20]
 80057f6:	f023 0304 	bic.w	r3, r3, #4
 80057fa:	041b      	lsls	r3, r3, #16
 80057fc:	0c1b      	lsrs	r3, r3, #16
 80057fe:	8283      	strh	r3, [r0, #20]
  USARTx->CR3 |= USART_IrDAMode;
 8005800:	8a83      	ldrh	r3, [r0, #20]
 8005802:	b29b      	uxth	r3, r3
 8005804:	430b      	orrs	r3, r1
 8005806:	8283      	strh	r3, [r0, #20]
}
 8005808:	4770      	bx	lr

0800580a <USART_IrDACmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 800580a:	8a83      	ldrh	r3, [r0, #20]
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
    
  if (NewState != DISABLE)
 800580c:	b119      	cbz	r1, 8005816 <USART_IrDACmd+0xc>
  {
    /* Enable the IrDA mode by setting the IREN bit in the CR3 register */
    USARTx->CR3 |= USART_CR3_IREN;
 800580e:	b29b      	uxth	r3, r3
 8005810:	f043 0302 	orr.w	r3, r3, #2
 8005814:	e003      	b.n	800581e <USART_IrDACmd+0x14>
  }
  else
  {
    /* Disable the IrDA mode by clearing the IREN bit in the CR3 register */
    USARTx->CR3 &= (uint16_t)~((uint16_t)USART_CR3_IREN);
 8005816:	f023 0302 	bic.w	r3, r3, #2
 800581a:	041b      	lsls	r3, r3, #16
 800581c:	0c1b      	lsrs	r3, r3, #16
 800581e:	8283      	strh	r3, [r0, #20]
 8005820:	4770      	bx	lr

08005822 <USART_DMACmd>:

  if (NewState != DISABLE)
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005822:	8a83      	ldrh	r3, [r0, #20]
 8005824:	b29b      	uxth	r3, r3
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DMAREQ(USART_DMAReq));  
  assert_param(IS_FUNCTIONAL_STATE(NewState)); 

  if (NewState != DISABLE)
 8005826:	b10a      	cbz	r2, 800582c <USART_DMACmd+0xa>
  {
    /* Enable the DMA transfer for selected requests by setting the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 |= USART_DMAReq;
 8005828:	4319      	orrs	r1, r3
 800582a:	e001      	b.n	8005830 <USART_DMACmd+0xe>
  }
  else
  {
    /* Disable the DMA transfer for selected requests by clearing the DMAT and/or
       DMAR bits in the USART CR3 register */
    USARTx->CR3 &= (uint16_t)~USART_DMAReq;
 800582c:	ea23 0101 	bic.w	r1, r3, r1
 8005830:	8281      	strh	r1, [r0, #20]
 8005832:	4770      	bx	lr

08005834 <USART_ITConfig>:
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005834:	f3c1 1342 	ubfx	r3, r1, #5, #3
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8005838:	b510      	push	{r4, lr}

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 800583a:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 800583e:	2401      	movs	r4, #1
 8005840:	fa14 f101 	lsls.w	r1, r4, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8005844:	42a3      	cmp	r3, r4
 8005846:	d101      	bne.n	800584c <USART_ITConfig+0x18>
  {
    usartxbase += 0x0C;
 8005848:	300c      	adds	r0, #12
 800584a:	e004      	b.n	8005856 <USART_ITConfig+0x22>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 800584c:	2b02      	cmp	r3, #2
 800584e:	d101      	bne.n	8005854 <USART_ITConfig+0x20>
  {
    usartxbase += 0x10;
 8005850:	3010      	adds	r0, #16
 8005852:	e000      	b.n	8005856 <USART_ITConfig+0x22>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8005854:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8005856:	6803      	ldr	r3, [r0, #0]
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
  }
  if (NewState != DISABLE)
 8005858:	b10a      	cbz	r2, 800585e <USART_ITConfig+0x2a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 800585a:	4319      	orrs	r1, r3
 800585c:	e001      	b.n	8005862 <USART_ITConfig+0x2e>
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 800585e:	ea23 0101 	bic.w	r1, r3, r1
 8005862:	6001      	str	r1, [r0, #0]
 8005864:	bd10      	pop	{r4, pc}

08005866 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8005866:	8803      	ldrh	r3, [r0, #0]
  {
    bitstatus = SET;
 8005868:	4219      	tst	r1, r3
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800586a:	bf0c      	ite	eq
 800586c:	2000      	moveq	r0, #0
 800586e:	2001      	movne	r0, #1
 8005870:	4770      	bx	lr

08005872 <USART_ClearFlag>:
  if ((USART_FLAG & USART_FLAG_CTS) == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
       
  USARTx->SR = (uint16_t)~USART_FLAG;
 8005872:	43c9      	mvns	r1, r1
 8005874:	b289      	uxth	r1, r1
 8005876:	8001      	strh	r1, [r0, #0]
}
 8005878:	4770      	bx	lr

0800587a <USART_GetITStatus>:
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 800587a:	2201      	movs	r2, #1
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 800587c:	b510      	push	{r4, lr}
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 800587e:	f001 031f 	and.w	r3, r1, #31
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8005882:	f3c1 1442 	ubfx	r4, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
  itmask = (uint32_t)0x01 << itmask;
 8005886:	409a      	lsls	r2, r3
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8005888:	2c01      	cmp	r4, #1
 800588a:	d101      	bne.n	8005890 <USART_GetITStatus+0x16>
  {
    itmask &= USARTx->CR1;
 800588c:	8983      	ldrh	r3, [r0, #12]
 800588e:	e003      	b.n	8005898 <USART_GetITStatus+0x1e>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8005890:	2c02      	cmp	r4, #2
  {
    itmask &= USARTx->CR2;
 8005892:	bf0c      	ite	eq
 8005894:	8a03      	ldrheq	r3, [r0, #16]
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8005896:	8a83      	ldrhne	r3, [r0, #20]
 8005898:	b29b      	uxth	r3, r3
 800589a:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
 800589c:	8802      	ldrh	r2, [r0, #0]
 800589e:	b292      	uxth	r2, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 80058a0:	b143      	cbz	r3, 80058b4 <USART_GetITStatus+0x3a>
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
  }
  
  bitpos = USART_IT >> 0x08;
 80058a2:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 80058a4:	2301      	movs	r3, #1
 80058a6:	fa13 f101 	lsls.w	r1, r3, r1
  *            @arg USART_IT_NE:   Noise Error interrupt
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
 80058aa:	4211      	tst	r1, r2
  bitpos = USART_IT >> 0x08;
  bitpos = (uint32_t)0x01 << bitpos;
  bitpos &= USARTx->SR;
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
  {
    bitstatus = SET;
 80058ac:	bf0c      	ite	eq
 80058ae:	2000      	moveq	r0, #0
 80058b0:	2001      	movne	r0, #1
 80058b2:	bd10      	pop	{r4, pc}
  }
  else
  {
    bitstatus = RESET;
 80058b4:	4618      	mov	r0, r3
  }
  
  return bitstatus;  
}
 80058b6:	bd10      	pop	{r4, pc}

080058b8 <USART_ClearITPendingBit>:
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 80058b8:	0a09      	lsrs	r1, r1, #8
 80058ba:	2301      	movs	r3, #1
 80058bc:	408b      	lsls	r3, r1
  USARTx->SR = (uint16_t)~itmask;
 80058be:	43db      	mvns	r3, r3
 80058c0:	b29b      	uxth	r3, r3
 80058c2:	8003      	strh	r3, [r0, #0]
}
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop

080058c8 <WWDG_DeInit>:
  * @brief  Deinitializes the WWDG peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void WWDG_DeInit(void)
{
 80058c8:	b508      	push	{r3, lr}
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
 80058ca:	2101      	movs	r1, #1
 80058cc:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80058d0:	f7fd ff90 	bl	80037f4 <RCC_APB1PeriphResetCmd>
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 80058d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80058d8:	2100      	movs	r1, #0
}
 80058da:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  * @retval None
  */
void WWDG_DeInit(void)
{
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, ENABLE);
  RCC_APB1PeriphResetCmd(RCC_APB1Periph_WWDG, DISABLE);
 80058de:	f7fd bf89 	b.w	80037f4 <RCC_APB1PeriphResetCmd>

080058e2 <WWDG_SetPrescaler>:
{
  uint32_t tmpreg = 0;
  /* Check the parameters */
  assert_param(IS_WWDG_PRESCALER(WWDG_Prescaler));
  /* Clear WDGTB[1:0] bits */
  tmpreg = WWDG->CFR & CFR_WDGTB_MASK;
 80058e2:	4b03      	ldr	r3, [pc, #12]	; (80058f0 <WWDG_SetPrescaler+0xe>)
 80058e4:	685a      	ldr	r2, [r3, #4]
 80058e6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
  /* Set WDGTB[1:0] bits according to WWDG_Prescaler value */
  tmpreg |= WWDG_Prescaler;
 80058ea:	4302      	orrs	r2, r0
  /* Store the new value */
  WWDG->CFR = tmpreg;
 80058ec:	605a      	str	r2, [r3, #4]
}
 80058ee:	4770      	bx	lr
 80058f0:	40002c00 	.word	0x40002c00

080058f4 <WWDG_SetWindowValue>:
  * @param  WindowValue: specifies the window value to be compared to the downcounter.
  *   This parameter value must be lower than 0x80.
  * @retval None
  */
void WWDG_SetWindowValue(uint8_t WindowValue)
{
 80058f4:	b082      	sub	sp, #8
  __IO uint32_t tmpreg = 0;
 80058f6:	2300      	movs	r3, #0
 80058f8:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_WWDG_WINDOW_VALUE(WindowValue));
  /* Clear W[6:0] bits */

  tmpreg = WWDG->CFR & CFR_W_MASK;
 80058fa:	4b07      	ldr	r3, [pc, #28]	; (8005918 <WWDG_SetWindowValue+0x24>)
 80058fc:	685a      	ldr	r2, [r3, #4]
 80058fe:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8005902:	9201      	str	r2, [sp, #4]

  /* Set W[6:0] bits according to WindowValue value */
  tmpreg |= WindowValue & (uint32_t) BIT_MASK;
 8005904:	9a01      	ldr	r2, [sp, #4]
 8005906:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800590a:	4302      	orrs	r2, r0
 800590c:	9201      	str	r2, [sp, #4]

  /* Store the new value */
  WWDG->CFR = tmpreg;
 800590e:	9a01      	ldr	r2, [sp, #4]
 8005910:	605a      	str	r2, [r3, #4]
}
 8005912:	b002      	add	sp, #8
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	40002c00 	.word	0x40002c00

0800591c <WWDG_EnableIT>:
  * @param  None
  * @retval None
  */
void WWDG_EnableIT(void)
{
  *(__IO uint32_t *) CFR_EWI_BB = (uint32_t)ENABLE;
 800591c:	4b01      	ldr	r3, [pc, #4]	; (8005924 <WWDG_EnableIT+0x8>)
 800591e:	2201      	movs	r2, #1
 8005920:	601a      	str	r2, [r3, #0]
}
 8005922:	4770      	bx	lr
 8005924:	420580a4 	.word	0x420580a4

08005928 <WWDG_SetCounter>:
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  /* Write to T[6:0] bits to configure the counter value, no need to do
     a read-modify-write; writing a 0 to WDGA bit does nothing */
  WWDG->CR = Counter & BIT_MASK;
 8005928:	4b02      	ldr	r3, [pc, #8]	; (8005934 <WWDG_SetCounter+0xc>)
 800592a:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800592e:	6018      	str	r0, [r3, #0]
}
 8005930:	4770      	bx	lr
 8005932:	bf00      	nop
 8005934:	40002c00 	.word	0x40002c00

08005938 <WWDG_Enable>:
  */
void WWDG_Enable(uint8_t Counter)
{
  /* Check the parameters */
  assert_param(IS_WWDG_COUNTER(Counter));
  WWDG->CR = WWDG_CR_WDGA | Counter;
 8005938:	4b02      	ldr	r3, [pc, #8]	; (8005944 <WWDG_Enable+0xc>)
 800593a:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 800593e:	6018      	str	r0, [r3, #0]
}
 8005940:	4770      	bx	lr
 8005942:	bf00      	nop
 8005944:	40002c00 	.word	0x40002c00

08005948 <WWDG_GetFlagStatus>:
  */
FlagStatus WWDG_GetFlagStatus(void)
{
  FlagStatus bitstatus = RESET;
    
  if ((WWDG->SR) != (uint32_t)RESET)
 8005948:	4b02      	ldr	r3, [pc, #8]	; (8005954 <WWDG_GetFlagStatus+0xc>)
 800594a:	6898      	ldr	r0, [r3, #8]
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800594c:	3000      	adds	r0, #0
 800594e:	bf18      	it	ne
 8005950:	2001      	movne	r0, #1
 8005952:	4770      	bx	lr
 8005954:	40002c00 	.word	0x40002c00

08005958 <WWDG_ClearFlag>:
  * @param  None
  * @retval None
  */
void WWDG_ClearFlag(void)
{
  WWDG->SR = (uint32_t)RESET;
 8005958:	4b01      	ldr	r3, [pc, #4]	; (8005960 <WWDG_ClearFlag+0x8>)
 800595a:	2200      	movs	r2, #0
 800595c:	609a      	str	r2, [r3, #8]
}
 800595e:	4770      	bx	lr
 8005960:	40002c00 	.word	0x40002c00

08005964 <delay_us>:
  * @brief  wait micro second
  * @param  wait_time : time to wait in micro second
  * @retval None
  */
void delay_us(uint16_t waittime)
{
 8005964:	b510      	push	{r4, lr}
 8005966:	4604      	mov	r4, r0
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);
 8005968:	2001      	movs	r0, #1
 800596a:	4601      	mov	r1, r0
 800596c:	f7fd ff06 	bl	800377c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TIM_TimeBaseStructureMicro.TIM_Period = ((waittime+1) * 1)-1;
 8005970:	4910      	ldr	r1, [pc, #64]	; (80059b4 <delay_us+0x50>)
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMicro);
 8005972:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
{
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);

  /* Time base configuration */
  TIM_TimeBaseStructureMicro.TIM_Period = ((waittime+1) * 1)-1;
 8005976:	604c      	str	r4, [r1, #4]
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMicro);
 8005978:	f7ff f924 	bl	8004bc4 <TIM_TimeBaseInit>

  TIM_SelectOnePulseMode(TIM_NUM, TIM_OPMode_Single);
 800597c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005980:	2108      	movs	r1, #8
 8005982:	f7ff f99e 	bl	8004cc2 <TIM_SelectOnePulseMode>

  TIM_SetCounter(TIM_NUM,2);
 8005986:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800598a:	2102      	movs	r1, #2
 800598c:	f7ff f96c 	bl	8004c68 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, ENABLE);
 8005990:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8005994:	2101      	movs	r1, #1
 8005996:	f7ff f9aa 	bl	8004cee <TIM_Cmd>

  while (TIM_GetCounter(TIM_NUM)){};
 800599a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800599e:	f7ff f967 	bl	8004c70 <TIM_GetCounter>
 80059a2:	4601      	mov	r1, r0
 80059a4:	2800      	cmp	r0, #0
 80059a6:	d1f8      	bne.n	800599a <delay_us+0x36>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80059a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000

}
 80059ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TIM_Cmd(TIM_NUM, ENABLE);

  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80059b0:	f7ff b99d 	b.w	8004cee <TIM_Cmd>
 80059b4:	20000010 	.word	0x20000010

080059b8 <delay_ms>:
  * @brief  wait millisecond
  * @param  wait_time : time to wait in millisecond
  * @retval None
  */
void delay_ms(uint16_t waittime)
{
 80059b8:	b510      	push	{r4, lr}
 80059ba:	4604      	mov	r4, r0
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);
 80059bc:	2001      	movs	r0, #1
 80059be:	4601      	mov	r1, r0
 80059c0:	f7fd fedc 	bl	800377c <RCC_APB1PeriphClockCmd>

  /* Time base configuration */
  TIM_TimeBaseStructureMili.TIM_Period = ((waittime+1) * 1)-1;
 80059c4:	4911      	ldr	r1, [pc, #68]	; (8005a0c <delay_ms+0x54>)
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMili);
 80059c6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
{
  //Supply APB1 Clock
  RCC_APB1PeriphClockCmd(TIM_RCC , ENABLE);

  /* Time base configuration */
  TIM_TimeBaseStructureMili.TIM_Period = ((waittime+1) * 1)-1;
 80059ca:	610c      	str	r4, [r1, #16]
  TIM_TimeBaseInit(TIM_NUM, &TIM_TimeBaseStructureMili);
 80059cc:	310c      	adds	r1, #12
 80059ce:	f7ff f8f9 	bl	8004bc4 <TIM_TimeBaseInit>

  TIM_SelectOnePulseMode(TIM_NUM, TIM_OPMode_Single);
 80059d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80059d6:	2108      	movs	r1, #8
 80059d8:	f7ff f973 	bl	8004cc2 <TIM_SelectOnePulseMode>

  TIM_SetCounter(TIM_NUM,2);
 80059dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80059e0:	2102      	movs	r1, #2
 80059e2:	f7ff f941 	bl	8004c68 <TIM_SetCounter>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, ENABLE);
 80059e6:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80059ea:	2101      	movs	r1, #1
 80059ec:	f7ff f97f 	bl	8004cee <TIM_Cmd>

  while (TIM_GetCounter(TIM_NUM)){};
 80059f0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80059f4:	f7ff f93c 	bl	8004c70 <TIM_GetCounter>
 80059f8:	4601      	mov	r1, r0
 80059fa:	2800      	cmp	r0, #0
 80059fc:	d1f8      	bne.n	80059f0 <delay_ms+0x38>

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 80059fe:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
}
 8005a02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TIM_Cmd(TIM_NUM, ENABLE);

  while (TIM_GetCounter(TIM_NUM)){};

  /* TIM enable counter */
  TIM_Cmd(TIM_NUM, DISABLE);
 8005a06:	f7ff b972 	b.w	8004cee <TIM_Cmd>
 8005a0a:	bf00      	nop
 8005a0c:	20000010 	.word	0x20000010

08005a10 <pinsrc>:
 static const uint8_t SCK  = 13; // PB7
 static const uint8_t LED_BUILTIN = 14;
 */

uint8_t pinsrc(uint32_t pin) {
	uint16_t pinbit = pin & 0xffff;
 8005a10:	b282      	uxth	r2, r0
	uint16_t bit = 1;
 8005a12:	2301      	movs	r3, #1
	uint8_t i;
	for(i = 0; i < 16; i++) {
 8005a14:	2000      	movs	r0, #0
		if ( bit == pinbit )
 8005a16:	4293      	cmp	r3, r2
 8005a18:	d005      	beq.n	8005a26 <pinsrc+0x16>

uint8_t pinsrc(uint32_t pin) {
	uint16_t pinbit = pin & 0xffff;
	uint16_t bit = 1;
	uint8_t i;
	for(i = 0; i < 16; i++) {
 8005a1a:	3001      	adds	r0, #1
 8005a1c:	b2c0      	uxtb	r0, r0
		if ( bit == pinbit )
			return i;
		bit <<= 1;
 8005a1e:	005b      	lsls	r3, r3, #1

uint8_t pinsrc(uint32_t pin) {
	uint16_t pinbit = pin & 0xffff;
	uint16_t bit = 1;
	uint8_t i;
	for(i = 0; i < 16; i++) {
 8005a20:	2810      	cmp	r0, #16
		if ( bit == pinbit )
			return i;
		bit <<= 1;
 8005a22:	b29b      	uxth	r3, r3

uint8_t pinsrc(uint32_t pin) {
	uint16_t pinbit = pin & 0xffff;
	uint16_t bit = 1;
	uint8_t i;
	for(i = 0; i < 16; i++) {
 8005a24:	d1f7      	bne.n	8005a16 <pinsrc+0x6>
		if ( bit == pinbit )
			return i;
		bit <<= 1;
	}
	return 16;
}
 8005a26:	4770      	bx	lr

08005a28 <pinMode>:


void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8005a28:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8005a2a:	f3c0 4503 	ubfx	r5, r0, #16, #4
 8005a2e:	4c0d      	ldr	r4, [pc, #52]	; (8005a64 <pinMode+0x3c>)
	}
	return 16;
}


void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {
 8005a30:	460f      	mov	r7, r1
 8005a32:	4606      	mov	r6, r0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8005a34:	2101      	movs	r1, #1
 8005a36:	f854 0025 	ldr.w	r0, [r4, r5, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a3a:	eb04 0485 	add.w	r4, r4, r5, lsl #2

void pinMode(uint32_t portpin, GPIOMode_TypeDef mode) {

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8005a3e:	f7fd fe79 	bl	8003734 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8005a42:	2300      	movs	r3, #0

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 8005a44:	b2b6      	uxth	r6, r6
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8005a46:	f88d 3006 	strb.w	r3, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8005a4a:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a4e:	6aa0      	ldr	r0, [r4, #40]	; 0x28

	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
 8005a50:	9600      	str	r6, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8005a52:	2302      	movs	r3, #2
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a54:	4669      	mov	r1, sp
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);

	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;
	GPIO_InitStructure.GPIO_Mode = mode;
 8005a56:	f88d 7004 	strb.w	r7, [sp, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8005a5a:	f88d 3005 	strb.w	r3, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a5e:	f7fc ff5f 	bl	8002920 <GPIO_Init>
}
 8005a62:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005a64:	20000028 	.word	0x20000028

08005a68 <GPIOMode>:


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 8005a68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8005a6c:	f3c0 4803 	ubfx	r8, r0, #16, #4
 8005a70:	4f0e      	ldr	r7, [pc, #56]	; (8005aac <GPIOMode+0x44>)
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 8005a72:	460d      	mov	r5, r1
 8005a74:	4604      	mov	r4, r0

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8005a76:	2101      	movs	r1, #1
 8005a78:	f857 0028 	ldr.w	r0, [r7, r8, lsl #2]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a7c:	eb07 0788 	add.w	r7, r7, r8, lsl #2
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
}


void GPIOMode(uint32_t portpin, GPIOMode_TypeDef mode,
		GPIOSpeed_TypeDef clk, GPIOOType_TypeDef otype, GPIOPuPd_TypeDef pupd) {
 8005a80:	4699      	mov	r9, r3
 8005a82:	4616      	mov	r6, r2

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
 8005a84:	f7fd fe56 	bl	8003734 <RCC_AHB1PeriphClockCmd>
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
 8005a88:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
	GPIO_InitStructure.GPIO_Mode = mode;
 8005a8e:	f88d 5004 	strb.w	r5, [sp, #4]

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 8005a92:	b2a4      	uxth	r4, r4
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
	GPIO_InitStructure.GPIO_PuPd = pupd;
	GPIO_InitStructure.GPIO_Speed = clk;
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005a94:	4669      	mov	r1, sp

	GPIO_InitTypeDef GPIO_InitStructure;
	// wake up the port
	RCC_AHB1PeriphClockCmd(GPIOPeriph[portpin>>16 & 0xf], ENABLE);
	//
	GPIO_InitStructure.GPIO_Pin = portpin & 0xffff;;
 8005a96:	9400      	str	r4, [sp, #0]
	GPIO_InitStructure.GPIO_Mode = mode;
	GPIO_InitStructure.GPIO_OType = otype;
 8005a98:	f88d 9006 	strb.w	r9, [sp, #6]
	GPIO_InitStructure.GPIO_PuPd = pupd;
 8005a9c:	f88d 3007 	strb.w	r3, [sp, #7]
	GPIO_InitStructure.GPIO_Speed = clk;
 8005aa0:	f88d 6005 	strb.w	r6, [sp, #5]
	//
	GPIO_Init(GPIOPort[portpin >>16 & 0x0f], &GPIO_InitStructure);
 8005aa4:	f7fc ff3c 	bl	8002920 <GPIO_Init>
}
 8005aa8:	e8bd 83fe 	ldmia.w	sp!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, pc}
 8005aac:	20000028 	.word	0x20000028

08005ab0 <digitalWrite>:

/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
 8005ab0:	4603      	mov	r3, r0
 8005ab2:	4a07      	ldr	r2, [pc, #28]	; (8005ad0 <digitalWrite+0x20>)
 8005ab4:	0c00      	lsrs	r0, r0, #16
	if (bit) {
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8005ab6:	f000 000f 	and.w	r0, r0, #15
 8005aba:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8005abe:	6a90      	ldr	r0, [r2, #40]	; 0x28
/*
 static void turnOffPWM(uint8_t timer) {
 }
 */
void digitalWrite(uint32_t portpin, uint8_t bit) {
	if (bit) {
 8005ac0:	b111      	cbz	r1, 8005ac8 <digitalWrite+0x18>
		//? Bit_SET : Bit_RESET ));
		GPIO_SetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8005ac2:	b299      	uxth	r1, r3
 8005ac4:	f7fc bf9d 	b.w	8002a02 <GPIO_SetBits>
	} else {
		GPIO_ResetBits(GPIOPort[portpin >>16 & 0x0f], portpin & 0xffff);
 8005ac8:	b299      	uxth	r1, r3
 8005aca:	f7fc bf9c 	b.w	8002a06 <GPIO_ResetBits>
 8005ace:	bf00      	nop
 8005ad0:	20000028 	.word	0x20000028

08005ad4 <portWrite>:
	}
}

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
 8005ad4:	f7fc bf9e 	b.w	8002a14 <GPIO_Write>

08005ad8 <digitalRead>:
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
	uint8_t mode = (port->MODER) >> (pin * 2);
 8005ad8:	6802      	ldr	r2, [r0, #0]

void portWrite(GPIO_TypeDef * port, uint16_t bits) {
	GPIO_Write(port, bits);
}

uint8_t digitalRead(GPIO_TypeDef * port, uint16_t pin) {
 8005ada:	b508      	push	{r3, lr}
	uint8_t mode = (port->MODER) >> (pin * 2);
 8005adc:	004b      	lsls	r3, r1, #1
 8005ade:	fa32 f303 	lsrs.w	r3, r2, r3
	if (mode == GPIO_Mode_OUT)
 8005ae2:	b2db      	uxtb	r3, r3
 8005ae4:	2b01      	cmp	r3, #1
 8005ae6:	d105      	bne.n	8005af4 <digitalRead+0x1c>
		return (GPIO_ReadOutputDataBit(port, pin) ? SET : RESET);
 8005ae8:	f7fc ff82 	bl	80029f0 <GPIO_ReadOutputDataBit>
 8005aec:	3000      	adds	r0, #0
 8005aee:	bf18      	it	ne
 8005af0:	2001      	movne	r0, #1
 8005af2:	bd08      	pop	{r3, pc}
	return (GPIO_ReadInputDataBit(port, pin) ? SET : RESET);
 8005af4:	f7fc ff73 	bl	80029de <GPIO_ReadInputDataBit>
 8005af8:	3000      	adds	r0, #0
 8005afa:	bf18      	it	ne
 8005afc:	2001      	movne	r0, #1
}
 8005afe:	bd08      	pop	{r3, pc}

08005b00 <i2c_id>:
enum I2CPortNumber {
	I2C_1 = 0, I2C_2, I2C_3,
};

uint8_t i2c_id(I2C_TypeDef * I2Cx) {
	if (I2Cx == I2C1 )
 8005b00:	4b08      	ldr	r3, [pc, #32]	; (8005b24 <i2c_id+0x24>)
 8005b02:	4298      	cmp	r0, r3
 8005b04:	d00a      	beq.n	8005b1c <i2c_id+0x1c>
		return I2C_1;
	if (I2Cx == I2C2 )
 8005b06:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b0a:	4298      	cmp	r0, r3
 8005b0c:	d008      	beq.n	8005b20 <i2c_id+0x20>
		return I2C_2;
	if (I2Cx == I2C3 )
		return I2C_3;
 8005b0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b12:	4298      	cmp	r0, r3
 8005b14:	bf0c      	ite	eq
 8005b16:	2002      	moveq	r0, #2
 8005b18:	2000      	movne	r0, #0
 8005b1a:	4770      	bx	lr
	I2C_1 = 0, I2C_2, I2C_3,
};

uint8_t i2c_id(I2C_TypeDef * I2Cx) {
	if (I2Cx == I2C1 )
		return I2C_1;
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	4770      	bx	lr
	if (I2Cx == I2C2 )
		return I2C_2;
 8005b20:	2001      	movs	r0, #1
	if (I2Cx == I2C3 )
		return I2C_3;
	return 0;
}
 8005b22:	4770      	bx	lr
 8005b24:	40005400 	.word	0x40005400

08005b28 <i2c_begin>:
/**
 * @brief  I2C Configuration
 * @param  None
 * @retval None
 */
void i2c_begin(I2C_TypeDef * I2Cx, uint32_t clkspeed) {
 8005b28:	b570      	push	{r4, r5, r6, lr}
	I2C_InitTypeDef I2C_InitStructure;

	uint8_t portid = 0; //i2c_id(I2Cx);

//	GPIOMode(I2CPortInfo[portid].scl | I2CPortInfo[portid].sda, ALTFUNC,
	GPIOMode(PB8 | PB7, ALTFUNC,
 8005b2a:	2102      	movs	r1, #2
/**
 * @brief  I2C Configuration
 * @param  None
 * @retval None
 */
void i2c_begin(I2C_TypeDef * I2Cx, uint32_t clkspeed) {
 8005b2c:	b086      	sub	sp, #24
	I2C_InitTypeDef I2C_InitStructure;

	uint8_t portid = 0; //i2c_id(I2Cx);

//	GPIOMode(I2CPortInfo[portid].scl | I2CPortInfo[portid].sda, ALTFUNC,
	GPIOMode(PB8 | PB7, ALTFUNC,
 8005b2e:	2401      	movs	r4, #1
 8005b30:	4623      	mov	r3, r4
 8005b32:	460a      	mov	r2, r1
			I2CPortInfo[portid].afmapping);
	GPIO_PinAFConfig(I2CPortInfo[portid].gpio_scl,
			I2CPortInfo[portid].sclsrc, //GPIO_PinSource8,
			//pinsrc(I2CPortInfo[portid].scl),
			I2CPortInfo[portid].afmapping);
*/	GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_I2C1);
 8005b34:	4d18      	ldr	r5, [pc, #96]	; (8005b98 <i2c_begin+0x70>)
	I2C_InitTypeDef I2C_InitStructure;

	uint8_t portid = 0; //i2c_id(I2Cx);

//	GPIOMode(I2CPortInfo[portid].scl | I2CPortInfo[portid].sda, ALTFUNC,
	GPIOMode(PB8 | PB7, ALTFUNC,
 8005b36:	4819      	ldr	r0, [pc, #100]	; (8005b9c <i2c_begin+0x74>)
 8005b38:	9400      	str	r4, [sp, #0]
 8005b3a:	f7ff ff95 	bl	8005a68 <GPIOMode>
			GPIO_Speed_50MHz, GPIO_OType_OD, GPIO_PuPd_UP);

	/* I2C Periph clock enable */
	// if ( I2CPortInfo[portid].periph == RCC_APB1Periph_I2C1 )
//	RCC_APB1PeriphClockCmd(I2CPortInfo[portid].periph, ENABLE);
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8005b3e:	4621      	mov	r1, r4
 8005b40:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8005b44:	f7fd fe1a 	bl	800377c <RCC_APB1PeriphClockCmd>
			I2CPortInfo[portid].afmapping);
	GPIO_PinAFConfig(I2CPortInfo[portid].gpio_scl,
			I2CPortInfo[portid].sclsrc, //GPIO_PinSource8,
			//pinsrc(I2CPortInfo[portid].scl),
			I2CPortInfo[portid].afmapping);
*/	GPIO_PinAFConfig(GPIOB, GPIO_PinSource8, GPIO_AF_I2C1);
 8005b48:	4628      	mov	r0, r5
 8005b4a:	2108      	movs	r1, #8
 8005b4c:	2204      	movs	r2, #4
 8005b4e:	f7fc ff67 	bl	8002a20 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_I2C1);
 8005b52:	4628      	mov	r0, r5
 8005b54:	2107      	movs	r1, #7
 8005b56:	2204      	movs	r2, #4
 8005b58:	f7fc ff62 	bl	8002a20 <GPIO_PinAFConfig>

	/* I2C configuration */
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	f8ad 300c 	strh.w	r3, [sp, #12]
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
 8005b62:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 8005b66:	f8ad 300e 	strh.w	r3, [sp, #14]
//  I2C_InitStructure.I2C_OwnAddress1 = I2C_SLAVE_ADDRESS7;
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
 8005b6a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b6e:	f8ad 3012 	strh.w	r3, [sp, #18]
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 8005b72:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005b76:	f8ad 3014 	strh.w	r3, [sp, #20]
	I2C_InitStructure.I2C_ClockSpeed = 100000; //clkspeed;
 8005b7a:	ad06      	add	r5, sp, #24
 8005b7c:	4b08      	ldr	r3, [pc, #32]	; (8005ba0 <i2c_begin+0x78>)

	/* I2C Peripheral Enable */
//	I2C_Cmd(I2Cx, ENABLE);
	I2C_Cmd(I2C1, ENABLE);
 8005b7e:	4e09      	ldr	r6, [pc, #36]	; (8005ba4 <i2c_begin+0x7c>)
	I2C_InitStructure.I2C_Mode = I2C_Mode_I2C;
	I2C_InitStructure.I2C_DutyCycle = I2C_DutyCycle_2;
//  I2C_InitStructure.I2C_OwnAddress1 = I2C_SLAVE_ADDRESS7;
	I2C_InitStructure.I2C_Ack = I2C_Ack_Enable;
	I2C_InitStructure.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
	I2C_InitStructure.I2C_ClockSpeed = 100000; //clkspeed;
 8005b80:	f845 3d10 	str.w	r3, [r5, #-16]!

	/* I2C Peripheral Enable */
//	I2C_Cmd(I2Cx, ENABLE);
	I2C_Cmd(I2C1, ENABLE);
 8005b84:	4630      	mov	r0, r6
 8005b86:	4621      	mov	r1, r4
 8005b88:	f7fd fab8 	bl	80030fc <I2C_Cmd>
	/* Apply I2C configuration after enabling it */
//	I2C_Init(I2Cx, &I2C_InitStructure);
	I2C_Init(I2C1, &I2C_InitStructure);
 8005b8c:	4630      	mov	r0, r6
 8005b8e:	4629      	mov	r1, r5
 8005b90:	f7fd fa40 	bl	8003014 <I2C_Init>
}
 8005b94:	b006      	add	sp, #24
 8005b96:	bd70      	pop	{r4, r5, r6, pc}
 8005b98:	40020400 	.word	0x40020400
 8005b9c:	00020180 	.word	0x00020180
 8005ba0:	000186a0 	.word	0x000186a0
 8005ba4:	40005400 	.word	0x40005400

08005ba8 <i2c_transmit>:
/**
 * @brief  Write Command to ST7032i
 * @param  Data : Command Data
 * @retval None
 */
void i2c_transmit(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t * data, uint16_t n) {
 8005ba8:	b570      	push	{r4, r5, r6, lr}
	uint16_t i;

	/* Send STRAT condition */
//	I2C_GenerateSTART(I2Cx, ENABLE);
	I2C_GenerateSTART(I2C1, ENABLE);
 8005baa:	4817      	ldr	r0, [pc, #92]	; (8005c08 <i2c_transmit+0x60>)
/**
 * @brief  Write Command to ST7032i
 * @param  Data : Command Data
 * @retval None
 */
void i2c_transmit(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t * data, uint16_t n) {
 8005bac:	460d      	mov	r5, r1
	uint16_t i;

	/* Send STRAT condition */
//	I2C_GenerateSTART(I2Cx, ENABLE);
	I2C_GenerateSTART(I2C1, ENABLE);
 8005bae:	2101      	movs	r1, #1
/**
 * @brief  Write Command to ST7032i
 * @param  Data : Command Data
 * @retval None
 */
void i2c_transmit(I2C_TypeDef * I2Cx, uint8_t addr, uint8_t * data, uint16_t n) {
 8005bb0:	4614      	mov	r4, r2
 8005bb2:	461e      	mov	r6, r3
	uint16_t i;

	/* Send STRAT condition */
//	I2C_GenerateSTART(I2Cx, ENABLE);
	I2C_GenerateSTART(I2C1, ENABLE);
 8005bb4:	f7fd faae 	bl	8003114 <I2C_GenerateSTART>
	/* Test on EV5 and clear it */
//	while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_MODE_SELECT ))
		while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_MODE_SELECT ))
 8005bb8:	4813      	ldr	r0, [pc, #76]	; (8005c08 <i2c_transmit+0x60>)
 8005bba:	4914      	ldr	r1, [pc, #80]	; (8005c0c <i2c_transmit+0x64>)
 8005bbc:	f7fd fba1 	bl	8003302 <I2C_CheckEvent>
 8005bc0:	2800      	cmp	r0, #0
 8005bc2:	d0f9      	beq.n	8005bb8 <i2c_transmit+0x10>
		;
	/* Send EEPROM address for write */
//		I2C_Send7bitAddress(I2Cx, addr << 1, I2C_Direction_Transmitter );
		I2C_Send7bitAddress(I2C1, addr << 1, I2C_Direction_Transmitter );
 8005bc4:	0069      	lsls	r1, r5, #1
 8005bc6:	4810      	ldr	r0, [pc, #64]	; (8005c08 <i2c_transmit+0x60>)
 8005bc8:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f7fd fab9 	bl	8003144 <I2C_Send7bitAddress>
	/* Test on EV6 and clear it */
//		while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ))
			while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ))
 8005bd2:	480d      	ldr	r0, [pc, #52]	; (8005c08 <i2c_transmit+0x60>)
 8005bd4:	490e      	ldr	r1, [pc, #56]	; (8005c10 <i2c_transmit+0x68>)
 8005bd6:	f7fd fb94 	bl	8003302 <I2C_CheckEvent>
 8005bda:	2800      	cmp	r0, #0
 8005bdc:	d0f9      	beq.n	8005bd2 <i2c_transmit+0x2a>
 8005bde:	2500      	movs	r5, #0
 8005be0:	e009      	b.n	8005bf6 <i2c_transmit+0x4e>
		;

	for (i = 0; i < n; i++) {
//		I2C_SendData(I2Cx, data[i]);
		I2C_SendData(I2C1, data[i]);
 8005be2:	5d61      	ldrb	r1, [r4, r5]
 8005be4:	f7fd fb31 	bl	800324a <I2C_SendData>
		/* Test on EV8 and clear it */
//		while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_BYTE_TRANSMITTED ))
			while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED ))
 8005be8:	4807      	ldr	r0, [pc, #28]	; (8005c08 <i2c_transmit+0x60>)
 8005bea:	490a      	ldr	r1, [pc, #40]	; (8005c14 <i2c_transmit+0x6c>)
 8005bec:	f7fd fb89 	bl	8003302 <I2C_CheckEvent>
 8005bf0:	2800      	cmp	r0, #0
 8005bf2:	d0f9      	beq.n	8005be8 <i2c_transmit+0x40>
 8005bf4:	3501      	adds	r5, #1
	/* Test on EV6 and clear it */
//		while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ))
			while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ))
		;

	for (i = 0; i < n; i++) {
 8005bf6:	b2ab      	uxth	r3, r5
 8005bf8:	42b3      	cmp	r3, r6
//		I2C_SendData(I2Cx, data[i]);
		I2C_SendData(I2C1, data[i]);
 8005bfa:	4803      	ldr	r0, [pc, #12]	; (8005c08 <i2c_transmit+0x60>)
	/* Test on EV6 and clear it */
//		while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ))
			while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED ))
		;

	for (i = 0; i < n; i++) {
 8005bfc:	d3f1      	bcc.n	8005be2 <i2c_transmit+0x3a>
//		while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_BYTE_TRANSMITTED ))
			while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED ))
			;
	}
//	I2C_GenerateSTOP(I2Cx, ENABLE);
	I2C_GenerateSTOP(I2C1, ENABLE);
 8005bfe:	2101      	movs	r1, #1
}
 8005c00:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
//		while (!I2C_CheckEvent(I2Cx, I2C_EVENT_MASTER_BYTE_TRANSMITTED ))
			while (!I2C_CheckEvent(I2C1, I2C_EVENT_MASTER_BYTE_TRANSMITTED ))
			;
	}
//	I2C_GenerateSTOP(I2Cx, ENABLE);
	I2C_GenerateSTOP(I2C1, ENABLE);
 8005c04:	f7fd ba92 	b.w	800312c <I2C_GenerateSTOP>
 8005c08:	40005400 	.word	0x40005400
 8005c0c:	00030001 	.word	0x00030001
 8005c10:	00070082 	.word	0x00070082
 8005c14:	00070084 	.word	0x00070084

08005c18 <SysTick_Handler>:
#include "systick.h"

volatile uint32_t _systick_counter;

void SysTick_Handler(void) {
	_systick_counter++; /* increment timeTicks counter */
 8005c18:	4b02      	ldr	r3, [pc, #8]	; (8005c24 <SysTick_Handler+0xc>)
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	3201      	adds	r2, #1
 8005c1e:	601a      	str	r2, [r3, #0]
}
 8005c20:	4770      	bx	lr
 8005c22:	bf00      	nop
 8005c24:	20000a54 	.word	0x20000a54

08005c28 <SysTick_delay>:

void SysTick_delay(const uint32_t dlyTicks) {
	uint32_t currTicks = _systick_counter;
 8005c28:	4b03      	ldr	r3, [pc, #12]	; (8005c38 <SysTick_delay+0x10>)
 8005c2a:	681a      	ldr	r2, [r3, #0]

	while ((_systick_counter - currTicks) < dlyTicks)
 8005c2c:	6819      	ldr	r1, [r3, #0]
 8005c2e:	1a89      	subs	r1, r1, r2
 8005c30:	4281      	cmp	r1, r0
 8005c32:	d3fb      	bcc.n	8005c2c <SysTick_delay+0x4>
		;
}
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	20000a54 	.word	0x20000a54

08005c3c <SysTick_Start>:

void SysTick_Start(void) {
 8005c3c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	RCC_ClocksTypeDef RCC_Clocks;
	  /* SysTick end of count event each 1ms */
	  RCC_GetClocksFreq(&RCC_Clocks);
 8005c3e:	4668      	mov	r0, sp
 8005c40:	f7fd fd08 	bl	8003654 <RCC_GetClocksFreq>
	  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8005c44:	9a01      	ldr	r2, [sp, #4]
 8005c46:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005c4a:	fbb2 f2f3 	udiv	r2, r2, r3
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 8005c4e:	4b06      	ldr	r3, [pc, #24]	; (8005c68 <SysTick_Start+0x2c>)
 8005c50:	3a01      	subs	r2, #1
 8005c52:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8005c54:	4a05      	ldr	r2, [pc, #20]	; (8005c6c <SysTick_Start+0x30>)
 8005c56:	21f0      	movs	r1, #240	; 0xf0
 8005c58:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005c60:	2207      	movs	r2, #7
 8005c62:	601a      	str	r2, [r3, #0]
		// Handle Error
		while (1)
			;
	}
*/
}
 8005c64:	b005      	add	sp, #20
 8005c66:	bd00      	pop	{pc}
 8005c68:	e000e010 	.word	0xe000e010
 8005c6c:	e000ed00 	.word	0xe000ed00

08005c70 <SysTick_count>:

uint32_t SysTick_count() {
	return _systick_counter;
 8005c70:	4b01      	ldr	r3, [pc, #4]	; (8005c78 <SysTick_count+0x8>)
 8005c72:	6818      	ldr	r0, [r3, #0]
}
 8005c74:	4770      	bx	lr
 8005c76:	bf00      	nop
 8005c78:	20000a54 	.word	0x20000a54

08005c7c <buffer_clear>:
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	f8a0 3100 	strh.w	r3, [r0, #256]	; 0x100
	r->tail = 0;
 8005c82:	f8a0 3102 	strh.w	r3, [r0, #258]	; 0x102
	r->count = 0;
 8005c86:	f8a0 3104 	strh.w	r3, [r0, #260]	; 0x104
}
 8005c8a:	4770      	bx	lr

08005c8c <buffer_count>:

uint16_t buffer_count(USARTRing * r) {
	return r->count;
}
 8005c8c:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
 8005c90:	4770      	bx	lr

08005c92 <buffer_is_full>:

uint8_t buffer_is_full(USARTRing * r) {
	if ( (r->head == r->tail) && (r->count > 0) ) {
 8005c92:	f9b0 2100 	ldrsh.w	r2, [r0, #256]	; 0x100
 8005c96:	f9b0 3102 	ldrsh.w	r3, [r0, #258]	; 0x102
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	d105      	bne.n	8005caa <buffer_is_full+0x18>

uint16_t buffer_count(USARTRing * r) {
	return r->count;
}

uint8_t buffer_is_full(USARTRing * r) {
 8005c9e:	f8b0 0104 	ldrh.w	r0, [r0, #260]	; 0x104
	if ( (r->head == r->tail) && (r->count > 0) ) {
		return 1;
 8005ca2:	3000      	adds	r0, #0
 8005ca4:	bf18      	it	ne
 8005ca6:	2001      	movne	r0, #1
 8005ca8:	4770      	bx	lr
	}
	return 0;
 8005caa:	2000      	movs	r0, #0
}
 8005cac:	4770      	bx	lr

08005cae <buffer_enque>:

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
 8005cae:	b538      	push	{r3, r4, r5, lr}
 8005cb0:	4604      	mov	r4, r0
 8005cb2:	460d      	mov	r5, r1
	if ( buffer_is_full(r) )
 8005cb4:	f7ff ffed 	bl	8005c92 <buffer_is_full>
 8005cb8:	b9b0      	cbnz	r0, 8005ce8 <buffer_enque+0x3a>
		return 0xffff;
	r->buf[r->head++] = w;
 8005cba:	f8b4 3100 	ldrh.w	r3, [r4, #256]	; 0x100
 8005cbe:	b21a      	sxth	r2, r3
 8005cc0:	3301      	adds	r3, #1
 8005cc2:	f824 5012 	strh.w	r5, [r4, r2, lsl #1]
	r->count++;
 8005cc6:	f8b4 2104 	ldrh.w	r2, [r4, #260]	; 0x104
 8005cca:	3201      	adds	r2, #1
 8005ccc:	f8a4 2104 	strh.w	r2, [r4, #260]	; 0x104
	r->head %= USART_BUFFER_SIZE;
 8005cd0:	b21a      	sxth	r2, r3
 8005cd2:	4b07      	ldr	r3, [pc, #28]	; (8005cf0 <buffer_enque+0x42>)
 8005cd4:	4013      	ands	r3, r2
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	da03      	bge.n	8005ce2 <buffer_enque+0x34>
 8005cda:	3b01      	subs	r3, #1
 8005cdc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	f8a4 3100 	strh.w	r3, [r4, #256]	; 0x100
 8005ce6:	e001      	b.n	8005cec <buffer_enque+0x3e>
	return 0;
}

uint16_t buffer_enque(USARTRing * r, uint16_t w) {
	if ( buffer_is_full(r) )
		return 0xffff;
 8005ce8:	f64f 75ff 	movw	r5, #65535	; 0xffff
	r->buf[r->head++] = w;
	r->count++;
	r->head %= USART_BUFFER_SIZE;
	return w;
}
 8005cec:	4628      	mov	r0, r5
 8005cee:	bd38      	pop	{r3, r4, r5, pc}
 8005cf0:	8000007f 	.word	0x8000007f

08005cf4 <buffer_deque>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8005cf4:	f8b0 1104 	ldrh.w	r1, [r0, #260]	; 0x104
	r->count++;
	r->head %= USART_BUFFER_SIZE;
	return w;
}

uint16_t buffer_deque(USARTRing * r) {
 8005cf8:	4602      	mov	r2, r0
	uint16_t w;
	if ( buffer_count(r) == 0 )
 8005cfa:	b1a1      	cbz	r1, 8005d26 <buffer_deque+0x32>
		return 0xffff;
	w = r->buf[r->tail++];
 8005cfc:	f8b0 3102 	ldrh.w	r3, [r0, #258]	; 0x102
	r->count--;
 8005d00:	3901      	subs	r1, #1

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 8005d02:	b218      	sxth	r0, r3
 8005d04:	3301      	adds	r3, #1
	r->count--;
 8005d06:	f8a2 1104 	strh.w	r1, [r2, #260]	; 0x104
	r->tail %= USART_BUFFER_SIZE;
 8005d0a:	b219      	sxth	r1, r3
 8005d0c:	4b07      	ldr	r3, [pc, #28]	; (8005d2c <buffer_deque+0x38>)

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
	w = r->buf[r->tail++];
 8005d0e:	f832 0010 	ldrh.w	r0, [r2, r0, lsl #1]
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
 8005d12:	400b      	ands	r3, r1
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	da03      	bge.n	8005d20 <buffer_deque+0x2c>
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005d1e:	3301      	adds	r3, #1
 8005d20:	f8a2 3102 	strh.w	r3, [r2, #258]	; 0x102
 8005d24:	4770      	bx	lr
}

uint16_t buffer_deque(USARTRing * r) {
	uint16_t w;
	if ( buffer_count(r) == 0 )
		return 0xffff;
 8005d26:	f64f 70ff 	movw	r0, #65535	; 0xffff
	w = r->buf[r->tail++];
	r->count--;
	r->tail %= USART_BUFFER_SIZE;
	return w;
}
 8005d2a:	4770      	bx	lr
 8005d2c:	8000007f 	.word	0x8000007f

08005d30 <usart_id>:
  USART6,
};
*/

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
 8005d30:	4b0b      	ldr	r3, [pc, #44]	; (8005d60 <usart_id+0x30>)
 8005d32:	4298      	cmp	r0, r3
 8005d34:	d00e      	beq.n	8005d54 <usart_id+0x24>
			return USART_1;
	if ( USARTx == USART2 )
 8005d36:	f5a3 434c 	sub.w	r3, r3, #52224	; 0xcc00
 8005d3a:	4298      	cmp	r0, r3
 8005d3c:	d00c      	beq.n	8005d58 <usart_id+0x28>
			return USART_2;
	if ( USARTx == USART3 )
 8005d3e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d42:	4298      	cmp	r0, r3
 8005d44:	d00a      	beq.n	8005d5c <usart_id+0x2c>
			return USART_3;
	if ( USARTx == USART6 )
			return USART_6;
 8005d46:	f503 434c 	add.w	r3, r3, #52224	; 0xcc00
 8005d4a:	4298      	cmp	r0, r3
 8005d4c:	bf0c      	ite	eq
 8005d4e:	2005      	moveq	r0, #5
 8005d50:	2000      	movne	r0, #0
 8005d52:	4770      	bx	lr
};
*/

uint8_t usart_id(USART_TypeDef * USARTx) {
	if ( USARTx == USART1 )
			return USART_1;
 8005d54:	2000      	movs	r0, #0
 8005d56:	4770      	bx	lr
	if ( USARTx == USART2 )
			return USART_2;
 8005d58:	2001      	movs	r0, #1
 8005d5a:	4770      	bx	lr
	if ( USARTx == USART3 )
			return USART_3;
 8005d5c:	2002      	movs	r0, #2
	if ( USARTx == USART6 )
			return USART_6;
	return 0;
}
 8005d5e:	4770      	bx	lr
 8005d60:	40011000 	.word	0x40011000

08005d64 <usart_begin>:
				((uint32_t) RCC_APB1Periph_USART3), GPIOA, GPIO_PinSource1, GPIO_PinSource0, GPIO_AF_USART3,
				USART3_IRQn
		}
};

void usart_begin(USART_TypeDef * USARTx, const uint32_t baud) {
 8005d64:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005d68:	b089      	sub	sp, #36	; 0x24
 8005d6a:	4606      	mov	r6, r0
 8005d6c:	4688      	mov	r8, r1
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	uint8_t portid = usart_id(USARTx);
 8005d6e:	f7ff ffdf 	bl	8005d30 <usart_id>
	if ( portid == 6 )
 8005d72:	2806      	cmp	r0, #6
void usart_begin(USART_TypeDef * USARTx, const uint32_t baud) {
	//	GPIO_InitTypeDef GPIO_InitStruct; // this is for the GPIO pins used as TX and RX
	USART_InitTypeDef USART_InitStruct; // this is for the USART1 initilization
	NVIC_InitTypeDef NVIC_InitStructure; // this is used to configure the NVIC (nested vector interrupt controller)

	uint8_t portid = usart_id(USARTx);
 8005d74:	4607      	mov	r7, r0
	if ( portid == 6 )
 8005d76:	d100      	bne.n	8005d7a <usart_begin+0x16>
 8005d78:	e7fe      	b.n	8005d78 <usart_begin+0x14>
		while(1);

	//	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, (FunctionalState) ENABLE);
	GPIOMode(uPortInfo[portid].rxpin | uPortInfo[portid].txpin, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
 8005d7a:	4a32      	ldr	r2, [pc, #200]	; (8005e44 <usart_begin+0xe0>)
 8005d7c:	2314      	movs	r3, #20
 8005d7e:	4343      	muls	r3, r0
 8005d80:	18d4      	adds	r4, r2, r3
 8005d82:	58d3      	ldr	r3, [r2, r3]
 8005d84:	6860      	ldr	r0, [r4, #4]
 8005d86:	2102      	movs	r1, #2
 8005d88:	2501      	movs	r5, #1
 8005d8a:	460a      	mov	r2, r1
 8005d8c:	4318      	orrs	r0, r3
 8005d8e:	2300      	movs	r3, #0
 8005d90:	9500      	str	r5, [sp, #0]
 8005d92:	f7ff fe69 	bl	8005a68 <GPIOMode>
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(uPortInfo[portid].usart_periph, (FunctionalState) ENABLE);
 8005d96:	68a0      	ldr	r0, [r4, #8]
 8005d98:	4629      	mov	r1, r5
 8005d9a:	f7fd fcef 	bl	800377c <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].txsource, uPortInfo[portid].afmapping ); // TX -- PB10
 8005d9e:	68e0      	ldr	r0, [r4, #12]
 8005da0:	7c61      	ldrb	r1, [r4, #17]
 8005da2:	7ca2      	ldrb	r2, [r4, #18]
 8005da4:	f7fc fe3c 	bl	8002a20 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].rxsource,  uPortInfo[portid].afmapping ); // RX -- PB11
 8005da8:	7ca2      	ldrb	r2, [r4, #18]
 8005daa:	68e0      	ldr	r0, [r4, #12]
 8005dac:	7c21      	ldrb	r1, [r4, #16]
 8005dae:	f7fc fe37 	bl	8002a20 <GPIO_PinAFConfig>
	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8005db2:	230c      	movs	r3, #12

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8005db4:	eb0d 0103 	add.w	r1, sp, r3
	GPIOMode(uPortInfo[portid].rxpin | uPortInfo[portid].txpin, GPIO_Mode_AF, GPIO_Speed_50MHz, GPIO_OType_PP,
			GPIO_PuPd_UP);
	/* USART3 clock enable */
	RCC_APB1PeriphClockCmd(uPortInfo[portid].usart_periph, (FunctionalState) ENABLE);

	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].txsource, uPortInfo[portid].afmapping ); // TX -- PB10
 8005db8:	f104 0910 	add.w	r9, r4, #16
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8005dbc:	4630      	mov	r0, r6

	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].txsource, uPortInfo[portid].afmapping ); // TX -- PB10
	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].rxsource,  uPortInfo[portid].afmapping ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8005dbe:	2400      	movs	r4, #0
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver
 8005dc0:	f8ad 3016 	strh.w	r3, [sp, #22]
	RCC_APB1PeriphClockCmd(uPortInfo[portid].usart_periph, (FunctionalState) ENABLE);

	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].txsource, uPortInfo[portid].afmapping ); // TX -- PB10
	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].rxsource,  uPortInfo[portid].afmapping ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
 8005dc4:	f8cd 800c 	str.w	r8, [sp, #12]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8005dc8:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;	// we want 1 stop bit (standard)
 8005dcc:	f8ad 4012 	strh.w	r4, [sp, #18]
	USART_InitStruct.USART_Parity = USART_Parity_No;// we don't want a parity bit (standard)
 8005dd0:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None; // we don't want flow control (standard)
 8005dd4:	f8ad 4018 	strh.w	r4, [sp, #24]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx; // we want to enable the transmitter and the receiver

	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting
 8005dd8:	f7ff fbee 	bl	80055b8 <USART_Init>

	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 8005ddc:	4630      	mov	r0, r6
 8005dde:	462a      	mov	r2, r5
 8005de0:	f240 5125 	movw	r1, #1317	; 0x525
 8005de4:	f7ff fd26 	bl	8005834 <USART_ITConfig>
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8005de8:	4630      	mov	r0, r6
 8005dea:	f240 7127 	movw	r1, #1831	; 0x727
 8005dee:	4622      	mov	r2, r4
 8005df0:	f7ff fd20 	bl	8005834 <USART_ITConfig>

	NVIC_InitStructure.NVIC_IRQChannel = uPortInfo[portid].irq_channel;
 8005df4:	f899 3003 	ldrb.w	r3, [r9, #3]
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
 8005df8:	f88d 401d 	strb.w	r4, [sp, #29]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
	NVIC_InitStructure.NVIC_IRQChannelCmd = (FunctionalState) ENABLE;	// the USART3 interrupts are globally enabled
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8005dfc:	a807      	add	r0, sp, #28
	USART_Init(USARTx, &USART_InitStruct); // again all the properties are passed to the USART_Init function which takes care of all the bit setting

	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);

	NVIC_InitStructure.NVIC_IRQChannel = uPortInfo[portid].irq_channel;
 8005dfe:	f88d 301c 	strb.w	r3, [sp, #28]
	// we want to configure the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0; // this sets the priority group of the USART3 interrupts
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
 8005e02:	f88d 401e 	strb.w	r4, [sp, #30]
	NVIC_InitStructure.NVIC_IRQChannelCmd = (FunctionalState) ENABLE;	// the USART3 interrupts are globally enabled
 8005e06:	f88d 501f 	strb.w	r5, [sp, #31]
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff
 8005e0a:	f7fa f9c7 	bl	800019c <NVIC_Init>

	buffer_clear(&rxring[portid]);
 8005e0e:	f44f 7383 	mov.w	r3, #262	; 0x106
 8005e12:	435f      	muls	r7, r3
 8005e14:	4b0c      	ldr	r3, [pc, #48]	; (8005e48 <usart_begin+0xe4>)
 8005e16:	18fb      	adds	r3, r7, r3
	buffer_clear(&txring[portid]);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 8005e18:	4630      	mov	r0, r6
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8005e1a:	f8a3 4100 	strh.w	r4, [r3, #256]	; 0x100
	r->tail = 0;
 8005e1e:	f8a3 4102 	strh.w	r4, [r3, #258]	; 0x102
	r->count = 0;
 8005e22:	f8a3 4104 	strh.w	r4, [r3, #260]	; 0x104
	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0; // this sets the subpriority inside the group
	NVIC_InitStructure.NVIC_IRQChannelCmd = (FunctionalState) ENABLE;	// the USART3 interrupts are globally enabled
	NVIC_Init(&NVIC_InitStructure);	// the properties are passed to the NVIC_Init function which takes care of the low level stuff

	buffer_clear(&rxring[portid]);
	buffer_clear(&txring[portid]);
 8005e26:	4b09      	ldr	r3, [pc, #36]	; (8005e4c <usart_begin+0xe8>)
 8005e28:	18ff      	adds	r7, r7, r3

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 8005e2a:	4629      	mov	r1, r5
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8005e2c:	f8a7 4100 	strh.w	r4, [r7, #256]	; 0x100
	r->tail = 0;
 8005e30:	f8a7 4102 	strh.w	r4, [r7, #258]	; 0x102
	r->count = 0;
 8005e34:	f8a7 4104 	strh.w	r4, [r7, #260]	; 0x104

	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].txsource, uPortInfo[portid].afmapping ); // TX -- PB10
	GPIO_PinAFConfig(uPortInfo[portid].afgpio, uPortInfo[portid].rxsource,  uPortInfo[portid].afmapping ); // RX -- PB11

	USART_InitStruct.USART_BaudRate = baud;	// the baudrate is set to the value we passed into this init function
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;// we want the data frame size to be 8 bits (standard)
 8005e38:	46a0      	mov	r8, r4

	buffer_clear(&rxring[portid]);
	buffer_clear(&txring[portid]);

	// finally this enables the complete USART3 peripheral
	USART_Cmd(USARTx, (FunctionalState) ENABLE);
 8005e3a:	f7ff fc3a 	bl	80056b2 <USART_Cmd>
}
 8005e3e:	b009      	add	sp, #36	; 0x24
 8005e40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005e44:	200000e4 	.word	0x200000e4
 8005e48:	20000d6a 	.word	0x20000d6a
 8005e4c:	20000a58 	.word	0x20000a58

08005e50 <usart_bare_write>:

void usart_bare_write(USART_TypeDef * USARTx, const uint16_t w) {
 8005e50:	b538      	push	{r3, r4, r5, lr}
 8005e52:	4604      	mov	r4, r0
 8005e54:	460d      	mov	r5, r1
	while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET)
 8005e56:	4620      	mov	r0, r4
 8005e58:	2180      	movs	r1, #128	; 0x80
 8005e5a:	f7ff fd04 	bl	8005866 <USART_GetFlagStatus>
 8005e5e:	2800      	cmp	r0, #0
 8005e60:	d0f9      	beq.n	8005e56 <usart_bare_write+0x6>
		;
	USART_SendData(USARTx, w);
 8005e62:	4620      	mov	r0, r4
 8005e64:	4629      	mov	r1, r5
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}
 8005e66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
}

void usart_bare_write(USART_TypeDef * USARTx, const uint16_t w) {
	while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET)
		;
	USART_SendData(USARTx, w);
 8005e6a:	f7ff bc4f 	b.w	800570c <USART_SendData>

08005e6e <usart_write>:
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
 8005e6e:	b570      	push	{r4, r5, r6, lr}
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8005e70:	f240 7427 	movw	r4, #1831	; 0x727
 8005e74:	2200      	movs	r2, #0
		;
	USART_SendData(USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
 8005e76:	460e      	mov	r6, r1
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8005e78:	4621      	mov	r1, r4
		;
	USART_SendData(USARTx, w);
//	while (USART_GetFlagStatus(USART3, USART_FLAG_TC ) == RESET);
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
 8005e7a:	4605      	mov	r5, r0
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8005e7c:	f7ff fcda 	bl	8005834 <USART_ITConfig>
	buffer_enque(&txring[USART_3], w);
 8005e80:	4631      	mov	r1, r6
 8005e82:	4805      	ldr	r0, [pc, #20]	; (8005e98 <usart_write+0x2a>)
 8005e84:	f7ff ff13 	bl	8005cae <buffer_enque>
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
 8005e88:	4628      	mov	r0, r5
 8005e8a:	4621      	mov	r1, r4
 8005e8c:	2201      	movs	r2, #1
}
 8005e8e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
}

void usart_write(USART_TypeDef * USARTx, const uint16_t w) {
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	buffer_enque(&txring[USART_3], w);
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
 8005e92:	f7ff bccf 	b.w	8005834 <USART_ITConfig>
 8005e96:	bf00      	nop
 8005e98:	20000c64 	.word	0x20000c64

08005e9c <usart_print>:
}

void usart_print(USART_TypeDef * USARTx, const char * s) {
 8005e9c:	b538      	push	{r3, r4, r5, lr}
 8005e9e:	4605      	mov	r5, r0
 8005ea0:	460c      	mov	r4, r1
	while (*s)
 8005ea2:	e002      	b.n	8005eaa <usart_print+0xe>
		usart_write(USARTx, (uint16_t) *s++);
 8005ea4:	4628      	mov	r0, r5
 8005ea6:	f7ff ffe2 	bl	8005e6e <usart_write>
	buffer_enque(&txring[USART_3], w);
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) ENABLE);
}

void usart_print(USART_TypeDef * USARTx, const char * s) {
	while (*s)
 8005eaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005eae:	2900      	cmp	r1, #0
 8005eb0:	d1f8      	bne.n	8005ea4 <usart_print+0x8>
		usart_write(USARTx, (uint16_t) *s++);
}
 8005eb2:	bd38      	pop	{r3, r4, r5, pc}

08005eb4 <usart_bare_read>:

uint16_t usart_bare_read(USART_TypeDef * USARTx) {
	return USART_ReceiveData(USARTx );
 8005eb4:	f7ff bc2e 	b.w	8005714 <USART_ReceiveData>

08005eb8 <usart_read>:
}

uint16_t usart_read(USART_TypeDef * USARTx) {
 8005eb8:	b508      	push	{r3, lr}
	uint16_t w = buffer_deque(&rxring[USART_3]);
 8005eba:	4804      	ldr	r0, [pc, #16]	; (8005ecc <usart_read+0x14>)
 8005ebc:	f7ff ff1a 	bl	8005cf4 <buffer_deque>
	if ( w == 0xffff ) return 0; // buffer is empty
	return w;
}
 8005ec0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005ec4:	4298      	cmp	r0, r3
 8005ec6:	bf08      	it	eq
 8005ec8:	2000      	moveq	r0, #0
 8005eca:	bd08      	pop	{r3, pc}
 8005ecc:	20000f76 	.word	0x20000f76

08005ed0 <usart_flush>:

void usart_flush(USART_TypeDef * USARTx) {
 8005ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
 8005ed2:	2200      	movs	r2, #0
 8005ed4:	f240 5125 	movw	r1, #1317	; 0x525
	uint16_t w = buffer_deque(&rxring[USART_3]);
	if ( w == 0xffff ) return 0; // buffer is empty
	return w;
}

void usart_flush(USART_TypeDef * USARTx) {
 8005ed8:	4604      	mov	r4, r0
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
 8005eda:	f7ff fcab 	bl	8005834 <USART_ITConfig>
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8005ede:	4b1f      	ldr	r3, [pc, #124]	; (8005f5c <usart_flush+0x8c>)
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8005ee0:	4f1f      	ldr	r7, [pc, #124]	; (8005f60 <usart_flush+0x90>)
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8005ee2:	2500      	movs	r5, #0
 8005ee4:	f8a3 530c 	strh.w	r5, [r3, #780]	; 0x30c
	r->tail = 0;
 8005ee8:	f8a3 530e 	strh.w	r5, [r3, #782]	; 0x30e
	r->count = 0;
 8005eec:	f8a3 5310 	strh.w	r5, [r3, #784]	; 0x310
}

void usart_flush(USART_TypeDef * USARTx) {
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
	buffer_clear(&rxring[USART_3]);
	USART_ClearITPendingBit(USARTx, USART_IT_RXNE );
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f240 5125 	movw	r1, #1317	; 0x525
 8005ef6:	f7ff fcdf 	bl	80058b8 <USART_ClearITPendingBit>
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
 8005efa:	4620      	mov	r0, r4
 8005efc:	f240 5125 	movw	r1, #1317	; 0x525
 8005f00:	2201      	movs	r2, #1
 8005f02:	f7ff fc97 	bl	8005834 <USART_ITConfig>
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
 8005f06:	4620      	mov	r0, r4
 8005f08:	f240 7127 	movw	r1, #1831	; 0x727
 8005f0c:	462a      	mov	r2, r5
 8005f0e:	f7ff fc91 	bl	8005834 <USART_ITConfig>
	while ( buffer_count(&txring[USART_3]) > 0 ) {
 8005f12:	e012      	b.n	8005f3a <usart_flush+0x6a>
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET);
 8005f14:	4620      	mov	r0, r4
 8005f16:	2180      	movs	r1, #128	; 0x80
 8005f18:	f7ff fca5 	bl	8005866 <USART_GetFlagStatus>
 8005f1c:	2800      	cmp	r0, #0
 8005f1e:	d0f9      	beq.n	8005f14 <usart_flush+0x44>
		USART_SendData(USARTx, buffer_deque(&txring[USART_3]));
 8005f20:	4810      	ldr	r0, [pc, #64]	; (8005f64 <usart_flush+0x94>)
 8005f22:	f7ff fee7 	bl	8005cf4 <buffer_deque>
 8005f26:	4601      	mov	r1, r0
 8005f28:	4620      	mov	r0, r4
 8005f2a:	f7ff fbef 	bl	800570c <USART_SendData>
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
 8005f2e:	4620      	mov	r0, r4
 8005f30:	2140      	movs	r1, #64	; 0x40
 8005f32:	f7ff fc98 	bl	8005866 <USART_GetFlagStatus>
 8005f36:	2800      	cmp	r0, #0
 8005f38:	d0f9      	beq.n	8005f2e <usart_flush+0x5e>
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
	buffer_clear(&rxring[USART_3]);
	USART_ClearITPendingBit(USARTx, USART_IT_RXNE );
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	while ( buffer_count(&txring[USART_3]) > 0 ) {
 8005f3a:	f8b7 5310 	ldrh.w	r5, [r7, #784]	; 0x310
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8005f3e:	4e08      	ldr	r6, [pc, #32]	; (8005f60 <usart_flush+0x90>)
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) DISABLE); // enable the USART3 receive interrupt
	buffer_clear(&rxring[USART_3]);
	USART_ClearITPendingBit(USARTx, USART_IT_RXNE );
	USART_ITConfig(USARTx, USART_IT_RXNE, (FunctionalState) ENABLE); // enable the USART3 receive interrupt
	USART_ITConfig(USARTx, USART_IT_TXE, (FunctionalState) DISABLE);
	while ( buffer_count(&txring[USART_3]) > 0 ) {
 8005f40:	2d00      	cmp	r5, #0
 8005f42:	d1e7      	bne.n	8005f14 <usart_flush+0x44>
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TXE ) == RESET);
		USART_SendData(USARTx, buffer_deque(&txring[USART_3]));
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
	}
	USART_ClearITPendingBit(USARTx, USART_IT_TXE );
 8005f44:	4620      	mov	r0, r4
 8005f46:	f240 7127 	movw	r1, #1831	; 0x727
 8005f4a:	f7ff fcb5 	bl	80058b8 <USART_ClearITPendingBit>
};

USARTRing rxring[3], txring[3];

void buffer_clear(USARTRing * r) {
	r->head = 0;
 8005f4e:	f8a6 530c 	strh.w	r5, [r6, #780]	; 0x30c
	r->tail = 0;
 8005f52:	f8a6 530e 	strh.w	r5, [r6, #782]	; 0x30e
	r->count = 0;
 8005f56:	f8a6 5310 	strh.w	r5, [r6, #784]	; 0x310
		USART_SendData(USARTx, buffer_deque(&txring[USART_3]));
		while (USART_GetFlagStatus(USARTx, USART_FLAG_TC ) == RESET);
	}
	USART_ClearITPendingBit(USARTx, USART_IT_TXE );
	buffer_clear(&txring[USART_3]);
}
 8005f5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5c:	20000d6a 	.word	0x20000d6a
 8005f60:	20000a58 	.word	0x20000a58
 8005f64:	20000c64 	.word	0x20000c64

08005f68 <usart_peek>:
	r->tail = 0;
	r->count = 0;
}

uint16_t buffer_count(USARTRing * r) {
	return r->count;
 8005f68:	4b06      	ldr	r3, [pc, #24]	; (8005f84 <usart_peek+0x1c>)
	USART_ClearITPendingBit(USARTx, USART_IT_TXE );
	buffer_clear(&txring[USART_3]);
}

uint16_t usart_peek(USART_TypeDef * uport) {
	if ( ! buffer_count(&rxring[USART_3]) == 0 )
 8005f6a:	f8b3 2310 	ldrh.w	r2, [r3, #784]	; 0x310
 8005f6e:	b132      	cbz	r2, 8005f7e <usart_peek+0x16>
		return rxring[USART_3].buf[rxring[USART_3].tail];
 8005f70:	f9b3 230e 	ldrsh.w	r2, [r3, #782]	; 0x30e
 8005f74:	f502 7283 	add.w	r2, r2, #262	; 0x106
 8005f78:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 8005f7c:	4770      	bx	lr
	return 0xffff;
 8005f7e:	f64f 70ff 	movw	r0, #65535	; 0xffff
}
 8005f82:	4770      	bx	lr
 8005f84:	20000d6a 	.word	0x20000d6a

08005f88 <usart_available>:

uint16_t usart_available(USART_TypeDef * uport) {
	return buffer_count(&rxring[USART_3]);
}
 8005f88:	4b01      	ldr	r3, [pc, #4]	; (8005f90 <usart_available+0x8>)
 8005f8a:	f8b3 0310 	ldrh.w	r0, [r3, #784]	; 0x310
 8005f8e:	4770      	bx	lr
 8005f90:	20000d6a 	.word	0x20000d6a

08005f94 <USART3_IRQHandler>:

// this is the interrupt request handler (IRQ) for ALL USART3 interrupts

void USART3_IRQHandler(void) {
 8005f94:	b508      	push	{r3, lr}
	if (USART_GetITStatus(USART3, USART_IT_RXNE )) {
 8005f96:	4817      	ldr	r0, [pc, #92]	; (8005ff4 <USART3_IRQHandler+0x60>)
 8005f98:	f240 5125 	movw	r1, #1317	; 0x525
 8005f9c:	f7ff fc6d 	bl	800587a <USART_GetITStatus>
 8005fa0:	b130      	cbz	r0, 8005fb0 <USART3_IRQHandler+0x1c>
		buffer_enque(&rxring[USART_3], USART_ReceiveData(USART3) );
 8005fa2:	4814      	ldr	r0, [pc, #80]	; (8005ff4 <USART3_IRQHandler+0x60>)
 8005fa4:	f7ff fbb6 	bl	8005714 <USART_ReceiveData>
 8005fa8:	4601      	mov	r1, r0
 8005faa:	4813      	ldr	r0, [pc, #76]	; (8005ff8 <USART3_IRQHandler+0x64>)
 8005fac:	f7ff fe7f 	bl	8005cae <buffer_enque>
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
 8005fb0:	4810      	ldr	r0, [pc, #64]	; (8005ff4 <USART3_IRQHandler+0x60>)
 8005fb2:	f240 7127 	movw	r1, #1831	; 0x727
 8005fb6:	f7ff fc60 	bl	800587a <USART_GetITStatus>
 8005fba:	2800      	cmp	r0, #0
 8005fbc:	d019      	beq.n	8005ff2 <USART3_IRQHandler+0x5e>
		if (txring[USART_3].count == 0) {
 8005fbe:	480f      	ldr	r0, [pc, #60]	; (8005ffc <USART3_IRQHandler+0x68>)
 8005fc0:	f8b0 2310 	ldrh.w	r2, [r0, #784]	; 0x310
 8005fc4:	b95a      	cbnz	r2, 8005fde <USART3_IRQHandler+0x4a>
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
 8005fc6:	480b      	ldr	r0, [pc, #44]	; (8005ff4 <USART3_IRQHandler+0x60>)
 8005fc8:	f240 7127 	movw	r1, #1831	; 0x727
 8005fcc:	f7ff fc32 	bl	8005834 <USART_ITConfig>
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 8005fd0:	4808      	ldr	r0, [pc, #32]	; (8005ff4 <USART3_IRQHandler+0x60>)
 8005fd2:	f240 7127 	movw	r1, #1831	; 0x727
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART_3]));
		}
	}
}
 8005fd6:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	}

	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART_3].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
 8005fda:	f7ff bc6d 	b.w	80058b8 <USART_ClearITPendingBit>
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART_3]));
 8005fde:	f500 7003 	add.w	r0, r0, #524	; 0x20c
 8005fe2:	f7ff fe87 	bl	8005cf4 <buffer_deque>
 8005fe6:	4601      	mov	r1, r0
 8005fe8:	4802      	ldr	r0, [pc, #8]	; (8005ff4 <USART3_IRQHandler+0x60>)
		}
	}
}
 8005fea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	if (USART_GetITStatus(USART3, USART_IT_TXE )) {
		if (txring[USART_3].count == 0) {
			USART_ITConfig(USART3, USART_IT_TXE, (FunctionalState) DISABLE);
			USART_ClearITPendingBit(USART3, USART_IT_TXE );
		} else {
			USART_SendData(USART3, buffer_deque(&txring[USART_3]));
 8005fee:	f7ff bb8d 	b.w	800570c <USART_SendData>
 8005ff2:	bd08      	pop	{r3, pc}
 8005ff4:	40004800 	.word	0x40004800
 8005ff8:	20000f76 	.word	0x20000f76
 8005ffc:	20000a58 	.word	0x20000a58

08006000 <ST7032i_command>:
/**
 * @brief  Write Command to ST7032i
 * @param  Data : Command Data
 * @retval None
 */
void ST7032i_command(uint8_t d) {
 8006000:	b507      	push	{r0, r1, r2, lr}
	uint8_t data[2];
	data[0] = 0;
 8006002:	2300      	movs	r3, #0
 8006004:	f88d 3004 	strb.w	r3, [sp, #4]
	data[1] = d;
 8006008:	f88d 0005 	strb.w	r0, [sp, #5]
	i2c_transmit(I2C1, ST7032I_ADDR, data, 2);
 800600c:	213e      	movs	r1, #62	; 0x3e
 800600e:	4803      	ldr	r0, [pc, #12]	; (800601c <ST7032i_command+0x1c>)
 8006010:	aa01      	add	r2, sp, #4
 8006012:	2302      	movs	r3, #2
 8006014:	f7ff fdc8 	bl	8005ba8 <i2c_transmit>
}
 8006018:	bd0e      	pop	{r1, r2, r3, pc}
 800601a:	bf00      	nop
 800601c:	40005400 	.word	0x40005400

08006020 <ST7032i_data>:
/**
 * @brief  Write Data to ST7032i
 * @param  Data : "Data" Data
 * @retval None
 */
void ST7032i_data(uint8_t data) {
 8006020:	b507      	push	{r0, r1, r2, lr}
	uint8_t t[2];
	t[0] = 0x40 ; //0b01000000;
 8006022:	2340      	movs	r3, #64	; 0x40
 8006024:	f88d 3004 	strb.w	r3, [sp, #4]
	t[1] = data;
 8006028:	f88d 0005 	strb.w	r0, [sp, #5]
	i2c_transmit(I2C1, ST7032I_ADDR, t, 2);
 800602c:	213e      	movs	r1, #62	; 0x3e
 800602e:	4803      	ldr	r0, [pc, #12]	; (800603c <ST7032i_data+0x1c>)
 8006030:	aa01      	add	r2, sp, #4
 8006032:	2302      	movs	r3, #2
 8006034:	f7ff fdb8 	bl	8005ba8 <i2c_transmit>
}
 8006038:	bd0e      	pop	{r1, r2, r3, pc}
 800603a:	bf00      	nop
 800603c:	40005400 	.word	0x40005400

08006040 <ST7032i_print>:

void ST7032i_print(char * str) {
 8006040:	b510      	push	{r4, lr}
 8006042:	4604      	mov	r4, r0
	while (*str)
 8006044:	e001      	b.n	800604a <ST7032i_print+0xa>
		ST7032i_data(*str++);
 8006046:	f7ff ffeb 	bl	8006020 <ST7032i_data>
	t[1] = data;
	i2c_transmit(I2C1, ST7032I_ADDR, t, 2);
}

void ST7032i_print(char * str) {
	while (*str)
 800604a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800604e:	2800      	cmp	r0, #0
 8006050:	d1f9      	bne.n	8006046 <ST7032i_print+0x6>
		ST7032i_data(*str++);
}
 8006052:	bd10      	pop	{r4, pc}

08006054 <_close>:
	}
}

int _close(int file) {
	return -1;
}
 8006054:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006058:	4770      	bx	lr

0800605a <_execve>:
/*
 execve
 Transfer control to a new process. Minimal implementation (for a system without processes):
 */
int _execve(char *name, char **argv, char **env) {
	errno = ENOMEM;
 800605a:	4b03      	ldr	r3, [pc, #12]	; (8006068 <_execve+0xe>)
 800605c:	220c      	movs	r2, #12
 800605e:	601a      	str	r2, [r3, #0]
	return -1;
}
 8006060:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006064:	4770      	bx	lr
 8006066:	bf00      	nop
 8006068:	2000107c 	.word	0x2000107c

0800606c <_fork>:
 fork
 Create a new process. Minimal implementation (for a system without processes):
 */

int _fork() {
	errno = EAGAIN;
 800606c:	4b02      	ldr	r3, [pc, #8]	; (8006078 <_fork+0xc>)
 800606e:	220b      	movs	r2, #11
 8006070:	601a      	str	r2, [r3, #0]
	return -1;
}
 8006072:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006076:	4770      	bx	lr
 8006078:	2000107c 	.word	0x2000107c

0800607c <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
int _fstat(int file, struct stat *st) {
	st->st_mode = S_IFCHR;
 800607c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006080:	604b      	str	r3, [r1, #4]
	return 0;
}
 8006082:	2000      	movs	r0, #0
 8006084:	4770      	bx	lr

08006086 <_getpid>:
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */

int _getpid() {
	return 1;
}
 8006086:	2001      	movs	r0, #1
 8006088:	4770      	bx	lr

0800608a <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
int _isatty(int file) {
	switch (file) {
 800608a:	2802      	cmp	r0, #2
 800608c:	d904      	bls.n	8006098 <_isatty+0xe>
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
	default:
		//errno = ENOTTY;
		errno = EBADF;
 800608e:	4b03      	ldr	r3, [pc, #12]	; (800609c <_isatty+0x12>)
 8006090:	2209      	movs	r2, #9
 8006092:	601a      	str	r2, [r3, #0]
		return 0;
 8006094:	2000      	movs	r0, #0
 8006096:	4770      	bx	lr
int _isatty(int file) {
	switch (file) {
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 8006098:	2001      	movs	r0, #1
	default:
		//errno = ENOTTY;
		errno = EBADF;
		return 0;
	}
}
 800609a:	4770      	bx	lr
 800609c:	2000107c 	.word	0x2000107c

080060a0 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
int _kill(int pid, int sig) {
	errno = EINVAL;
 80060a0:	4b02      	ldr	r3, [pc, #8]	; (80060ac <_kill+0xc>)
 80060a2:	2216      	movs	r2, #22
 80060a4:	601a      	str	r2, [r3, #0]
	return (-1);
}
 80060a6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060aa:	4770      	bx	lr
 80060ac:	2000107c 	.word	0x2000107c

080060b0 <_link>:
 link
 Establish a new name for an existing file. Minimal implementation:
 */

int _link(char *old, char *new) {
	errno = EMLINK;
 80060b0:	4b02      	ldr	r3, [pc, #8]	; (80060bc <_link+0xc>)
 80060b2:	221f      	movs	r2, #31
 80060b4:	601a      	str	r2, [r3, #0]
	return -1;
}
 80060b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80060ba:	4770      	bx	lr
 80060bc:	2000107c 	.word	0x2000107c

080060c0 <_lseek>:
 lseek
 Set position in a file. Minimal implementation:
 */
int _lseek(int file, int ptr, int dir) {
	return 0;
}
 80060c0:	2000      	movs	r0, #0
 80060c2:	4770      	bx	lr

080060c4 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */

int _read(int file, char *ptr, int len) {
 80060c4:	b530      	push	{r4, r5, lr}
	int n;
	int num = 0;
	switch (file) {
 80060c6:	b138      	cbz	r0, 80060d8 <_read+0x14>
 80060c8:	e00d      	b.n	80060e6 <_read+0x22>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80060ca:	881d      	ldrh	r5, [r3, #0]
 80060cc:	06ad      	lsls	r5, r5, #26
 80060ce:	d5fc      	bpl.n	80060ca <_read+0x6>
			char c = (char)(USART1->DR & (uint16_t)0x01FF);
 80060d0:	88a5      	ldrh	r5, [r4, #4]
 80060d2:	540d      	strb	r5, [r1, r0]
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80060d4:	3001      	adds	r0, #1
 80060d6:	e001      	b.n	80060dc <_read+0x18>
#if   STDIN_USART == 1
			while ((USART1->SR & USART_FLAG_RXNE) == (uint16_t)RESET) {}
 80060d8:	4b06      	ldr	r3, [pc, #24]	; (80060f4 <_read+0x30>)
 80060da:	461c      	mov	r4, r3
int _read(int file, char *ptr, int len) {
	int n;
	int num = 0;
	switch (file) {
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 80060dc:	4290      	cmp	r0, r2
 80060de:	dbf4      	blt.n	80060ca <_read+0x6>
 80060e0:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 80060e4:	bd30      	pop	{r4, r5, pc}
					*ptr++ = c;
					num++;
				}
				break;
				default:
				errno = EBADF;
 80060e6:	4b04      	ldr	r3, [pc, #16]	; (80060f8 <_read+0x34>)
 80060e8:	2209      	movs	r2, #9
 80060ea:	601a      	str	r2, [r3, #0]
				return -1;
 80060ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
			}
	return num;
}
 80060f0:	bd30      	pop	{r4, r5, pc}
 80060f2:	bf00      	nop
 80060f4:	40011000 	.word	0x40011000
 80060f8:	2000107c 	.word	0x2000107c

080060fc <_stat>:
 Status of a file (by name). Minimal implementation:
 int    _EXFUN(stat,( const char *__path, struct stat *__sbuf ));
 */

int _stat(const char *filepath, struct stat *st) {
	st->st_mode = S_IFCHR;
 80060fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006100:	604b      	str	r3, [r1, #4]
	return 0;
}
 8006102:	2000      	movs	r0, #0
 8006104:	4770      	bx	lr

08006106 <_times>:
 Timing information for current process. Minimal implementation:
 */

clock_t _times(struct tms *buf) {
	return -1;
}
 8006106:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800610a:	4770      	bx	lr

0800610c <_unlink>:
/*
 unlink
 Remove a file's directory entry. Minimal implementation:
 */
int _unlink(char *name) {
	errno = ENOENT;
 800610c:	4b02      	ldr	r3, [pc, #8]	; (8006118 <_unlink+0xc>)
 800610e:	2202      	movs	r2, #2
 8006110:	601a      	str	r2, [r3, #0]
	return -1;
}
 8006112:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006116:	4770      	bx	lr
 8006118:	2000107c 	.word	0x2000107c

0800611c <_wait>:
/*
 wait
 Wait for a child process. Minimal implementation:
 */
int _wait(int *status) {
	errno = ECHILD;
 800611c:	4b02      	ldr	r3, [pc, #8]	; (8006128 <_wait+0xc>)
 800611e:	220a      	movs	r2, #10
 8006120:	601a      	str	r2, [r3, #0]
	return -1;
}
 8006122:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006126:	4770      	bx	lr
 8006128:	2000107c 	.word	0x2000107c

0800612c <_write>:
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 800612c:	2801      	cmp	r0, #1
/*
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
 800612e:	b530      	push	{r4, r5, lr}
	int n;
	switch (file) {
 8006130:	d009      	beq.n	8006146 <_write+0x1a>
 8006132:	2802      	cmp	r0, #2
 8006134:	d11a      	bne.n	800616c <_write+0x40>
 8006136:	e013      	b.n	8006160 <_write+0x34>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8006138:	8805      	ldrh	r5, [r0, #0]
 800613a:	066d      	lsls	r5, r5, #25
 800613c:	d5fc      	bpl.n	8006138 <_write+0xc>
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800613e:	5ccd      	ldrb	r5, [r1, r3]
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8006140:	3301      	adds	r3, #1
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
			USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8006142:	80a5      	strh	r5, [r4, #4]
 8006144:	e002      	b.n	800614c <_write+0x20>
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8006146:	480d      	ldr	r0, [pc, #52]	; (800617c <_write+0x50>)
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8006148:	2300      	movs	r3, #0
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
#if STDOUT_USART == 1
			while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 800614a:	4604      	mov	r4, r0
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 800614c:	4293      	cmp	r3, r2
 800614e:	dbf3      	blt.n	8006138 <_write+0xc>
 8006150:	e011      	b.n	8006176 <_write+0x4a>
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8006152:	8805      	ldrh	r5, [r0, #0]
 8006154:	066d      	lsls	r5, r5, #25
 8006156:	d5fc      	bpl.n	8006152 <_write+0x26>
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 8006158:	5ccd      	ldrb	r5, [r1, r3]
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 800615a:	3301      	adds	r3, #1
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
					USART1->DR = (*ptr++ & (uint16_t)0x01FF);
 800615c:	80a5      	strh	r5, [r4, #4]
 800615e:	e002      	b.n	8006166 <_write+0x3a>
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8006160:	4806      	ldr	r0, [pc, #24]	; (800617c <_write+0x50>)
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
int _write(int file, char *ptr, int len) {
	int n;
	switch (file) {
 8006162:	2300      	movs	r3, #0
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
#if STDERR_USART == 1
					while ((USART1->SR & USART_FLAG_TC) == (uint16_t)RESET) {}
 8006164:	4604      	mov	r4, r0
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				case STDERR_FILENO: /* stderr */
				for (n = 0; n < len; n++) {
 8006166:	4293      	cmp	r3, r2
 8006168:	dbf3      	blt.n	8006152 <_write+0x26>
 800616a:	e004      	b.n	8006176 <_write+0x4a>
					USART3->DR = (*ptr++ & (uint16_t)0x01FF);
#endif
				}
				break;
				default:
				errno = EBADF;
 800616c:	4b04      	ldr	r3, [pc, #16]	; (8006180 <_write+0x54>)
 800616e:	2209      	movs	r2, #9
 8006170:	601a      	str	r2, [r3, #0]
				return -1;
 8006172:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
			}
	return len;
}
 8006176:	4610      	mov	r0, r2
 8006178:	bd30      	pop	{r4, r5, pc}
 800617a:	bf00      	nop
 800617c:	40011000 	.word	0x40011000
 8006180:	2000107c 	.word	0x2000107c

08006184 <_sbrk>:
/*
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
caddr_t _sbrk(int incr) {
 8006184:	b508      	push	{r3, lr}

	extern char _ebss; // Defined by the linker
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0) {
 8006186:	4b0d      	ldr	r3, [pc, #52]	; (80061bc <_sbrk+0x38>)
 8006188:	681a      	ldr	r2, [r3, #0]
 800618a:	b90a      	cbnz	r2, 8006190 <_sbrk+0xc>
		heap_end = &_ebss;
 800618c:	4a0c      	ldr	r2, [pc, #48]	; (80061c0 <_sbrk+0x3c>)
 800618e:	601a      	str	r2, [r3, #0]
	}
	prev_heap_end = heap_end;
 8006190:	681b      	ldr	r3, [r3, #0]
 */
__attribute__( ( always_inline ) ) static __INLINE uint32_t __get_MSP(void)
{
  register uint32_t result;

  __ASM volatile ("MRS %0, msp\n" : "=r" (result) );
 8006192:	f3ef 8208 	mrs	r2, MSP

	char * stack = (char*) __get_MSP();
	if (heap_end + incr > stack) {
 8006196:	1818      	adds	r0, r3, r0
 8006198:	4290      	cmp	r0, r2
 800619a:	d90a      	bls.n	80061b2 <_sbrk+0x2e>
		_write(STDERR_FILENO, "Heap and stack collision\n", 25);
 800619c:	2219      	movs	r2, #25
 800619e:	2002      	movs	r0, #2
 80061a0:	4908      	ldr	r1, [pc, #32]	; (80061c4 <_sbrk+0x40>)
 80061a2:	f7ff ffc3 	bl	800612c <_write>
		errno = ENOMEM;
 80061a6:	4b08      	ldr	r3, [pc, #32]	; (80061c8 <_sbrk+0x44>)
 80061a8:	220c      	movs	r2, #12
 80061aa:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80061ac:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80061b0:	e001      	b.n	80061b6 <_sbrk+0x32>
		//abort ();
	}

	heap_end += incr;
 80061b2:	4a02      	ldr	r2, [pc, #8]	; (80061bc <_sbrk+0x38>)
 80061b4:	6010      	str	r0, [r2, #0]
	return (caddr_t) prev_heap_end;

}
 80061b6:	4618      	mov	r0, r3
 80061b8:	bd08      	pop	{r3, pc}
 80061ba:	bf00      	nop
 80061bc:	20000a0c 	.word	0x20000a0c
 80061c0:	20001080 	.word	0x20001080
 80061c4:	0800b744 	.word	0x0800b744
 80061c8:	2000107c 	.word	0x2000107c

080061cc <_exit>:
char *__env[1] = { 0 };
char **environ = __env;

int _write(int file, char *ptr, int len);

void _exit(int status) {
 80061cc:	b508      	push	{r3, lr}
	_write(1, "exit", 4);
 80061ce:	2001      	movs	r0, #1
 80061d0:	4902      	ldr	r1, [pc, #8]	; (80061dc <_exit+0x10>)
 80061d2:	2204      	movs	r2, #4
 80061d4:	f7ff ffaa 	bl	800612c <_write>
 80061d8:	e7fe      	b.n	80061d8 <_exit+0xc>
 80061da:	bf00      	nop
 80061dc:	0800b75e 	.word	0x0800b75e
 80061e0:	0800b7c8 	.word	0x0800b7c8
 80061e4:	20000000 	.word	0x20000000
 80061e8:	20000a0c 	.word	0x20000a0c
 80061ec:	20000a0c 	.word	0x20000a0c
 80061f0:	20001080 	.word	0x20001080

080061f4 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 80061f4:	4770      	bx	lr

080061f6 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80061f6:	e7fe      	b.n	80061f6 <HardFault_Handler>

080061f8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80061f8:	e7fe      	b.n	80061f8 <MemManage_Handler>

080061fa <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80061fa:	e7fe      	b.n	80061fa <BusFault_Handler>

080061fc <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80061fc:	e7fe      	b.n	80061fc <UsageFault_Handler>

080061fe <SVC_Handler>:
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
}
 80061fe:	4770      	bx	lr

08006200 <DebugMon_Handler>:
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
}
 8006200:	4770      	bx	lr

08006202 <PendSV_Handler>:
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
}
 8006202:	4770      	bx	lr

08006204 <SystemInit>:
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8006204:	4b33      	ldr	r3, [pc, #204]	; (80062d4 <SystemInit+0xd0>)
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	f042 0201 	orr.w	r2, r2, #1
 800620c:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800620e:	2200      	movs	r2, #0
 8006210:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006212:	6819      	ldr	r1, [r3, #0]
 8006214:	f021 7184 	bic.w	r1, r1, #17301504	; 0x1080000
 8006218:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 800621c:	6019      	str	r1, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800621e:	492e      	ldr	r1, [pc, #184]	; (80062d8 <SystemInit+0xd4>)
 8006220:	6059      	str	r1, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006222:	6819      	ldr	r1, [r3, #0]
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006224:	b082      	sub	sp, #8

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006226:	f421 2180 	bic.w	r1, r1, #262144	; 0x40000
 800622a:	6019      	str	r1, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800622c:	60da      	str	r2, [r3, #12]
static void SetSysClock(void)
{
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 800622e:	9200      	str	r2, [sp, #0]
 8006230:	9201      	str	r2, [sp, #4]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8006232:	681a      	ldr	r2, [r3, #0]
 8006234:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8006238:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8006240:	9201      	str	r2, [sp, #4]
    StartUpCounter++;
 8006242:	9a00      	ldr	r2, [sp, #0]
 8006244:	3201      	adds	r2, #1
 8006246:	9200      	str	r2, [sp, #0]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8006248:	9a01      	ldr	r2, [sp, #4]
 800624a:	b91a      	cbnz	r2, 8006254 <SystemInit+0x50>
 800624c:	9a00      	ldr	r2, [sp, #0]
 800624e:	f5b2 6fa0 	cmp.w	r2, #1280	; 0x500
 8006252:	d1f2      	bne.n	800623a <SystemInit+0x36>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8006254:	4b1f      	ldr	r3, [pc, #124]	; (80062d4 <SystemInit+0xd0>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f413 3300 	ands.w	r3, r3, #131072	; 0x20000
  {
    HSEStatus = (uint32_t)0x01;
 800625c:	bf18      	it	ne
 800625e:	2301      	movne	r3, #1
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8006260:	9301      	str	r3, [sp, #4]
  }

  if (HSEStatus == (uint32_t)0x01)
 8006262:	9b01      	ldr	r3, [sp, #4]
 8006264:	2b01      	cmp	r3, #1
 8006266:	d12e      	bne.n	80062c6 <SystemInit+0xc2>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8006268:	4b1a      	ldr	r3, [pc, #104]	; (80062d4 <SystemInit+0xd0>)
 800626a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800626c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8006270:	641a      	str	r2, [r3, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8006272:	4a1a      	ldr	r2, [pc, #104]	; (80062dc <SystemInit+0xd8>)
 8006274:	6811      	ldr	r1, [r2, #0]
 8006276:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 800627a:	6011      	str	r1, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 800627c:	689a      	ldr	r2, [r3, #8]
 800627e:	609a      	str	r2, [r3, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8006280:	689a      	ldr	r2, [r3, #8]
 8006282:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006286:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8006288:	689a      	ldr	r2, [r3, #8]
 800628a:	f442 52a0 	orr.w	r2, r2, #5120	; 0x1400
 800628e:	609a      	str	r2, [r3, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8006290:	4a13      	ldr	r2, [pc, #76]	; (80062e0 <SystemInit+0xdc>)
 8006292:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8006294:	681a      	ldr	r2, [r3, #0]
 8006296:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800629a:	601a      	str	r2, [r3, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800629c:	6819      	ldr	r1, [r3, #0]
 800629e:	4a0d      	ldr	r2, [pc, #52]	; (80062d4 <SystemInit+0xd0>)
 80062a0:	0189      	lsls	r1, r1, #6
 80062a2:	d5fb      	bpl.n	800629c <SystemInit+0x98>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 80062a4:	4b0f      	ldr	r3, [pc, #60]	; (80062e4 <SystemInit+0xe0>)
 80062a6:	f240 6105 	movw	r1, #1541	; 0x605
 80062aa:	6019      	str	r1, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80062ac:	6893      	ldr	r3, [r2, #8]
 80062ae:	f023 0303 	bic.w	r3, r3, #3
 80062b2:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 80062b4:	6893      	ldr	r3, [r2, #8]
 80062b6:	f043 0302 	orr.w	r3, r3, #2
 80062ba:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 80062bc:	6893      	ldr	r3, [r2, #8]
 80062be:	f003 030c 	and.w	r3, r3, #12
 80062c2:	2b08      	cmp	r3, #8
 80062c4:	d1fa      	bne.n	80062bc <SystemInit+0xb8>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80062c6:	4b08      	ldr	r3, [pc, #32]	; (80062e8 <SystemInit+0xe4>)
 80062c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80062cc:	609a      	str	r2, [r3, #8]
#endif
}
 80062ce:	b002      	add	sp, #8
 80062d0:	4770      	bx	lr
 80062d2:	bf00      	nop
 80062d4:	40023800 	.word	0x40023800
 80062d8:	24003010 	.word	0x24003010
 80062dc:	40007000 	.word	0x40007000
 80062e0:	07405419 	.word	0x07405419
 80062e4:	40023c00 	.word	0x40023c00
 80062e8:	e000ed00 	.word	0xe000ed00

080062ec <SystemCoreClockUpdate>:
void SystemCoreClockUpdate(void)
{
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80062ec:	4b18      	ldr	r3, [pc, #96]	; (8006350 <SystemCoreClockUpdate+0x64>)
 80062ee:	4a19      	ldr	r2, [pc, #100]	; (8006354 <SystemCoreClockUpdate+0x68>)
 80062f0:	6899      	ldr	r1, [r3, #8]
 80062f2:	f001 010c 	and.w	r1, r1, #12

  switch (tmp)
 80062f6:	2904      	cmp	r1, #4
 80062f8:	d003      	beq.n	8006302 <SystemCoreClockUpdate+0x16>
 80062fa:	2908      	cmp	r1, #8
 80062fc:	d003      	beq.n	8006306 <SystemCoreClockUpdate+0x1a>
 80062fe:	4b16      	ldr	r3, [pc, #88]	; (8006358 <SystemCoreClockUpdate+0x6c>)
 8006300:	e019      	b.n	8006336 <SystemCoreClockUpdate+0x4a>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
      break;
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8006302:	4b16      	ldr	r3, [pc, #88]	; (800635c <SystemCoreClockUpdate+0x70>)
 8006304:	e017      	b.n	8006336 <SystemCoreClockUpdate+0x4a>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8006306:	6859      	ldr	r1, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006308:	685a      	ldr	r2, [r3, #4]
      
      if (pllsource != 0)
 800630a:	f411 0f80 	tst.w	r1, #4194304	; 0x400000
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800630e:	6859      	ldr	r1, [r3, #4]
 8006310:	bf14      	ite	ne
 8006312:	4b12      	ldrne	r3, [pc, #72]	; (800635c <SystemCoreClockUpdate+0x70>)
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8006314:	4b10      	ldreq	r3, [pc, #64]	; (8006358 <SystemCoreClockUpdate+0x6c>)

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006316:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800631a:	fbb3 f3f2 	udiv	r3, r3, r2
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800631e:	4a0c      	ldr	r2, [pc, #48]	; (8006350 <SystemCoreClockUpdate+0x64>)
 8006320:	6852      	ldr	r2, [r2, #4]
 8006322:	f3c2 4201 	ubfx	r2, r2, #16, #2
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
      
      if (pllsource != 0)
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8006326:	f3c1 1188 	ubfx	r1, r1, #6, #9
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800632a:	3201      	adds	r2, #1
 800632c:	0052      	lsls	r2, r2, #1
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 800632e:	434b      	muls	r3, r1
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      SystemCoreClock = pllvco/pllp;
 8006330:	fbb3 f3f2 	udiv	r3, r3, r2
 8006334:	4a07      	ldr	r2, [pc, #28]	; (8006354 <SystemCoreClockUpdate+0x68>)
 8006336:	6013      	str	r3, [r2, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006338:	4b05      	ldr	r3, [pc, #20]	; (8006350 <SystemCoreClockUpdate+0x64>)
 800633a:	689a      	ldr	r2, [r3, #8]
 800633c:	4b05      	ldr	r3, [pc, #20]	; (8006354 <SystemCoreClockUpdate+0x68>)
 800633e:	f3c2 1203 	ubfx	r2, r2, #4, #4
 8006342:	189a      	adds	r2, r3, r2
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006344:	6819      	ldr	r1, [r3, #0]
      SystemCoreClock = HSI_VALUE;
      break;
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8006346:	7912      	ldrb	r2, [r2, #4]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8006348:	fa31 f202 	lsrs.w	r2, r1, r2
 800634c:	601a      	str	r2, [r3, #0]
}
 800634e:	4770      	bx	lr
 8006350:	40023800 	.word	0x40023800
 8006354:	20000138 	.word	0x20000138
 8006358:	00f42400 	.word	0x00f42400
 800635c:	007a1200 	.word	0x007a1200

08006360 <cleanup_glue>:
 8006360:	b538      	push	{r3, r4, r5, lr}
 8006362:	460c      	mov	r4, r1
 8006364:	6809      	ldr	r1, [r1, #0]
 8006366:	4605      	mov	r5, r0
 8006368:	b109      	cbz	r1, 800636e <cleanup_glue+0xe>
 800636a:	f7ff fff9 	bl	8006360 <cleanup_glue>
 800636e:	4628      	mov	r0, r5
 8006370:	4621      	mov	r1, r4
 8006372:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006376:	f002 ba23 	b.w	80087c0 <_free_r>
 800637a:	bf00      	nop

0800637c <_reclaim_reent>:
 800637c:	4b22      	ldr	r3, [pc, #136]	; (8006408 <_reclaim_reent+0x8c>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4298      	cmp	r0, r3
 8006382:	b570      	push	{r4, r5, r6, lr}
 8006384:	4605      	mov	r5, r0
 8006386:	d032      	beq.n	80063ee <_reclaim_reent+0x72>
 8006388:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800638a:	b1ab      	cbz	r3, 80063b8 <_reclaim_reent+0x3c>
 800638c:	2200      	movs	r2, #0
 800638e:	4616      	mov	r6, r2
 8006390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006394:	b909      	cbnz	r1, 800639a <_reclaim_reent+0x1e>
 8006396:	e007      	b.n	80063a8 <_reclaim_reent+0x2c>
 8006398:	4621      	mov	r1, r4
 800639a:	680c      	ldr	r4, [r1, #0]
 800639c:	4628      	mov	r0, r5
 800639e:	f002 fa0f 	bl	80087c0 <_free_r>
 80063a2:	2c00      	cmp	r4, #0
 80063a4:	d1f8      	bne.n	8006398 <_reclaim_reent+0x1c>
 80063a6:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80063a8:	3601      	adds	r6, #1
 80063aa:	2e20      	cmp	r6, #32
 80063ac:	4632      	mov	r2, r6
 80063ae:	d1ef      	bne.n	8006390 <_reclaim_reent+0x14>
 80063b0:	4628      	mov	r0, r5
 80063b2:	4619      	mov	r1, r3
 80063b4:	f002 fa04 	bl	80087c0 <_free_r>
 80063b8:	6c29      	ldr	r1, [r5, #64]	; 0x40
 80063ba:	b111      	cbz	r1, 80063c2 <_reclaim_reent+0x46>
 80063bc:	4628      	mov	r0, r5
 80063be:	f002 f9ff 	bl	80087c0 <_free_r>
 80063c2:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 80063c6:	b159      	cbz	r1, 80063e0 <_reclaim_reent+0x64>
 80063c8:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 80063cc:	42b1      	cmp	r1, r6
 80063ce:	d101      	bne.n	80063d4 <_reclaim_reent+0x58>
 80063d0:	e006      	b.n	80063e0 <_reclaim_reent+0x64>
 80063d2:	4621      	mov	r1, r4
 80063d4:	680c      	ldr	r4, [r1, #0]
 80063d6:	4628      	mov	r0, r5
 80063d8:	f002 f9f2 	bl	80087c0 <_free_r>
 80063dc:	42a6      	cmp	r6, r4
 80063de:	d1f8      	bne.n	80063d2 <_reclaim_reent+0x56>
 80063e0:	6d69      	ldr	r1, [r5, #84]	; 0x54
 80063e2:	b111      	cbz	r1, 80063ea <_reclaim_reent+0x6e>
 80063e4:	4628      	mov	r0, r5
 80063e6:	f002 f9eb 	bl	80087c0 <_free_r>
 80063ea:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80063ec:	b903      	cbnz	r3, 80063f0 <_reclaim_reent+0x74>
 80063ee:	bd70      	pop	{r4, r5, r6, pc}
 80063f0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 80063f2:	4628      	mov	r0, r5
 80063f4:	4798      	blx	r3
 80063f6:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 80063fa:	2900      	cmp	r1, #0
 80063fc:	d0f7      	beq.n	80063ee <_reclaim_reent+0x72>
 80063fe:	4628      	mov	r0, r5
 8006400:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006404:	e7ac      	b.n	8006360 <cleanup_glue>
 8006406:	bf00      	nop
 8006408:	20000150 	.word	0x20000150

0800640c <_wrapup_reent>:
 800640c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800640e:	4607      	mov	r7, r0
 8006410:	b1b0      	cbz	r0, 8006440 <_wrapup_reent+0x34>
 8006412:	f8d7 6148 	ldr.w	r6, [r7, #328]	; 0x148
 8006416:	b176      	cbz	r6, 8006436 <_wrapup_reent+0x2a>
 8006418:	6875      	ldr	r5, [r6, #4]
 800641a:	1e6c      	subs	r4, r5, #1
 800641c:	d408      	bmi.n	8006430 <_wrapup_reent+0x24>
 800641e:	3502      	adds	r5, #2
 8006420:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8006424:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006428:	3c01      	subs	r4, #1
 800642a:	4798      	blx	r3
 800642c:	1c63      	adds	r3, r4, #1
 800642e:	d1f9      	bne.n	8006424 <_wrapup_reent+0x18>
 8006430:	6836      	ldr	r6, [r6, #0]
 8006432:	2e00      	cmp	r6, #0
 8006434:	d1f0      	bne.n	8006418 <_wrapup_reent+0xc>
 8006436:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006438:	b10b      	cbz	r3, 800643e <_wrapup_reent+0x32>
 800643a:	4638      	mov	r0, r7
 800643c:	4798      	blx	r3
 800643e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006440:	4b01      	ldr	r3, [pc, #4]	; (8006448 <_wrapup_reent+0x3c>)
 8006442:	681f      	ldr	r7, [r3, #0]
 8006444:	e7e5      	b.n	8006412 <_wrapup_reent+0x6>
 8006446:	bf00      	nop
 8006448:	20000150 	.word	0x20000150

0800644c <_sprintf_r>:
 800644c:	b40c      	push	{r2, r3}
 800644e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006450:	b09d      	sub	sp, #116	; 0x74
 8006452:	ac22      	add	r4, sp, #136	; 0x88
 8006454:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 8006458:	f854 2b04 	ldr.w	r2, [r4], #4
 800645c:	9101      	str	r1, [sp, #4]
 800645e:	460e      	mov	r6, r1
 8006460:	4623      	mov	r3, r4
 8006462:	9503      	str	r5, [sp, #12]
 8006464:	9506      	str	r5, [sp, #24]
 8006466:	a901      	add	r1, sp, #4
 8006468:	f44f 7702 	mov.w	r7, #520	; 0x208
 800646c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8006470:	f8ad 7010 	strh.w	r7, [sp, #16]
 8006474:	9605      	str	r6, [sp, #20]
 8006476:	f8ad 5012 	strh.w	r5, [sp, #18]
 800647a:	941b      	str	r4, [sp, #108]	; 0x6c
 800647c:	f000 f830 	bl	80064e0 <_svfprintf_r>
 8006480:	9b01      	ldr	r3, [sp, #4]
 8006482:	2200      	movs	r2, #0
 8006484:	701a      	strb	r2, [r3, #0]
 8006486:	b01d      	add	sp, #116	; 0x74
 8006488:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 800648c:	b002      	add	sp, #8
 800648e:	4770      	bx	lr

08006490 <sprintf>:
 8006490:	b40e      	push	{r1, r2, r3}
 8006492:	b570      	push	{r4, r5, r6, lr}
 8006494:	b09d      	sub	sp, #116	; 0x74
 8006496:	ac21      	add	r4, sp, #132	; 0x84
 8006498:	f240 1350 	movw	r3, #336	; 0x150
 800649c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80064a0:	f854 2b04 	ldr.w	r2, [r4], #4
 80064a4:	4606      	mov	r6, r0
 80064a6:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 80064aa:	6818      	ldr	r0, [r3, #0]
 80064ac:	9503      	str	r5, [sp, #12]
 80064ae:	f44f 7302 	mov.w	r3, #520	; 0x208
 80064b2:	f8ad 3010 	strh.w	r3, [sp, #16]
 80064b6:	9506      	str	r5, [sp, #24]
 80064b8:	4623      	mov	r3, r4
 80064ba:	a901      	add	r1, sp, #4
 80064bc:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80064c0:	9601      	str	r6, [sp, #4]
 80064c2:	9605      	str	r6, [sp, #20]
 80064c4:	f8ad 5012 	strh.w	r5, [sp, #18]
 80064c8:	941b      	str	r4, [sp, #108]	; 0x6c
 80064ca:	f000 f809 	bl	80064e0 <_svfprintf_r>
 80064ce:	9b01      	ldr	r3, [sp, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	701a      	strb	r2, [r3, #0]
 80064d4:	b01d      	add	sp, #116	; 0x74
 80064d6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80064da:	b003      	add	sp, #12
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop

080064e0 <_svfprintf_r>:
 80064e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064e4:	b0c5      	sub	sp, #276	; 0x114
 80064e6:	468a      	mov	sl, r1
 80064e8:	4614      	mov	r4, r2
 80064ea:	930e      	str	r3, [sp, #56]	; 0x38
 80064ec:	900f      	str	r0, [sp, #60]	; 0x3c
 80064ee:	f002 fa5f 	bl	80089b0 <_localeconv_r>
 80064f2:	6800      	ldr	r0, [r0, #0]
 80064f4:	9017      	str	r0, [sp, #92]	; 0x5c
 80064f6:	f003 fb35 	bl	8009b64 <strlen>
 80064fa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80064fe:	901a      	str	r0, [sp, #104]	; 0x68
 8006500:	2100      	movs	r1, #0
 8006502:	2000      	movs	r0, #0
 8006504:	061a      	lsls	r2, r3, #24
 8006506:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 800650a:	d504      	bpl.n	8006516 <_svfprintf_r+0x36>
 800650c:	f8da 3010 	ldr.w	r3, [sl, #16]
 8006510:	2b00      	cmp	r3, #0
 8006512:	f001 8004 	beq.w	800751e <_svfprintf_r+0x103e>
 8006516:	2300      	movs	r3, #0
 8006518:	f10d 00e3 	add.w	r0, sp, #227	; 0xe3
 800651c:	f10d 0be4 	add.w	fp, sp, #228	; 0xe4
 8006520:	a91f      	add	r1, sp, #124	; 0x7c
 8006522:	9310      	str	r3, [sp, #64]	; 0x40
 8006524:	933b      	str	r3, [sp, #236]	; 0xec
 8006526:	933a      	str	r3, [sp, #232]	; 0xe8
 8006528:	931c      	str	r3, [sp, #112]	; 0x70
 800652a:	931b      	str	r3, [sp, #108]	; 0x6c
 800652c:	930c      	str	r3, [sp, #48]	; 0x30
 800652e:	ebc0 030b 	rsb	r3, r0, fp
 8006532:	9007      	str	r0, [sp, #28]
 8006534:	9139      	str	r1, [sp, #228]	; 0xe4
 8006536:	9409      	str	r4, [sp, #36]	; 0x24
 8006538:	460e      	mov	r6, r1
 800653a:	931d      	str	r3, [sp, #116]	; 0x74
 800653c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800653e:	7803      	ldrb	r3, [r0, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	bf18      	it	ne
 8006544:	2b25      	cmpne	r3, #37	; 0x25
 8006546:	f000 80af 	beq.w	80066a8 <_svfprintf_r+0x1c8>
 800654a:	4607      	mov	r7, r0
 800654c:	f817 3f01 	ldrb.w	r3, [r7, #1]!
 8006550:	2b25      	cmp	r3, #37	; 0x25
 8006552:	bf18      	it	ne
 8006554:	2b00      	cmpne	r3, #0
 8006556:	d1f9      	bne.n	800654c <_svfprintf_r+0x6c>
 8006558:	9909      	ldr	r1, [sp, #36]	; 0x24
 800655a:	ebb7 0801 	subs.w	r8, r7, r1
 800655e:	d00e      	beq.n	800657e <_svfprintf_r+0x9e>
 8006560:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006562:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006564:	6031      	str	r1, [r6, #0]
 8006566:	3401      	adds	r4, #1
 8006568:	4445      	add	r5, r8
 800656a:	2c07      	cmp	r4, #7
 800656c:	f8c6 8004 	str.w	r8, [r6, #4]
 8006570:	953b      	str	r5, [sp, #236]	; 0xec
 8006572:	943a      	str	r4, [sp, #232]	; 0xe8
 8006574:	dc7c      	bgt.n	8006670 <_svfprintf_r+0x190>
 8006576:	3608      	adds	r6, #8
 8006578:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800657a:	4442      	add	r2, r8
 800657c:	920c      	str	r2, [sp, #48]	; 0x30
 800657e:	783b      	ldrb	r3, [r7, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d07d      	beq.n	8006680 <_svfprintf_r+0x1a0>
 8006584:	3701      	adds	r7, #1
 8006586:	9709      	str	r7, [sp, #36]	; 0x24
 8006588:	2300      	movs	r3, #0
 800658a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800658c:	930b      	str	r3, [sp, #44]	; 0x2c
 800658e:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8006592:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006596:	9308      	str	r3, [sp, #32]
 8006598:	2720      	movs	r7, #32
 800659a:	252b      	movs	r5, #43	; 0x2b
 800659c:	f810 3b01 	ldrb.w	r3, [r0], #1
 80065a0:	f1a3 0220 	sub.w	r2, r3, #32
 80065a4:	2a58      	cmp	r2, #88	; 0x58
 80065a6:	f200 823b 	bhi.w	8006a20 <_svfprintf_r+0x540>
 80065aa:	e8df f012 	tbh	[pc, r2, lsl #1]
 80065ae:	024c      	.short	0x024c
 80065b0:	02390239 	.word	0x02390239
 80065b4:	02390254 	.word	0x02390254
 80065b8:	02390239 	.word	0x02390239
 80065bc:	02390239 	.word	0x02390239
 80065c0:	02590239 	.word	0x02590239
 80065c4:	0239007f 	.word	0x0239007f
 80065c8:	0082005c 	.word	0x0082005c
 80065cc:	009d0239 	.word	0x009d0239
 80065d0:	00a200a2 	.word	0x00a200a2
 80065d4:	00a200a2 	.word	0x00a200a2
 80065d8:	00a200a2 	.word	0x00a200a2
 80065dc:	00a200a2 	.word	0x00a200a2
 80065e0:	023900a2 	.word	0x023900a2
 80065e4:	02390239 	.word	0x02390239
 80065e8:	02390239 	.word	0x02390239
 80065ec:	02390239 	.word	0x02390239
 80065f0:	02390239 	.word	0x02390239
 80065f4:	00b50239 	.word	0x00b50239
 80065f8:	02390154 	.word	0x02390154
 80065fc:	02390154 	.word	0x02390154
 8006600:	02390239 	.word	0x02390239
 8006604:	018b0239 	.word	0x018b0239
 8006608:	02390239 	.word	0x02390239
 800660c:	02390190 	.word	0x02390190
 8006610:	02390239 	.word	0x02390239
 8006614:	02390239 	.word	0x02390239
 8006618:	023901a7 	.word	0x023901a7
 800661c:	01ba0239 	.word	0x01ba0239
 8006620:	02390239 	.word	0x02390239
 8006624:	02390239 	.word	0x02390239
 8006628:	02390239 	.word	0x02390239
 800662c:	02390239 	.word	0x02390239
 8006630:	02390239 	.word	0x02390239
 8006634:	02780293 	.word	0x02780293
 8006638:	01540154 	.word	0x01540154
 800663c:	028e0154 	.word	0x028e0154
 8006640:	02390278 	.word	0x02390278
 8006644:	02130239 	.word	0x02130239
 8006648:	02180239 	.word	0x02180239
 800664c:	02a50224 	.word	0x02a50224
 8006650:	023901de 	.word	0x023901de
 8006654:	023901e3 	.word	0x023901e3
 8006658:	02390264 	.word	0x02390264
 800665c:	02c70239 	.word	0x02c70239
 8006660:	4252      	negs	r2, r2
 8006662:	920b      	str	r2, [sp, #44]	; 0x2c
 8006664:	930e      	str	r3, [sp, #56]	; 0x38
 8006666:	9b08      	ldr	r3, [sp, #32]
 8006668:	f043 0304 	orr.w	r3, r3, #4
 800666c:	9308      	str	r3, [sp, #32]
 800666e:	e795      	b.n	800659c <_svfprintf_r+0xbc>
 8006670:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006672:	4651      	mov	r1, sl
 8006674:	465a      	mov	r2, fp
 8006676:	f003 faa5 	bl	8009bc4 <__ssprint_r>
 800667a:	b940      	cbnz	r0, 800668e <_svfprintf_r+0x1ae>
 800667c:	ae1f      	add	r6, sp, #124	; 0x7c
 800667e:	e77b      	b.n	8006578 <_svfprintf_r+0x98>
 8006680:	9b3b      	ldr	r3, [sp, #236]	; 0xec
 8006682:	b123      	cbz	r3, 800668e <_svfprintf_r+0x1ae>
 8006684:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006686:	4651      	mov	r1, sl
 8006688:	aa39      	add	r2, sp, #228	; 0xe4
 800668a:	f003 fa9b 	bl	8009bc4 <__ssprint_r>
 800668e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8006692:	f013 0f40 	tst.w	r3, #64	; 0x40
 8006696:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006698:	bf18      	it	ne
 800669a:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800669e:	930c      	str	r3, [sp, #48]	; 0x30
 80066a0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80066a2:	b045      	add	sp, #276	; 0x114
 80066a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066a8:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80066aa:	e768      	b.n	800657e <_svfprintf_r+0x9e>
 80066ac:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 80066b0:	e774      	b.n	800659c <_svfprintf_r+0xbc>
 80066b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80066b6:	2b2a      	cmp	r3, #42	; 0x2a
 80066b8:	f001 804c 	beq.w	8007754 <_svfprintf_r+0x1274>
 80066bc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80066c0:	2400      	movs	r4, #0
 80066c2:	2a09      	cmp	r2, #9
 80066c4:	f63f af6c 	bhi.w	80065a0 <_svfprintf_r+0xc0>
 80066c8:	4601      	mov	r1, r0
 80066ca:	2400      	movs	r4, #0
 80066cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066d0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 80066d4:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 80066d8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80066dc:	2a09      	cmp	r2, #9
 80066de:	4608      	mov	r0, r1
 80066e0:	d9f4      	bls.n	80066cc <_svfprintf_r+0x1ec>
 80066e2:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 80066e6:	e75b      	b.n	80065a0 <_svfprintf_r+0xc0>
 80066e8:	9a08      	ldr	r2, [sp, #32]
 80066ea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80066ee:	9208      	str	r2, [sp, #32]
 80066f0:	e754      	b.n	800659c <_svfprintf_r+0xbc>
 80066f2:	4601      	mov	r1, r0
 80066f4:	2200      	movs	r2, #0
 80066f6:	46b4      	mov	ip, r6
 80066f8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
 80066fc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006700:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006704:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8006708:	2e09      	cmp	r6, #9
 800670a:	eb00 0242 	add.w	r2, r0, r2, lsl #1
 800670e:	4608      	mov	r0, r1
 8006710:	d9f2      	bls.n	80066f8 <_svfprintf_r+0x218>
 8006712:	4666      	mov	r6, ip
 8006714:	920b      	str	r2, [sp, #44]	; 0x2c
 8006716:	e743      	b.n	80065a0 <_svfprintf_r+0xc0>
 8006718:	9315      	str	r3, [sp, #84]	; 0x54
 800671a:	9b08      	ldr	r3, [sp, #32]
 800671c:	9009      	str	r0, [sp, #36]	; 0x24
 800671e:	f043 0310 	orr.w	r3, r3, #16
 8006722:	9308      	str	r3, [sp, #32]
 8006724:	9808      	ldr	r0, [sp, #32]
 8006726:	06c3      	lsls	r3, r0, #27
 8006728:	f100 81bf 	bmi.w	8006aaa <_svfprintf_r+0x5ca>
 800672c:	9a08      	ldr	r2, [sp, #32]
 800672e:	0655      	lsls	r5, r2, #25
 8006730:	f140 81bb 	bpl.w	8006aaa <_svfprintf_r+0x5ca>
 8006734:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006736:	f9b0 3000 	ldrsh.w	r3, [r0]
 800673a:	3004      	adds	r0, #4
 800673c:	2b00      	cmp	r3, #0
 800673e:	900e      	str	r0, [sp, #56]	; 0x38
 8006740:	f2c0 81ba 	blt.w	8006ab8 <_svfprintf_r+0x5d8>
 8006744:	bf0c      	ite	eq
 8006746:	2100      	moveq	r1, #0
 8006748:	2101      	movne	r1, #1
 800674a:	2201      	movs	r2, #1
 800674c:	2c00      	cmp	r4, #0
 800674e:	bfa2      	ittt	ge
 8006750:	9808      	ldrge	r0, [sp, #32]
 8006752:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 8006756:	9008      	strge	r0, [sp, #32]
 8006758:	2c00      	cmp	r4, #0
 800675a:	bf18      	it	ne
 800675c:	f041 0101 	orrne.w	r1, r1, #1
 8006760:	2900      	cmp	r1, #0
 8006762:	f000 8323 	beq.w	8006dac <_svfprintf_r+0x8cc>
 8006766:	2a01      	cmp	r2, #1
 8006768:	f000 845f 	beq.w	800702a <_svfprintf_r+0xb4a>
 800676c:	2a02      	cmp	r2, #2
 800676e:	bf18      	it	ne
 8006770:	465a      	movne	r2, fp
 8006772:	d102      	bne.n	800677a <_svfprintf_r+0x29a>
 8006774:	f000 bc48 	b.w	8007008 <_svfprintf_r+0xb28>
 8006778:	4602      	mov	r2, r0
 800677a:	f003 0107 	and.w	r1, r3, #7
 800677e:	3130      	adds	r1, #48	; 0x30
 8006780:	1e50      	subs	r0, r2, #1
 8006782:	08db      	lsrs	r3, r3, #3
 8006784:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006788:	d1f6      	bne.n	8006778 <_svfprintf_r+0x298>
 800678a:	9b08      	ldr	r3, [sp, #32]
 800678c:	9011      	str	r0, [sp, #68]	; 0x44
 800678e:	07dd      	lsls	r5, r3, #31
 8006790:	d507      	bpl.n	80067a2 <_svfprintf_r+0x2c2>
 8006792:	2930      	cmp	r1, #48	; 0x30
 8006794:	f000 8733 	beq.w	80075fe <_svfprintf_r+0x111e>
 8006798:	1e90      	subs	r0, r2, #2
 800679a:	2330      	movs	r3, #48	; 0x30
 800679c:	9011      	str	r0, [sp, #68]	; 0x44
 800679e:	f802 3c02 	strb.w	r3, [r2, #-2]
 80067a2:	ebc0 030b 	rsb	r3, r0, fp
 80067a6:	930d      	str	r3, [sp, #52]	; 0x34
 80067a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067aa:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 80067ae:	9412      	str	r4, [sp, #72]	; 0x48
 80067b0:	42a3      	cmp	r3, r4
 80067b2:	bfb8      	it	lt
 80067b4:	4623      	movlt	r3, r4
 80067b6:	2000      	movs	r0, #0
 80067b8:	930a      	str	r3, [sp, #40]	; 0x28
 80067ba:	9016      	str	r0, [sp, #88]	; 0x58
 80067bc:	b111      	cbz	r1, 80067c4 <_svfprintf_r+0x2e4>
 80067be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80067c0:	3301      	adds	r3, #1
 80067c2:	930a      	str	r3, [sp, #40]	; 0x28
 80067c4:	9b08      	ldr	r3, [sp, #32]
 80067c6:	f013 0302 	ands.w	r3, r3, #2
 80067ca:	9313      	str	r3, [sp, #76]	; 0x4c
 80067cc:	d002      	beq.n	80067d4 <_svfprintf_r+0x2f4>
 80067ce:	980a      	ldr	r0, [sp, #40]	; 0x28
 80067d0:	3002      	adds	r0, #2
 80067d2:	900a      	str	r0, [sp, #40]	; 0x28
 80067d4:	9b08      	ldr	r3, [sp, #32]
 80067d6:	f013 0384 	ands.w	r3, r3, #132	; 0x84
 80067da:	9314      	str	r3, [sp, #80]	; 0x50
 80067dc:	f040 81bb 	bne.w	8006b56 <_svfprintf_r+0x676>
 80067e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80067e2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80067e4:	1a47      	subs	r7, r0, r1
 80067e6:	2f00      	cmp	r7, #0
 80067e8:	f340 81b5 	ble.w	8006b56 <_svfprintf_r+0x676>
 80067ec:	2f10      	cmp	r7, #16
 80067ee:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80067f0:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80067f2:	f8df 8344 	ldr.w	r8, [pc, #836]	; 8006b38 <_svfprintf_r+0x658>
 80067f6:	dd22      	ble.n	800683e <_svfprintf_r+0x35e>
 80067f8:	4623      	mov	r3, r4
 80067fa:	f04f 0910 	mov.w	r9, #16
 80067fe:	4644      	mov	r4, r8
 8006800:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8006804:	e003      	b.n	800680e <_svfprintf_r+0x32e>
 8006806:	3f10      	subs	r7, #16
 8006808:	3608      	adds	r6, #8
 800680a:	2f10      	cmp	r7, #16
 800680c:	dd15      	ble.n	800683a <_svfprintf_r+0x35a>
 800680e:	3301      	adds	r3, #1
 8006810:	3510      	adds	r5, #16
 8006812:	2b07      	cmp	r3, #7
 8006814:	e886 0210 	stmia.w	r6, {r4, r9}
 8006818:	953b      	str	r5, [sp, #236]	; 0xec
 800681a:	933a      	str	r3, [sp, #232]	; 0xe8
 800681c:	ddf3      	ble.n	8006806 <_svfprintf_r+0x326>
 800681e:	4640      	mov	r0, r8
 8006820:	4651      	mov	r1, sl
 8006822:	465a      	mov	r2, fp
 8006824:	f003 f9ce 	bl	8009bc4 <__ssprint_r>
 8006828:	2800      	cmp	r0, #0
 800682a:	f47f af30 	bne.w	800668e <_svfprintf_r+0x1ae>
 800682e:	3f10      	subs	r7, #16
 8006830:	2f10      	cmp	r7, #16
 8006832:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006834:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8006836:	ae1f      	add	r6, sp, #124	; 0x7c
 8006838:	dce9      	bgt.n	800680e <_svfprintf_r+0x32e>
 800683a:	46a0      	mov	r8, r4
 800683c:	461c      	mov	r4, r3
 800683e:	3401      	adds	r4, #1
 8006840:	19ed      	adds	r5, r5, r7
 8006842:	2c07      	cmp	r4, #7
 8006844:	f8c6 8000 	str.w	r8, [r6]
 8006848:	6077      	str	r7, [r6, #4]
 800684a:	953b      	str	r5, [sp, #236]	; 0xec
 800684c:	943a      	str	r4, [sp, #232]	; 0xe8
 800684e:	f300 8414 	bgt.w	800707a <_svfprintf_r+0xb9a>
 8006852:	3608      	adds	r6, #8
 8006854:	e180      	b.n	8006b58 <_svfprintf_r+0x678>
 8006856:	9009      	str	r0, [sp, #36]	; 0x24
 8006858:	980e      	ldr	r0, [sp, #56]	; 0x38
 800685a:	9315      	str	r3, [sp, #84]	; 0x54
 800685c:	1dc3      	adds	r3, r0, #7
 800685e:	f023 0307 	bic.w	r3, r3, #7
 8006862:	f103 0108 	add.w	r1, r3, #8
 8006866:	910e      	str	r1, [sp, #56]	; 0x38
 8006868:	f8d3 8000 	ldr.w	r8, [r3]
 800686c:	685d      	ldr	r5, [r3, #4]
 800686e:	4642      	mov	r2, r8
 8006870:	462b      	mov	r3, r5
 8006872:	4629      	mov	r1, r5
 8006874:	4640      	mov	r0, r8
 8006876:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
 800687a:	f003 f83b 	bl	80098f4 <__fpclassifyd>
 800687e:	2801      	cmp	r0, #1
 8006880:	4629      	mov	r1, r5
 8006882:	4640      	mov	r0, r8
 8006884:	f040 84d0 	bne.w	8007228 <_svfprintf_r+0xd48>
 8006888:	2200      	movs	r2, #0
 800688a:	2300      	movs	r3, #0
 800688c:	f004 fd62 	bl	800b354 <__aeabi_dcmplt>
 8006890:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8006894:	b110      	cbz	r0, 800689c <_svfprintf_r+0x3bc>
 8006896:	212d      	movs	r1, #45	; 0x2d
 8006898:	f88d 110f 	strb.w	r1, [sp, #271]	; 0x10f
 800689c:	2303      	movs	r3, #3
 800689e:	930a      	str	r3, [sp, #40]	; 0x28
 80068a0:	2300      	movs	r3, #0
 80068a2:	9312      	str	r3, [sp, #72]	; 0x48
 80068a4:	4aa0      	ldr	r2, [pc, #640]	; (8006b28 <_svfprintf_r+0x648>)
 80068a6:	4ba1      	ldr	r3, [pc, #644]	; (8006b2c <_svfprintf_r+0x64c>)
 80068a8:	9815      	ldr	r0, [sp, #84]	; 0x54
 80068aa:	2847      	cmp	r0, #71	; 0x47
 80068ac:	bfd8      	it	le
 80068ae:	461a      	movle	r2, r3
 80068b0:	9211      	str	r2, [sp, #68]	; 0x44
 80068b2:	9a08      	ldr	r2, [sp, #32]
 80068b4:	2303      	movs	r3, #3
 80068b6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068ba:	930d      	str	r3, [sp, #52]	; 0x34
 80068bc:	2300      	movs	r3, #0
 80068be:	9208      	str	r2, [sp, #32]
 80068c0:	9316      	str	r3, [sp, #88]	; 0x58
 80068c2:	e77b      	b.n	80067bc <_svfprintf_r+0x2dc>
 80068c4:	9b08      	ldr	r3, [sp, #32]
 80068c6:	f043 0308 	orr.w	r3, r3, #8
 80068ca:	9308      	str	r3, [sp, #32]
 80068cc:	e666      	b.n	800659c <_svfprintf_r+0xbc>
 80068ce:	9908      	ldr	r1, [sp, #32]
 80068d0:	9009      	str	r0, [sp, #36]	; 0x24
 80068d2:	f041 0110 	orr.w	r1, r1, #16
 80068d6:	9108      	str	r1, [sp, #32]
 80068d8:	9a08      	ldr	r2, [sp, #32]
 80068da:	9315      	str	r3, [sp, #84]	; 0x54
 80068dc:	f012 0110 	ands.w	r1, r2, #16
 80068e0:	f000 8090 	beq.w	8006a04 <_svfprintf_r+0x524>
 80068e4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80068e6:	6803      	ldr	r3, [r0, #0]
 80068e8:	2200      	movs	r2, #0
 80068ea:	1a99      	subs	r1, r3, r2
 80068ec:	bf18      	it	ne
 80068ee:	2101      	movne	r1, #1
 80068f0:	3004      	adds	r0, #4
 80068f2:	900e      	str	r0, [sp, #56]	; 0x38
 80068f4:	2000      	movs	r0, #0
 80068f6:	f88d 010f 	strb.w	r0, [sp, #271]	; 0x10f
 80068fa:	e727      	b.n	800674c <_svfprintf_r+0x26c>
 80068fc:	9908      	ldr	r1, [sp, #32]
 80068fe:	9009      	str	r0, [sp, #36]	; 0x24
 8006900:	f041 0110 	orr.w	r1, r1, #16
 8006904:	9108      	str	r1, [sp, #32]
 8006906:	9a08      	ldr	r2, [sp, #32]
 8006908:	9315      	str	r3, [sp, #84]	; 0x54
 800690a:	06d0      	lsls	r0, r2, #27
 800690c:	f140 80b9 	bpl.w	8006a82 <_svfprintf_r+0x5a2>
 8006910:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006912:	6803      	ldr	r3, [r0, #0]
 8006914:	2201      	movs	r2, #1
 8006916:	1c19      	adds	r1, r3, #0
 8006918:	bf18      	it	ne
 800691a:	2101      	movne	r1, #1
 800691c:	3004      	adds	r0, #4
 800691e:	900e      	str	r0, [sp, #56]	; 0x38
 8006920:	e7e8      	b.n	80068f4 <_svfprintf_r+0x414>
 8006922:	4a83      	ldr	r2, [pc, #524]	; (8006b30 <_svfprintf_r+0x650>)
 8006924:	9315      	str	r3, [sp, #84]	; 0x54
 8006926:	9b08      	ldr	r3, [sp, #32]
 8006928:	921c      	str	r2, [sp, #112]	; 0x70
 800692a:	06da      	lsls	r2, r3, #27
 800692c:	9009      	str	r0, [sp, #36]	; 0x24
 800692e:	f100 810d 	bmi.w	8006b4c <_svfprintf_r+0x66c>
 8006932:	9908      	ldr	r1, [sp, #32]
 8006934:	064b      	lsls	r3, r1, #25
 8006936:	f140 8109 	bpl.w	8006b4c <_svfprintf_r+0x66c>
 800693a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800693c:	8813      	ldrh	r3, [r2, #0]
 800693e:	3204      	adds	r2, #4
 8006940:	920e      	str	r2, [sp, #56]	; 0x38
 8006942:	1c19      	adds	r1, r3, #0
 8006944:	9a08      	ldr	r2, [sp, #32]
 8006946:	bf18      	it	ne
 8006948:	2101      	movne	r1, #1
 800694a:	420a      	tst	r2, r1
 800694c:	f000 83ca 	beq.w	80070e4 <_svfprintf_r+0xc04>
 8006950:	9908      	ldr	r1, [sp, #32]
 8006952:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006954:	2230      	movs	r2, #48	; 0x30
 8006956:	f041 0102 	orr.w	r1, r1, #2
 800695a:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 800695e:	9108      	str	r1, [sp, #32]
 8006960:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8006964:	2101      	movs	r1, #1
 8006966:	2202      	movs	r2, #2
 8006968:	e7c4      	b.n	80068f4 <_svfprintf_r+0x414>
 800696a:	9b08      	ldr	r3, [sp, #32]
 800696c:	f043 0310 	orr.w	r3, r3, #16
 8006970:	9308      	str	r3, [sp, #32]
 8006972:	e613      	b.n	800659c <_svfprintf_r+0xbc>
 8006974:	2500      	movs	r5, #0
 8006976:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006978:	f88d 510f 	strb.w	r5, [sp, #271]	; 0x10f
 800697c:	9315      	str	r3, [sp, #84]	; 0x54
 800697e:	6812      	ldr	r2, [r2, #0]
 8006980:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006982:	9009      	str	r0, [sp, #36]	; 0x24
 8006984:	9211      	str	r2, [sp, #68]	; 0x44
 8006986:	1d1f      	adds	r7, r3, #4
 8006988:	2a00      	cmp	r2, #0
 800698a:	f000 864b 	beq.w	8007624 <_svfprintf_r+0x1144>
 800698e:	2c00      	cmp	r4, #0
 8006990:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006992:	f2c0 8602 	blt.w	800759a <_svfprintf_r+0x10ba>
 8006996:	4629      	mov	r1, r5
 8006998:	4622      	mov	r2, r4
 800699a:	f002 fad1 	bl	8008f40 <memchr>
 800699e:	2800      	cmp	r0, #0
 80069a0:	f000 866f 	beq.w	8007682 <_svfprintf_r+0x11a2>
 80069a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80069a6:	9512      	str	r5, [sp, #72]	; 0x48
 80069a8:	1ac0      	subs	r0, r0, r3
 80069aa:	42a0      	cmp	r0, r4
 80069ac:	900d      	str	r0, [sp, #52]	; 0x34
 80069ae:	bfd1      	iteee	le
 80069b0:	9b0d      	ldrle	r3, [sp, #52]	; 0x34
 80069b2:	f89d 110f 	ldrbgt.w	r1, [sp, #271]	; 0x10f
 80069b6:	970e      	strgt	r7, [sp, #56]	; 0x38
 80069b8:	ea24 70e4 	bicgt.w	r0, r4, r4, asr #31
 80069bc:	bfd3      	iteet	le
 80069be:	ea23 73e3 	bicle.w	r3, r3, r3, asr #31
 80069c2:	900a      	strgt	r0, [sp, #40]	; 0x28
 80069c4:	940d      	strgt	r4, [sp, #52]	; 0x34
 80069c6:	930a      	strle	r3, [sp, #40]	; 0x28
 80069c8:	bfdc      	itt	le
 80069ca:	f89d 110f 	ldrble.w	r1, [sp, #271]	; 0x10f
 80069ce:	970e      	strle	r7, [sp, #56]	; 0x38
 80069d0:	9516      	str	r5, [sp, #88]	; 0x58
 80069d2:	e6f3      	b.n	80067bc <_svfprintf_r+0x2dc>
 80069d4:	9a08      	ldr	r2, [sp, #32]
 80069d6:	f042 0210 	orr.w	r2, r2, #16
 80069da:	9208      	str	r2, [sp, #32]
 80069dc:	e5de      	b.n	800659c <_svfprintf_r+0xbc>
 80069de:	9009      	str	r0, [sp, #36]	; 0x24
 80069e0:	9808      	ldr	r0, [sp, #32]
 80069e2:	06c3      	lsls	r3, r0, #27
 80069e4:	f140 843f 	bpl.w	8007266 <_svfprintf_r+0xd86>
 80069e8:	990e      	ldr	r1, [sp, #56]	; 0x38
 80069ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069ec:	680b      	ldr	r3, [r1, #0]
 80069ee:	3104      	adds	r1, #4
 80069f0:	910e      	str	r1, [sp, #56]	; 0x38
 80069f2:	601a      	str	r2, [r3, #0]
 80069f4:	e5a2      	b.n	800653c <_svfprintf_r+0x5c>
 80069f6:	9a08      	ldr	r2, [sp, #32]
 80069f8:	9009      	str	r0, [sp, #36]	; 0x24
 80069fa:	f012 0110 	ands.w	r1, r2, #16
 80069fe:	9315      	str	r3, [sp, #84]	; 0x54
 8006a00:	f47f af70 	bne.w	80068e4 <_svfprintf_r+0x404>
 8006a04:	9b08      	ldr	r3, [sp, #32]
 8006a06:	f013 0240 	ands.w	r2, r3, #64	; 0x40
 8006a0a:	f000 8437 	beq.w	800727c <_svfprintf_r+0xd9c>
 8006a0e:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006a10:	8803      	ldrh	r3, [r0, #0]
 8006a12:	460a      	mov	r2, r1
 8006a14:	1c19      	adds	r1, r3, #0
 8006a16:	bf18      	it	ne
 8006a18:	2101      	movne	r1, #1
 8006a1a:	3004      	adds	r0, #4
 8006a1c:	900e      	str	r0, [sp, #56]	; 0x38
 8006a1e:	e769      	b.n	80068f4 <_svfprintf_r+0x414>
 8006a20:	9009      	str	r0, [sp, #36]	; 0x24
 8006a22:	9315      	str	r3, [sp, #84]	; 0x54
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	f43f ae2b 	beq.w	8006680 <_svfprintf_r+0x1a0>
 8006a2a:	2101      	movs	r1, #1
 8006a2c:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8006a30:	aa2f      	add	r2, sp, #188	; 0xbc
 8006a32:	2300      	movs	r3, #0
 8006a34:	910a      	str	r1, [sp, #40]	; 0x28
 8006a36:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8006a3a:	910d      	str	r1, [sp, #52]	; 0x34
 8006a3c:	9211      	str	r2, [sp, #68]	; 0x44
 8006a3e:	2300      	movs	r3, #0
 8006a40:	9312      	str	r3, [sp, #72]	; 0x48
 8006a42:	9316      	str	r3, [sp, #88]	; 0x58
 8006a44:	e6be      	b.n	80067c4 <_svfprintf_r+0x2e4>
 8006a46:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	f47f ada6 	bne.w	800659c <_svfprintf_r+0xbc>
 8006a50:	f88d 710f 	strb.w	r7, [sp, #271]	; 0x10f
 8006a54:	e5a2      	b.n	800659c <_svfprintf_r+0xbc>
 8006a56:	9a08      	ldr	r2, [sp, #32]
 8006a58:	f042 0201 	orr.w	r2, r2, #1
 8006a5c:	9208      	str	r2, [sp, #32]
 8006a5e:	e59d      	b.n	800659c <_svfprintf_r+0xbc>
 8006a60:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a62:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	930b      	str	r3, [sp, #44]	; 0x2c
 8006a68:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a6a:	1d0b      	adds	r3, r1, #4
 8006a6c:	2a00      	cmp	r2, #0
 8006a6e:	f6ff adf7 	blt.w	8006660 <_svfprintf_r+0x180>
 8006a72:	930e      	str	r3, [sp, #56]	; 0x38
 8006a74:	e592      	b.n	800659c <_svfprintf_r+0xbc>
 8006a76:	9a08      	ldr	r2, [sp, #32]
 8006a78:	9009      	str	r0, [sp, #36]	; 0x24
 8006a7a:	06d0      	lsls	r0, r2, #27
 8006a7c:	9315      	str	r3, [sp, #84]	; 0x54
 8006a7e:	f53f af47 	bmi.w	8006910 <_svfprintf_r+0x430>
 8006a82:	9908      	ldr	r1, [sp, #32]
 8006a84:	0649      	lsls	r1, r1, #25
 8006a86:	f140 83ea 	bpl.w	800725e <_svfprintf_r+0xd7e>
 8006a8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a8c:	8813      	ldrh	r3, [r2, #0]
 8006a8e:	2201      	movs	r2, #1
 8006a90:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006a92:	1c19      	adds	r1, r3, #0
 8006a94:	bf18      	it	ne
 8006a96:	2101      	movne	r1, #1
 8006a98:	3004      	adds	r0, #4
 8006a9a:	900e      	str	r0, [sp, #56]	; 0x38
 8006a9c:	e72a      	b.n	80068f4 <_svfprintf_r+0x414>
 8006a9e:	9009      	str	r0, [sp, #36]	; 0x24
 8006aa0:	9808      	ldr	r0, [sp, #32]
 8006aa2:	9315      	str	r3, [sp, #84]	; 0x54
 8006aa4:	06c3      	lsls	r3, r0, #27
 8006aa6:	f57f ae41 	bpl.w	800672c <_svfprintf_r+0x24c>
 8006aaa:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006aac:	680b      	ldr	r3, [r1, #0]
 8006aae:	3104      	adds	r1, #4
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	910e      	str	r1, [sp, #56]	; 0x38
 8006ab4:	f6bf ae46 	bge.w	8006744 <_svfprintf_r+0x264>
 8006ab8:	425b      	negs	r3, r3
 8006aba:	222d      	movs	r2, #45	; 0x2d
 8006abc:	1c19      	adds	r1, r3, #0
 8006abe:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8006ac2:	bf18      	it	ne
 8006ac4:	2101      	movne	r1, #1
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	e640      	b.n	800674c <_svfprintf_r+0x26c>
 8006aca:	9908      	ldr	r1, [sp, #32]
 8006acc:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8006ad0:	9108      	str	r1, [sp, #32]
 8006ad2:	e563      	b.n	800659c <_svfprintf_r+0xbc>
 8006ad4:	9315      	str	r3, [sp, #84]	; 0x54
 8006ad6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ad8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	9009      	str	r0, [sp, #36]	; 0x24
 8006ade:	2200      	movs	r2, #0
 8006ae0:	2001      	movs	r0, #1
 8006ae2:	f88d 210f 	strb.w	r2, [sp, #271]	; 0x10f
 8006ae6:	3104      	adds	r1, #4
 8006ae8:	aa2f      	add	r2, sp, #188	; 0xbc
 8006aea:	900a      	str	r0, [sp, #40]	; 0x28
 8006aec:	910e      	str	r1, [sp, #56]	; 0x38
 8006aee:	f88d 30bc 	strb.w	r3, [sp, #188]	; 0xbc
 8006af2:	900d      	str	r0, [sp, #52]	; 0x34
 8006af4:	9211      	str	r2, [sp, #68]	; 0x44
 8006af6:	e7a2      	b.n	8006a3e <_svfprintf_r+0x55e>
 8006af8:	490e      	ldr	r1, [pc, #56]	; (8006b34 <_svfprintf_r+0x654>)
 8006afa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006afc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006afe:	911c      	str	r1, [sp, #112]	; 0x70
 8006b00:	9908      	ldr	r1, [sp, #32]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	9009      	str	r0, [sp, #36]	; 0x24
 8006b06:	3204      	adds	r2, #4
 8006b08:	f041 0102 	orr.w	r1, r1, #2
 8006b0c:	2078      	movs	r0, #120	; 0x78
 8006b0e:	920e      	str	r2, [sp, #56]	; 0x38
 8006b10:	9108      	str	r1, [sp, #32]
 8006b12:	2230      	movs	r2, #48	; 0x30
 8006b14:	1c19      	adds	r1, r3, #0
 8006b16:	f88d 210c 	strb.w	r2, [sp, #268]	; 0x10c
 8006b1a:	bf18      	it	ne
 8006b1c:	2101      	movne	r1, #1
 8006b1e:	f88d 010d 	strb.w	r0, [sp, #269]	; 0x10d
 8006b22:	2202      	movs	r2, #2
 8006b24:	9015      	str	r0, [sp, #84]	; 0x54
 8006b26:	e6e5      	b.n	80068f4 <_svfprintf_r+0x414>
 8006b28:	0800b768 	.word	0x0800b768
 8006b2c:	0800b764 	.word	0x0800b764
 8006b30:	0800b774 	.word	0x0800b774
 8006b34:	0800b788 	.word	0x0800b788
 8006b38:	0800b5b4 	.word	0x0800b5b4
 8006b3c:	9315      	str	r3, [sp, #84]	; 0x54
 8006b3e:	9b08      	ldr	r3, [sp, #32]
 8006b40:	49a4      	ldr	r1, [pc, #656]	; (8006dd4 <_svfprintf_r+0x8f4>)
 8006b42:	9009      	str	r0, [sp, #36]	; 0x24
 8006b44:	06da      	lsls	r2, r3, #27
 8006b46:	911c      	str	r1, [sp, #112]	; 0x70
 8006b48:	f57f aef3 	bpl.w	8006932 <_svfprintf_r+0x452>
 8006b4c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8006b4e:	6803      	ldr	r3, [r0, #0]
 8006b50:	3004      	adds	r0, #4
 8006b52:	900e      	str	r0, [sp, #56]	; 0x38
 8006b54:	e6f5      	b.n	8006942 <_svfprintf_r+0x462>
 8006b56:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006b58:	f89d 310f 	ldrb.w	r3, [sp, #271]	; 0x10f
 8006b5c:	b16b      	cbz	r3, 8006b7a <_svfprintf_r+0x69a>
 8006b5e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006b60:	f20d 130f 	addw	r3, sp, #271	; 0x10f
 8006b64:	3401      	adds	r4, #1
 8006b66:	6033      	str	r3, [r6, #0]
 8006b68:	3501      	adds	r5, #1
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	2c07      	cmp	r4, #7
 8006b6e:	6073      	str	r3, [r6, #4]
 8006b70:	953b      	str	r5, [sp, #236]	; 0xec
 8006b72:	943a      	str	r4, [sp, #232]	; 0xe8
 8006b74:	f300 81f5 	bgt.w	8006f62 <_svfprintf_r+0xa82>
 8006b78:	3608      	adds	r6, #8
 8006b7a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006b7c:	b163      	cbz	r3, 8006b98 <_svfprintf_r+0x6b8>
 8006b7e:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006b80:	ab43      	add	r3, sp, #268	; 0x10c
 8006b82:	3401      	adds	r4, #1
 8006b84:	6033      	str	r3, [r6, #0]
 8006b86:	3502      	adds	r5, #2
 8006b88:	2302      	movs	r3, #2
 8006b8a:	2c07      	cmp	r4, #7
 8006b8c:	6073      	str	r3, [r6, #4]
 8006b8e:	953b      	str	r5, [sp, #236]	; 0xec
 8006b90:	943a      	str	r4, [sp, #232]	; 0xe8
 8006b92:	f300 81db 	bgt.w	8006f4c <_svfprintf_r+0xa6c>
 8006b96:	3608      	adds	r6, #8
 8006b98:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b9a:	2b80      	cmp	r3, #128	; 0x80
 8006b9c:	f000 8122 	beq.w	8006de4 <_svfprintf_r+0x904>
 8006ba0:	9812      	ldr	r0, [sp, #72]	; 0x48
 8006ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ba4:	1ac7      	subs	r7, r0, r3
 8006ba6:	2f00      	cmp	r7, #0
 8006ba8:	dd32      	ble.n	8006c10 <_svfprintf_r+0x730>
 8006baa:	2f10      	cmp	r7, #16
 8006bac:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006bae:	f8df 822c 	ldr.w	r8, [pc, #556]	; 8006ddc <_svfprintf_r+0x8fc>
 8006bb2:	dd22      	ble.n	8006bfa <_svfprintf_r+0x71a>
 8006bb4:	4623      	mov	r3, r4
 8006bb6:	f04f 0910 	mov.w	r9, #16
 8006bba:	4644      	mov	r4, r8
 8006bbc:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8006bc0:	e003      	b.n	8006bca <_svfprintf_r+0x6ea>
 8006bc2:	3f10      	subs	r7, #16
 8006bc4:	3608      	adds	r6, #8
 8006bc6:	2f10      	cmp	r7, #16
 8006bc8:	dd15      	ble.n	8006bf6 <_svfprintf_r+0x716>
 8006bca:	3301      	adds	r3, #1
 8006bcc:	3510      	adds	r5, #16
 8006bce:	2b07      	cmp	r3, #7
 8006bd0:	e886 0210 	stmia.w	r6, {r4, r9}
 8006bd4:	953b      	str	r5, [sp, #236]	; 0xec
 8006bd6:	933a      	str	r3, [sp, #232]	; 0xe8
 8006bd8:	ddf3      	ble.n	8006bc2 <_svfprintf_r+0x6e2>
 8006bda:	4640      	mov	r0, r8
 8006bdc:	4651      	mov	r1, sl
 8006bde:	465a      	mov	r2, fp
 8006be0:	f002 fff0 	bl	8009bc4 <__ssprint_r>
 8006be4:	2800      	cmp	r0, #0
 8006be6:	f47f ad52 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006bea:	3f10      	subs	r7, #16
 8006bec:	2f10      	cmp	r7, #16
 8006bee:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006bf0:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8006bf2:	ae1f      	add	r6, sp, #124	; 0x7c
 8006bf4:	dce9      	bgt.n	8006bca <_svfprintf_r+0x6ea>
 8006bf6:	46a0      	mov	r8, r4
 8006bf8:	461c      	mov	r4, r3
 8006bfa:	3401      	adds	r4, #1
 8006bfc:	19ed      	adds	r5, r5, r7
 8006bfe:	2c07      	cmp	r4, #7
 8006c00:	f8c6 8000 	str.w	r8, [r6]
 8006c04:	6077      	str	r7, [r6, #4]
 8006c06:	953b      	str	r5, [sp, #236]	; 0xec
 8006c08:	943a      	str	r4, [sp, #232]	; 0xe8
 8006c0a:	f300 8194 	bgt.w	8006f36 <_svfprintf_r+0xa56>
 8006c0e:	3608      	adds	r6, #8
 8006c10:	9908      	ldr	r1, [sp, #32]
 8006c12:	05ca      	lsls	r2, r1, #23
 8006c14:	d472      	bmi.n	8006cfc <_svfprintf_r+0x81c>
 8006c16:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006c18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006c1a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006c1c:	6073      	str	r3, [r6, #4]
 8006c1e:	3401      	adds	r4, #1
 8006c20:	18ed      	adds	r5, r5, r3
 8006c22:	2c07      	cmp	r4, #7
 8006c24:	6032      	str	r2, [r6, #0]
 8006c26:	953b      	str	r5, [sp, #236]	; 0xec
 8006c28:	943a      	str	r4, [sp, #232]	; 0xe8
 8006c2a:	dc5c      	bgt.n	8006ce6 <_svfprintf_r+0x806>
 8006c2c:	3608      	adds	r6, #8
 8006c2e:	9908      	ldr	r1, [sp, #32]
 8006c30:	074b      	lsls	r3, r1, #29
 8006c32:	d53e      	bpl.n	8006cb2 <_svfprintf_r+0x7d2>
 8006c34:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c38:	1ad7      	subs	r7, r2, r3
 8006c3a:	2f00      	cmp	r7, #0
 8006c3c:	dd39      	ble.n	8006cb2 <_svfprintf_r+0x7d2>
 8006c3e:	2f10      	cmp	r7, #16
 8006c40:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006c42:	f8df 819c 	ldr.w	r8, [pc, #412]	; 8006de0 <_svfprintf_r+0x900>
 8006c46:	dd22      	ble.n	8006c8e <_svfprintf_r+0x7ae>
 8006c48:	4623      	mov	r3, r4
 8006c4a:	f04f 0910 	mov.w	r9, #16
 8006c4e:	4644      	mov	r4, r8
 8006c50:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8006c54:	e003      	b.n	8006c5e <_svfprintf_r+0x77e>
 8006c56:	3f10      	subs	r7, #16
 8006c58:	3608      	adds	r6, #8
 8006c5a:	2f10      	cmp	r7, #16
 8006c5c:	dd15      	ble.n	8006c8a <_svfprintf_r+0x7aa>
 8006c5e:	3301      	adds	r3, #1
 8006c60:	3510      	adds	r5, #16
 8006c62:	2b07      	cmp	r3, #7
 8006c64:	e886 0210 	stmia.w	r6, {r4, r9}
 8006c68:	953b      	str	r5, [sp, #236]	; 0xec
 8006c6a:	933a      	str	r3, [sp, #232]	; 0xe8
 8006c6c:	ddf3      	ble.n	8006c56 <_svfprintf_r+0x776>
 8006c6e:	4640      	mov	r0, r8
 8006c70:	4651      	mov	r1, sl
 8006c72:	465a      	mov	r2, fp
 8006c74:	f002 ffa6 	bl	8009bc4 <__ssprint_r>
 8006c78:	2800      	cmp	r0, #0
 8006c7a:	f47f ad08 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006c7e:	3f10      	subs	r7, #16
 8006c80:	2f10      	cmp	r7, #16
 8006c82:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006c84:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8006c86:	ae1f      	add	r6, sp, #124	; 0x7c
 8006c88:	dce9      	bgt.n	8006c5e <_svfprintf_r+0x77e>
 8006c8a:	46a0      	mov	r8, r4
 8006c8c:	461c      	mov	r4, r3
 8006c8e:	3401      	adds	r4, #1
 8006c90:	197d      	adds	r5, r7, r5
 8006c92:	2c07      	cmp	r4, #7
 8006c94:	f8c6 8000 	str.w	r8, [r6]
 8006c98:	6077      	str	r7, [r6, #4]
 8006c9a:	953b      	str	r5, [sp, #236]	; 0xec
 8006c9c:	943a      	str	r4, [sp, #232]	; 0xe8
 8006c9e:	dd08      	ble.n	8006cb2 <_svfprintf_r+0x7d2>
 8006ca0:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006ca2:	4651      	mov	r1, sl
 8006ca4:	465a      	mov	r2, fp
 8006ca6:	f002 ff8d 	bl	8009bc4 <__ssprint_r>
 8006caa:	2800      	cmp	r0, #0
 8006cac:	f47f acef 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006cb0:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006cb2:	980c      	ldr	r0, [sp, #48]	; 0x30
 8006cb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006cb6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006cb8:	428a      	cmp	r2, r1
 8006cba:	bfac      	ite	ge
 8006cbc:	1880      	addge	r0, r0, r2
 8006cbe:	1840      	addlt	r0, r0, r1
 8006cc0:	900c      	str	r0, [sp, #48]	; 0x30
 8006cc2:	2d00      	cmp	r5, #0
 8006cc4:	f040 8129 	bne.w	8006f1a <_svfprintf_r+0xa3a>
 8006cc8:	2300      	movs	r3, #0
 8006cca:	933a      	str	r3, [sp, #232]	; 0xe8
 8006ccc:	ae1f      	add	r6, sp, #124	; 0x7c
 8006cce:	e435      	b.n	800653c <_svfprintf_r+0x5c>
 8006cd0:	46a0      	mov	r8, r4
 8006cd2:	461c      	mov	r4, r3
 8006cd4:	3401      	adds	r4, #1
 8006cd6:	19ed      	adds	r5, r5, r7
 8006cd8:	2c07      	cmp	r4, #7
 8006cda:	f8c6 8000 	str.w	r8, [r6]
 8006cde:	6077      	str	r7, [r6, #4]
 8006ce0:	953b      	str	r5, [sp, #236]	; 0xec
 8006ce2:	943a      	str	r4, [sp, #232]	; 0xe8
 8006ce4:	dda2      	ble.n	8006c2c <_svfprintf_r+0x74c>
 8006ce6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006ce8:	4651      	mov	r1, sl
 8006cea:	465a      	mov	r2, fp
 8006cec:	f002 ff6a 	bl	8009bc4 <__ssprint_r>
 8006cf0:	2800      	cmp	r0, #0
 8006cf2:	f47f accc 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006cf6:	ae1f      	add	r6, sp, #124	; 0x7c
 8006cf8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006cfa:	e798      	b.n	8006c2e <_svfprintf_r+0x74e>
 8006cfc:	9815      	ldr	r0, [sp, #84]	; 0x54
 8006cfe:	2865      	cmp	r0, #101	; 0x65
 8006d00:	f340 80aa 	ble.w	8006e58 <_svfprintf_r+0x978>
 8006d04:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	f004 fb18 	bl	800b340 <__aeabi_dcmpeq>
 8006d10:	2800      	cmp	r0, #0
 8006d12:	f000 8131 	beq.w	8006f78 <_svfprintf_r+0xa98>
 8006d16:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006d18:	4b2f      	ldr	r3, [pc, #188]	; (8006dd8 <_svfprintf_r+0x8f8>)
 8006d1a:	3401      	adds	r4, #1
 8006d1c:	6033      	str	r3, [r6, #0]
 8006d1e:	3501      	adds	r5, #1
 8006d20:	2301      	movs	r3, #1
 8006d22:	2c07      	cmp	r4, #7
 8006d24:	6073      	str	r3, [r6, #4]
 8006d26:	953b      	str	r5, [sp, #236]	; 0xec
 8006d28:	943a      	str	r4, [sp, #232]	; 0xe8
 8006d2a:	f300 82b8 	bgt.w	800729e <_svfprintf_r+0xdbe>
 8006d2e:	3608      	adds	r6, #8
 8006d30:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8006d32:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006d34:	4299      	cmp	r1, r3
 8006d36:	dc03      	bgt.n	8006d40 <_svfprintf_r+0x860>
 8006d38:	9a08      	ldr	r2, [sp, #32]
 8006d3a:	07d3      	lsls	r3, r2, #31
 8006d3c:	f57f af77 	bpl.w	8006c2e <_svfprintf_r+0x74e>
 8006d40:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006d42:	981a      	ldr	r0, [sp, #104]	; 0x68
 8006d44:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006d46:	6070      	str	r0, [r6, #4]
 8006d48:	3401      	adds	r4, #1
 8006d4a:	182d      	adds	r5, r5, r0
 8006d4c:	2c07      	cmp	r4, #7
 8006d4e:	6033      	str	r3, [r6, #0]
 8006d50:	953b      	str	r5, [sp, #236]	; 0xec
 8006d52:	943a      	str	r4, [sp, #232]	; 0xe8
 8006d54:	f300 8300 	bgt.w	8007358 <_svfprintf_r+0xe78>
 8006d58:	3608      	adds	r6, #8
 8006d5a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8006d5c:	1e4f      	subs	r7, r1, #1
 8006d5e:	2f00      	cmp	r7, #0
 8006d60:	f77f af65 	ble.w	8006c2e <_svfprintf_r+0x74e>
 8006d64:	2f10      	cmp	r7, #16
 8006d66:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006d68:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8006ddc <_svfprintf_r+0x8fc>
 8006d6c:	ddb2      	ble.n	8006cd4 <_svfprintf_r+0x7f4>
 8006d6e:	4623      	mov	r3, r4
 8006d70:	f04f 0910 	mov.w	r9, #16
 8006d74:	4644      	mov	r4, r8
 8006d76:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8006d7a:	e003      	b.n	8006d84 <_svfprintf_r+0x8a4>
 8006d7c:	3608      	adds	r6, #8
 8006d7e:	3f10      	subs	r7, #16
 8006d80:	2f10      	cmp	r7, #16
 8006d82:	dda5      	ble.n	8006cd0 <_svfprintf_r+0x7f0>
 8006d84:	3301      	adds	r3, #1
 8006d86:	3510      	adds	r5, #16
 8006d88:	2b07      	cmp	r3, #7
 8006d8a:	e886 0210 	stmia.w	r6, {r4, r9}
 8006d8e:	953b      	str	r5, [sp, #236]	; 0xec
 8006d90:	933a      	str	r3, [sp, #232]	; 0xe8
 8006d92:	ddf3      	ble.n	8006d7c <_svfprintf_r+0x89c>
 8006d94:	4640      	mov	r0, r8
 8006d96:	4651      	mov	r1, sl
 8006d98:	465a      	mov	r2, fp
 8006d9a:	f002 ff13 	bl	8009bc4 <__ssprint_r>
 8006d9e:	2800      	cmp	r0, #0
 8006da0:	f47f ac75 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006da4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006da6:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8006da8:	ae1f      	add	r6, sp, #124	; 0x7c
 8006daa:	e7e8      	b.n	8006d7e <_svfprintf_r+0x89e>
 8006dac:	2a00      	cmp	r2, #0
 8006dae:	f040 80be 	bne.w	8006f2e <_svfprintf_r+0xa4e>
 8006db2:	9808      	ldr	r0, [sp, #32]
 8006db4:	07c1      	lsls	r1, r0, #31
 8006db6:	bf5c      	itt	pl
 8006db8:	920d      	strpl	r2, [sp, #52]	; 0x34
 8006dba:	f8cd b044 	strpl.w	fp, [sp, #68]	; 0x44
 8006dbe:	f57f acf3 	bpl.w	80067a8 <_svfprintf_r+0x2c8>
 8006dc2:	991d      	ldr	r1, [sp, #116]	; 0x74
 8006dc4:	2330      	movs	r3, #48	; 0x30
 8006dc6:	f10d 02e3 	add.w	r2, sp, #227	; 0xe3
 8006dca:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 8006dce:	910d      	str	r1, [sp, #52]	; 0x34
 8006dd0:	9211      	str	r2, [sp, #68]	; 0x44
 8006dd2:	e4e9      	b.n	80067a8 <_svfprintf_r+0x2c8>
 8006dd4:	0800b788 	.word	0x0800b788
 8006dd8:	0800b7a4 	.word	0x0800b7a4
 8006ddc:	0800b5c4 	.word	0x0800b5c4
 8006de0:	0800b5b4 	.word	0x0800b5b4
 8006de4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8006de6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8006de8:	1a47      	subs	r7, r0, r1
 8006dea:	2f00      	cmp	r7, #0
 8006dec:	f77f aed8 	ble.w	8006ba0 <_svfprintf_r+0x6c0>
 8006df0:	2f10      	cmp	r7, #16
 8006df2:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006df4:	f8df 86d8 	ldr.w	r8, [pc, #1752]	; 80074d0 <_svfprintf_r+0xff0>
 8006df8:	dd22      	ble.n	8006e40 <_svfprintf_r+0x960>
 8006dfa:	4623      	mov	r3, r4
 8006dfc:	f04f 0910 	mov.w	r9, #16
 8006e00:	4644      	mov	r4, r8
 8006e02:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8006e06:	e003      	b.n	8006e10 <_svfprintf_r+0x930>
 8006e08:	3f10      	subs	r7, #16
 8006e0a:	3608      	adds	r6, #8
 8006e0c:	2f10      	cmp	r7, #16
 8006e0e:	dd15      	ble.n	8006e3c <_svfprintf_r+0x95c>
 8006e10:	3301      	adds	r3, #1
 8006e12:	3510      	adds	r5, #16
 8006e14:	2b07      	cmp	r3, #7
 8006e16:	e886 0210 	stmia.w	r6, {r4, r9}
 8006e1a:	953b      	str	r5, [sp, #236]	; 0xec
 8006e1c:	933a      	str	r3, [sp, #232]	; 0xe8
 8006e1e:	ddf3      	ble.n	8006e08 <_svfprintf_r+0x928>
 8006e20:	4640      	mov	r0, r8
 8006e22:	4651      	mov	r1, sl
 8006e24:	465a      	mov	r2, fp
 8006e26:	f002 fecd 	bl	8009bc4 <__ssprint_r>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	f47f ac2f 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006e30:	3f10      	subs	r7, #16
 8006e32:	2f10      	cmp	r7, #16
 8006e34:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006e36:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8006e38:	ae1f      	add	r6, sp, #124	; 0x7c
 8006e3a:	dce9      	bgt.n	8006e10 <_svfprintf_r+0x930>
 8006e3c:	46a0      	mov	r8, r4
 8006e3e:	461c      	mov	r4, r3
 8006e40:	3401      	adds	r4, #1
 8006e42:	19ed      	adds	r5, r5, r7
 8006e44:	2c07      	cmp	r4, #7
 8006e46:	f8c6 8000 	str.w	r8, [r6]
 8006e4a:	6077      	str	r7, [r6, #4]
 8006e4c:	953b      	str	r5, [sp, #236]	; 0xec
 8006e4e:	943a      	str	r4, [sp, #232]	; 0xe8
 8006e50:	f300 81df 	bgt.w	8007212 <_svfprintf_r+0xd32>
 8006e54:	3608      	adds	r6, #8
 8006e56:	e6a3      	b.n	8006ba0 <_svfprintf_r+0x6c0>
 8006e58:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006e5a:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006e5c:	2a01      	cmp	r2, #1
 8006e5e:	f340 81a5 	ble.w	80071ac <_svfprintf_r+0xccc>
 8006e62:	3401      	adds	r4, #1
 8006e64:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006e66:	3501      	adds	r5, #1
 8006e68:	2301      	movs	r3, #1
 8006e6a:	2c07      	cmp	r4, #7
 8006e6c:	6030      	str	r0, [r6, #0]
 8006e6e:	6073      	str	r3, [r6, #4]
 8006e70:	953b      	str	r5, [sp, #236]	; 0xec
 8006e72:	943a      	str	r4, [sp, #232]	; 0xe8
 8006e74:	f300 81c1 	bgt.w	80071fa <_svfprintf_r+0xd1a>
 8006e78:	3608      	adds	r6, #8
 8006e7a:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006e7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8006e7e:	6071      	str	r1, [r6, #4]
 8006e80:	3401      	adds	r4, #1
 8006e82:	186d      	adds	r5, r5, r1
 8006e84:	2c07      	cmp	r4, #7
 8006e86:	6032      	str	r2, [r6, #0]
 8006e88:	953b      	str	r5, [sp, #236]	; 0xec
 8006e8a:	943a      	str	r4, [sp, #232]	; 0xe8
 8006e8c:	f300 81a9 	bgt.w	80071e2 <_svfprintf_r+0xd02>
 8006e90:	3608      	adds	r6, #8
 8006e92:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8006e96:	2200      	movs	r2, #0
 8006e98:	2300      	movs	r3, #0
 8006e9a:	f004 fa51 	bl	800b340 <__aeabi_dcmpeq>
 8006e9e:	2800      	cmp	r0, #0
 8006ea0:	f040 80f6 	bne.w	8007090 <_svfprintf_r+0xbb0>
 8006ea4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006ea6:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006ea8:	1e5a      	subs	r2, r3, #1
 8006eaa:	3401      	adds	r4, #1
 8006eac:	1c43      	adds	r3, r0, #1
 8006eae:	18ad      	adds	r5, r5, r2
 8006eb0:	2c07      	cmp	r4, #7
 8006eb2:	6033      	str	r3, [r6, #0]
 8006eb4:	6072      	str	r2, [r6, #4]
 8006eb6:	953b      	str	r5, [sp, #236]	; 0xec
 8006eb8:	943a      	str	r4, [sp, #232]	; 0xe8
 8006eba:	dc22      	bgt.n	8006f02 <_svfprintf_r+0xa22>
 8006ebc:	3608      	adds	r6, #8
 8006ebe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ec0:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8006ec2:	3401      	adds	r4, #1
 8006ec4:	18ed      	adds	r5, r5, r3
 8006ec6:	2c07      	cmp	r4, #7
 8006ec8:	ab3c      	add	r3, sp, #240	; 0xf0
 8006eca:	6033      	str	r3, [r6, #0]
 8006ecc:	6070      	str	r0, [r6, #4]
 8006ece:	953b      	str	r5, [sp, #236]	; 0xec
 8006ed0:	943a      	str	r4, [sp, #232]	; 0xe8
 8006ed2:	f77f aeab 	ble.w	8006c2c <_svfprintf_r+0x74c>
 8006ed6:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006ed8:	4651      	mov	r1, sl
 8006eda:	465a      	mov	r2, fp
 8006edc:	f002 fe72 	bl	8009bc4 <__ssprint_r>
 8006ee0:	2800      	cmp	r0, #0
 8006ee2:	f47f abd4 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006ee6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006ee8:	ae1f      	add	r6, sp, #124	; 0x7c
 8006eea:	e6a0      	b.n	8006c2e <_svfprintf_r+0x74e>
 8006eec:	46a0      	mov	r8, r4
 8006eee:	461c      	mov	r4, r3
 8006ef0:	3401      	adds	r4, #1
 8006ef2:	19ed      	adds	r5, r5, r7
 8006ef4:	2c07      	cmp	r4, #7
 8006ef6:	f8c6 8000 	str.w	r8, [r6]
 8006efa:	6077      	str	r7, [r6, #4]
 8006efc:	953b      	str	r5, [sp, #236]	; 0xec
 8006efe:	943a      	str	r4, [sp, #232]	; 0xe8
 8006f00:	dddc      	ble.n	8006ebc <_svfprintf_r+0x9dc>
 8006f02:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006f04:	4651      	mov	r1, sl
 8006f06:	465a      	mov	r2, fp
 8006f08:	f002 fe5c 	bl	8009bc4 <__ssprint_r>
 8006f0c:	2800      	cmp	r0, #0
 8006f0e:	f47f abbe 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006f12:	ae1f      	add	r6, sp, #124	; 0x7c
 8006f14:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006f16:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006f18:	e7d1      	b.n	8006ebe <_svfprintf_r+0x9de>
 8006f1a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006f1c:	4651      	mov	r1, sl
 8006f1e:	465a      	mov	r2, fp
 8006f20:	f002 fe50 	bl	8009bc4 <__ssprint_r>
 8006f24:	2800      	cmp	r0, #0
 8006f26:	f43f aecf 	beq.w	8006cc8 <_svfprintf_r+0x7e8>
 8006f2a:	f7ff bbb0 	b.w	800668e <_svfprintf_r+0x1ae>
 8006f2e:	910d      	str	r1, [sp, #52]	; 0x34
 8006f30:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
 8006f34:	e438      	b.n	80067a8 <_svfprintf_r+0x2c8>
 8006f36:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006f38:	4651      	mov	r1, sl
 8006f3a:	465a      	mov	r2, fp
 8006f3c:	f002 fe42 	bl	8009bc4 <__ssprint_r>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	f47f aba4 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006f46:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006f48:	ae1f      	add	r6, sp, #124	; 0x7c
 8006f4a:	e661      	b.n	8006c10 <_svfprintf_r+0x730>
 8006f4c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006f4e:	4651      	mov	r1, sl
 8006f50:	465a      	mov	r2, fp
 8006f52:	f002 fe37 	bl	8009bc4 <__ssprint_r>
 8006f56:	2800      	cmp	r0, #0
 8006f58:	f47f ab99 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006f5c:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006f5e:	ae1f      	add	r6, sp, #124	; 0x7c
 8006f60:	e61a      	b.n	8006b98 <_svfprintf_r+0x6b8>
 8006f62:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8006f64:	4651      	mov	r1, sl
 8006f66:	465a      	mov	r2, fp
 8006f68:	f002 fe2c 	bl	8009bc4 <__ssprint_r>
 8006f6c:	2800      	cmp	r0, #0
 8006f6e:	f47f ab8e 	bne.w	800668e <_svfprintf_r+0x1ae>
 8006f72:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8006f74:	ae1f      	add	r6, sp, #124	; 0x7c
 8006f76:	e600      	b.n	8006b7a <_svfprintf_r+0x69a>
 8006f78:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8006f7a:	2f00      	cmp	r7, #0
 8006f7c:	f340 819a 	ble.w	80072b4 <_svfprintf_r+0xdd4>
 8006f80:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8006f82:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006f84:	9911      	ldr	r1, [sp, #68]	; 0x44
 8006f86:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8006f88:	4287      	cmp	r7, r0
 8006f8a:	bfa8      	it	ge
 8006f8c:	4607      	movge	r7, r0
 8006f8e:	1889      	adds	r1, r1, r2
 8006f90:	2f00      	cmp	r7, #0
 8006f92:	910d      	str	r1, [sp, #52]	; 0x34
 8006f94:	dd0b      	ble.n	8006fae <_svfprintf_r+0xace>
 8006f96:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006f98:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8006f9a:	6077      	str	r7, [r6, #4]
 8006f9c:	3401      	adds	r4, #1
 8006f9e:	19ed      	adds	r5, r5, r7
 8006fa0:	2c07      	cmp	r4, #7
 8006fa2:	6032      	str	r2, [r6, #0]
 8006fa4:	953b      	str	r5, [sp, #236]	; 0xec
 8006fa6:	943a      	str	r4, [sp, #232]	; 0xe8
 8006fa8:	f300 8304 	bgt.w	80075b4 <_svfprintf_r+0x10d4>
 8006fac:	3608      	adds	r6, #8
 8006fae:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006fb0:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 8006fb4:	1bdf      	subs	r7, r3, r7
 8006fb6:	2f00      	cmp	r7, #0
 8006fb8:	f340 80a0 	ble.w	80070fc <_svfprintf_r+0xc1c>
 8006fbc:	2f10      	cmp	r7, #16
 8006fbe:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8006fc0:	f8df 850c 	ldr.w	r8, [pc, #1292]	; 80074d0 <_svfprintf_r+0xff0>
 8006fc4:	f340 815f 	ble.w	8007286 <_svfprintf_r+0xda6>
 8006fc8:	4623      	mov	r3, r4
 8006fca:	f04f 0910 	mov.w	r9, #16
 8006fce:	4644      	mov	r4, r8
 8006fd0:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8006fd4:	e004      	b.n	8006fe0 <_svfprintf_r+0xb00>
 8006fd6:	3608      	adds	r6, #8
 8006fd8:	3f10      	subs	r7, #16
 8006fda:	2f10      	cmp	r7, #16
 8006fdc:	f340 8151 	ble.w	8007282 <_svfprintf_r+0xda2>
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	3510      	adds	r5, #16
 8006fe4:	2b07      	cmp	r3, #7
 8006fe6:	e886 0210 	stmia.w	r6, {r4, r9}
 8006fea:	953b      	str	r5, [sp, #236]	; 0xec
 8006fec:	933a      	str	r3, [sp, #232]	; 0xe8
 8006fee:	ddf2      	ble.n	8006fd6 <_svfprintf_r+0xaf6>
 8006ff0:	4640      	mov	r0, r8
 8006ff2:	4651      	mov	r1, sl
 8006ff4:	465a      	mov	r2, fp
 8006ff6:	f002 fde5 	bl	8009bc4 <__ssprint_r>
 8006ffa:	2800      	cmp	r0, #0
 8006ffc:	f47f ab47 	bne.w	800668e <_svfprintf_r+0x1ae>
 8007000:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8007002:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8007004:	ae1f      	add	r6, sp, #124	; 0x7c
 8007006:	e7e7      	b.n	8006fd8 <_svfprintf_r+0xaf8>
 8007008:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 800700a:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 800700e:	f003 000f 	and.w	r0, r3, #15
 8007012:	460a      	mov	r2, r1
 8007014:	5c28      	ldrb	r0, [r5, r0]
 8007016:	3901      	subs	r1, #1
 8007018:	091b      	lsrs	r3, r3, #4
 800701a:	7010      	strb	r0, [r2, #0]
 800701c:	d1f7      	bne.n	800700e <_svfprintf_r+0xb2e>
 800701e:	ebc2 030b 	rsb	r3, r2, fp
 8007022:	9211      	str	r2, [sp, #68]	; 0x44
 8007024:	930d      	str	r3, [sp, #52]	; 0x34
 8007026:	f7ff bbbf 	b.w	80067a8 <_svfprintf_r+0x2c8>
 800702a:	2b09      	cmp	r3, #9
 800702c:	bf82      	ittt	hi
 800702e:	f64c 45cd 	movwhi	r5, #52429	; 0xcccd
 8007032:	f10d 01e3 	addhi.w	r1, sp, #227	; 0xe3
 8007036:	f6cc 45cc 	movthi	r5, #52428	; 0xcccc
 800703a:	d809      	bhi.n	8007050 <_svfprintf_r+0xb70>
 800703c:	981d      	ldr	r0, [sp, #116]	; 0x74
 800703e:	3330      	adds	r3, #48	; 0x30
 8007040:	f10d 01e3 	add.w	r1, sp, #227	; 0xe3
 8007044:	f88d 30e3 	strb.w	r3, [sp, #227]	; 0xe3
 8007048:	900d      	str	r0, [sp, #52]	; 0x34
 800704a:	9111      	str	r1, [sp, #68]	; 0x44
 800704c:	f7ff bbac 	b.w	80067a8 <_svfprintf_r+0x2c8>
 8007050:	fba5 0203 	umull	r0, r2, r5, r3
 8007054:	08d2      	lsrs	r2, r2, #3
 8007056:	eb02 0782 	add.w	r7, r2, r2, lsl #2
 800705a:	4608      	mov	r0, r1
 800705c:	eba3 0347 	sub.w	r3, r3, r7, lsl #1
 8007060:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007064:	7001      	strb	r1, [r0, #0]
 8007066:	4613      	mov	r3, r2
 8007068:	1e41      	subs	r1, r0, #1
 800706a:	2a00      	cmp	r2, #0
 800706c:	d1f0      	bne.n	8007050 <_svfprintf_r+0xb70>
 800706e:	ebc0 030b 	rsb	r3, r0, fp
 8007072:	9011      	str	r0, [sp, #68]	; 0x44
 8007074:	930d      	str	r3, [sp, #52]	; 0x34
 8007076:	f7ff bb97 	b.w	80067a8 <_svfprintf_r+0x2c8>
 800707a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800707c:	4651      	mov	r1, sl
 800707e:	465a      	mov	r2, fp
 8007080:	f002 fda0 	bl	8009bc4 <__ssprint_r>
 8007084:	2800      	cmp	r0, #0
 8007086:	f47f ab02 	bne.w	800668e <_svfprintf_r+0x1ae>
 800708a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800708c:	ae1f      	add	r6, sp, #124	; 0x7c
 800708e:	e563      	b.n	8006b58 <_svfprintf_r+0x678>
 8007090:	9910      	ldr	r1, [sp, #64]	; 0x40
 8007092:	1e4f      	subs	r7, r1, #1
 8007094:	2f00      	cmp	r7, #0
 8007096:	f77f af12 	ble.w	8006ebe <_svfprintf_r+0x9de>
 800709a:	2f10      	cmp	r7, #16
 800709c:	f8df 8430 	ldr.w	r8, [pc, #1072]	; 80074d0 <_svfprintf_r+0xff0>
 80070a0:	f77f af26 	ble.w	8006ef0 <_svfprintf_r+0xa10>
 80070a4:	4623      	mov	r3, r4
 80070a6:	f04f 0910 	mov.w	r9, #16
 80070aa:	4644      	mov	r4, r8
 80070ac:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 80070b0:	e004      	b.n	80070bc <_svfprintf_r+0xbdc>
 80070b2:	3608      	adds	r6, #8
 80070b4:	3f10      	subs	r7, #16
 80070b6:	2f10      	cmp	r7, #16
 80070b8:	f77f af18 	ble.w	8006eec <_svfprintf_r+0xa0c>
 80070bc:	3301      	adds	r3, #1
 80070be:	3510      	adds	r5, #16
 80070c0:	2b07      	cmp	r3, #7
 80070c2:	e886 0210 	stmia.w	r6, {r4, r9}
 80070c6:	953b      	str	r5, [sp, #236]	; 0xec
 80070c8:	933a      	str	r3, [sp, #232]	; 0xe8
 80070ca:	ddf2      	ble.n	80070b2 <_svfprintf_r+0xbd2>
 80070cc:	4640      	mov	r0, r8
 80070ce:	4651      	mov	r1, sl
 80070d0:	465a      	mov	r2, fp
 80070d2:	f002 fd77 	bl	8009bc4 <__ssprint_r>
 80070d6:	2800      	cmp	r0, #0
 80070d8:	f47f aad9 	bne.w	800668e <_svfprintf_r+0x1ae>
 80070dc:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80070de:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 80070e0:	ae1f      	add	r6, sp, #124	; 0x7c
 80070e2:	e7e7      	b.n	80070b4 <_svfprintf_r+0xbd4>
 80070e4:	2202      	movs	r2, #2
 80070e6:	e405      	b.n	80068f4 <_svfprintf_r+0x414>
 80070e8:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80070ea:	4651      	mov	r1, sl
 80070ec:	465a      	mov	r2, fp
 80070ee:	f002 fd69 	bl	8009bc4 <__ssprint_r>
 80070f2:	2800      	cmp	r0, #0
 80070f4:	f47f aacb 	bne.w	800668e <_svfprintf_r+0x1ae>
 80070f8:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80070fa:	ae1f      	add	r6, sp, #124	; 0x7c
 80070fc:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80070fe:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007100:	4298      	cmp	r0, r3
 8007102:	dc45      	bgt.n	8007190 <_svfprintf_r+0xcb0>
 8007104:	9908      	ldr	r1, [sp, #32]
 8007106:	07c9      	lsls	r1, r1, #31
 8007108:	d442      	bmi.n	8007190 <_svfprintf_r+0xcb0>
 800710a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800710c:	9816      	ldr	r0, [sp, #88]	; 0x58
 800710e:	180a      	adds	r2, r1, r0
 8007110:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007112:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007114:	1a8f      	subs	r7, r1, r2
 8007116:	1ac3      	subs	r3, r0, r3
 8007118:	42bb      	cmp	r3, r7
 800711a:	bfb8      	it	lt
 800711c:	461f      	movlt	r7, r3
 800711e:	2f00      	cmp	r7, #0
 8007120:	dd0a      	ble.n	8007138 <_svfprintf_r+0xc58>
 8007122:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8007124:	6032      	str	r2, [r6, #0]
 8007126:	3401      	adds	r4, #1
 8007128:	19ed      	adds	r5, r5, r7
 800712a:	2c07      	cmp	r4, #7
 800712c:	6077      	str	r7, [r6, #4]
 800712e:	953b      	str	r5, [sp, #236]	; 0xec
 8007130:	943a      	str	r4, [sp, #232]	; 0xe8
 8007132:	f300 8256 	bgt.w	80075e2 <_svfprintf_r+0x1102>
 8007136:	3608      	adds	r6, #8
 8007138:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
 800713c:	1bdf      	subs	r7, r3, r7
 800713e:	2f00      	cmp	r7, #0
 8007140:	f77f ad75 	ble.w	8006c2e <_svfprintf_r+0x74e>
 8007144:	2f10      	cmp	r7, #16
 8007146:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8007148:	f8df 8384 	ldr.w	r8, [pc, #900]	; 80074d0 <_svfprintf_r+0xff0>
 800714c:	f77f adc2 	ble.w	8006cd4 <_svfprintf_r+0x7f4>
 8007150:	4623      	mov	r3, r4
 8007152:	f04f 0910 	mov.w	r9, #16
 8007156:	4644      	mov	r4, r8
 8007158:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800715c:	e004      	b.n	8007168 <_svfprintf_r+0xc88>
 800715e:	3608      	adds	r6, #8
 8007160:	3f10      	subs	r7, #16
 8007162:	2f10      	cmp	r7, #16
 8007164:	f77f adb4 	ble.w	8006cd0 <_svfprintf_r+0x7f0>
 8007168:	3301      	adds	r3, #1
 800716a:	3510      	adds	r5, #16
 800716c:	2b07      	cmp	r3, #7
 800716e:	e886 0210 	stmia.w	r6, {r4, r9}
 8007172:	953b      	str	r5, [sp, #236]	; 0xec
 8007174:	933a      	str	r3, [sp, #232]	; 0xe8
 8007176:	ddf2      	ble.n	800715e <_svfprintf_r+0xc7e>
 8007178:	4640      	mov	r0, r8
 800717a:	4651      	mov	r1, sl
 800717c:	465a      	mov	r2, fp
 800717e:	f002 fd21 	bl	8009bc4 <__ssprint_r>
 8007182:	2800      	cmp	r0, #0
 8007184:	f47f aa83 	bne.w	800668e <_svfprintf_r+0x1ae>
 8007188:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800718a:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 800718c:	ae1f      	add	r6, sp, #124	; 0x7c
 800718e:	e7e7      	b.n	8007160 <_svfprintf_r+0xc80>
 8007190:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 8007192:	981a      	ldr	r0, [sp, #104]	; 0x68
 8007194:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007196:	6070      	str	r0, [r6, #4]
 8007198:	3401      	adds	r4, #1
 800719a:	182d      	adds	r5, r5, r0
 800719c:	2c07      	cmp	r4, #7
 800719e:	6032      	str	r2, [r6, #0]
 80071a0:	953b      	str	r5, [sp, #236]	; 0xec
 80071a2:	943a      	str	r4, [sp, #232]	; 0xe8
 80071a4:	f300 8211 	bgt.w	80075ca <_svfprintf_r+0x10ea>
 80071a8:	3608      	adds	r6, #8
 80071aa:	e7ae      	b.n	800710a <_svfprintf_r+0xc2a>
 80071ac:	9b08      	ldr	r3, [sp, #32]
 80071ae:	07da      	lsls	r2, r3, #31
 80071b0:	f53f ae57 	bmi.w	8006e62 <_svfprintf_r+0x982>
 80071b4:	3401      	adds	r4, #1
 80071b6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80071b8:	3501      	adds	r5, #1
 80071ba:	2301      	movs	r3, #1
 80071bc:	2c07      	cmp	r4, #7
 80071be:	6032      	str	r2, [r6, #0]
 80071c0:	6073      	str	r3, [r6, #4]
 80071c2:	953b      	str	r5, [sp, #236]	; 0xec
 80071c4:	943a      	str	r4, [sp, #232]	; 0xe8
 80071c6:	f77f ae79 	ble.w	8006ebc <_svfprintf_r+0x9dc>
 80071ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80071cc:	4651      	mov	r1, sl
 80071ce:	465a      	mov	r2, fp
 80071d0:	f002 fcf8 	bl	8009bc4 <__ssprint_r>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	f47f aa5a 	bne.w	800668e <_svfprintf_r+0x1ae>
 80071da:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80071dc:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80071de:	ae1f      	add	r6, sp, #124	; 0x7c
 80071e0:	e66d      	b.n	8006ebe <_svfprintf_r+0x9de>
 80071e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80071e4:	4651      	mov	r1, sl
 80071e6:	465a      	mov	r2, fp
 80071e8:	f002 fcec 	bl	8009bc4 <__ssprint_r>
 80071ec:	2800      	cmp	r0, #0
 80071ee:	f47f aa4e 	bne.w	800668e <_svfprintf_r+0x1ae>
 80071f2:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80071f4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80071f6:	ae1f      	add	r6, sp, #124	; 0x7c
 80071f8:	e64b      	b.n	8006e92 <_svfprintf_r+0x9b2>
 80071fa:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80071fc:	4651      	mov	r1, sl
 80071fe:	465a      	mov	r2, fp
 8007200:	f002 fce0 	bl	8009bc4 <__ssprint_r>
 8007204:	2800      	cmp	r0, #0
 8007206:	f47f aa42 	bne.w	800668e <_svfprintf_r+0x1ae>
 800720a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800720c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800720e:	ae1f      	add	r6, sp, #124	; 0x7c
 8007210:	e633      	b.n	8006e7a <_svfprintf_r+0x99a>
 8007212:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007214:	4651      	mov	r1, sl
 8007216:	465a      	mov	r2, fp
 8007218:	f002 fcd4 	bl	8009bc4 <__ssprint_r>
 800721c:	2800      	cmp	r0, #0
 800721e:	f47f aa36 	bne.w	800668e <_svfprintf_r+0x1ae>
 8007222:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8007224:	ae1f      	add	r6, sp, #124	; 0x7c
 8007226:	e4bb      	b.n	8006ba0 <_svfprintf_r+0x6c0>
 8007228:	f002 fb64 	bl	80098f4 <__fpclassifyd>
 800722c:	2800      	cmp	r0, #0
 800722e:	f040 809e 	bne.w	800736e <_svfprintf_r+0xe8e>
 8007232:	2203      	movs	r2, #3
 8007234:	9012      	str	r0, [sp, #72]	; 0x48
 8007236:	4ba3      	ldr	r3, [pc, #652]	; (80074c4 <_svfprintf_r+0xfe4>)
 8007238:	920a      	str	r2, [sp, #40]	; 0x28
 800723a:	9815      	ldr	r0, [sp, #84]	; 0x54
 800723c:	4aa2      	ldr	r2, [pc, #648]	; (80074c8 <_svfprintf_r+0xfe8>)
 800723e:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 8007242:	2847      	cmp	r0, #71	; 0x47
 8007244:	bfd8      	it	le
 8007246:	461a      	movle	r2, r3
 8007248:	9211      	str	r2, [sp, #68]	; 0x44
 800724a:	2303      	movs	r3, #3
 800724c:	9a08      	ldr	r2, [sp, #32]
 800724e:	930d      	str	r3, [sp, #52]	; 0x34
 8007250:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007252:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007256:	9208      	str	r2, [sp, #32]
 8007258:	9316      	str	r3, [sp, #88]	; 0x58
 800725a:	f7ff baaf 	b.w	80067bc <_svfprintf_r+0x2dc>
 800725e:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007260:	2201      	movs	r2, #1
 8007262:	680b      	ldr	r3, [r1, #0]
 8007264:	e414      	b.n	8006a90 <_svfprintf_r+0x5b0>
 8007266:	9b08      	ldr	r3, [sp, #32]
 8007268:	065f      	lsls	r7, r3, #25
 800726a:	d56d      	bpl.n	8007348 <_svfprintf_r+0xe68>
 800726c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800726e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007270:	6803      	ldr	r3, [r0, #0]
 8007272:	3004      	adds	r0, #4
 8007274:	900e      	str	r0, [sp, #56]	; 0x38
 8007276:	8019      	strh	r1, [r3, #0]
 8007278:	f7ff b960 	b.w	800653c <_svfprintf_r+0x5c>
 800727c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800727e:	680b      	ldr	r3, [r1, #0]
 8007280:	e406      	b.n	8006a90 <_svfprintf_r+0x5b0>
 8007282:	46a0      	mov	r8, r4
 8007284:	461c      	mov	r4, r3
 8007286:	3401      	adds	r4, #1
 8007288:	19ed      	adds	r5, r5, r7
 800728a:	2c07      	cmp	r4, #7
 800728c:	f8c6 8000 	str.w	r8, [r6]
 8007290:	6077      	str	r7, [r6, #4]
 8007292:	953b      	str	r5, [sp, #236]	; 0xec
 8007294:	943a      	str	r4, [sp, #232]	; 0xe8
 8007296:	f73f af27 	bgt.w	80070e8 <_svfprintf_r+0xc08>
 800729a:	3608      	adds	r6, #8
 800729c:	e72e      	b.n	80070fc <_svfprintf_r+0xc1c>
 800729e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80072a0:	4651      	mov	r1, sl
 80072a2:	465a      	mov	r2, fp
 80072a4:	f002 fc8e 	bl	8009bc4 <__ssprint_r>
 80072a8:	2800      	cmp	r0, #0
 80072aa:	f47f a9f0 	bne.w	800668e <_svfprintf_r+0x1ae>
 80072ae:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80072b0:	ae1f      	add	r6, sp, #124	; 0x7c
 80072b2:	e53d      	b.n	8006d30 <_svfprintf_r+0x850>
 80072b4:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80072b6:	4b85      	ldr	r3, [pc, #532]	; (80074cc <_svfprintf_r+0xfec>)
 80072b8:	3401      	adds	r4, #1
 80072ba:	6033      	str	r3, [r6, #0]
 80072bc:	3501      	adds	r5, #1
 80072be:	2301      	movs	r3, #1
 80072c0:	2c07      	cmp	r4, #7
 80072c2:	6073      	str	r3, [r6, #4]
 80072c4:	953b      	str	r5, [sp, #236]	; 0xec
 80072c6:	943a      	str	r4, [sp, #232]	; 0xe8
 80072c8:	f300 8139 	bgt.w	800753e <_svfprintf_r+0x105e>
 80072cc:	3608      	adds	r6, #8
 80072ce:	b92f      	cbnz	r7, 80072dc <_svfprintf_r+0xdfc>
 80072d0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072d2:	b91a      	cbnz	r2, 80072dc <_svfprintf_r+0xdfc>
 80072d4:	9b08      	ldr	r3, [sp, #32]
 80072d6:	07d8      	lsls	r0, r3, #31
 80072d8:	f57f aca9 	bpl.w	8006c2e <_svfprintf_r+0x74e>
 80072dc:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80072de:	991a      	ldr	r1, [sp, #104]	; 0x68
 80072e0:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80072e2:	6071      	str	r1, [r6, #4]
 80072e4:	3401      	adds	r4, #1
 80072e6:	186d      	adds	r5, r5, r1
 80072e8:	2c07      	cmp	r4, #7
 80072ea:	6030      	str	r0, [r6, #0]
 80072ec:	953b      	str	r5, [sp, #236]	; 0xec
 80072ee:	943a      	str	r4, [sp, #232]	; 0xe8
 80072f0:	f300 81d2 	bgt.w	8007698 <_svfprintf_r+0x11b8>
 80072f4:	3608      	adds	r6, #8
 80072f6:	427f      	negs	r7, r7
 80072f8:	2f00      	cmp	r7, #0
 80072fa:	f340 8141 	ble.w	8007580 <_svfprintf_r+0x10a0>
 80072fe:	2f10      	cmp	r7, #16
 8007300:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 80074d0 <_svfprintf_r+0xff0>
 8007304:	f340 8183 	ble.w	800760e <_svfprintf_r+0x112e>
 8007308:	4623      	mov	r3, r4
 800730a:	f04f 0910 	mov.w	r9, #16
 800730e:	4644      	mov	r4, r8
 8007310:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8007314:	e004      	b.n	8007320 <_svfprintf_r+0xe40>
 8007316:	3608      	adds	r6, #8
 8007318:	3f10      	subs	r7, #16
 800731a:	2f10      	cmp	r7, #16
 800731c:	f340 8175 	ble.w	800760a <_svfprintf_r+0x112a>
 8007320:	3301      	adds	r3, #1
 8007322:	3510      	adds	r5, #16
 8007324:	2b07      	cmp	r3, #7
 8007326:	e886 0210 	stmia.w	r6, {r4, r9}
 800732a:	953b      	str	r5, [sp, #236]	; 0xec
 800732c:	933a      	str	r3, [sp, #232]	; 0xe8
 800732e:	ddf2      	ble.n	8007316 <_svfprintf_r+0xe36>
 8007330:	4640      	mov	r0, r8
 8007332:	4651      	mov	r1, sl
 8007334:	465a      	mov	r2, fp
 8007336:	f002 fc45 	bl	8009bc4 <__ssprint_r>
 800733a:	2800      	cmp	r0, #0
 800733c:	f47f a9a7 	bne.w	800668e <_svfprintf_r+0x1ae>
 8007340:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8007342:	9b3a      	ldr	r3, [sp, #232]	; 0xe8
 8007344:	ae1f      	add	r6, sp, #124	; 0x7c
 8007346:	e7e7      	b.n	8007318 <_svfprintf_r+0xe38>
 8007348:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800734a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800734c:	6813      	ldr	r3, [r2, #0]
 800734e:	3204      	adds	r2, #4
 8007350:	920e      	str	r2, [sp, #56]	; 0x38
 8007352:	6018      	str	r0, [r3, #0]
 8007354:	f7ff b8f2 	b.w	800653c <_svfprintf_r+0x5c>
 8007358:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800735a:	4651      	mov	r1, sl
 800735c:	465a      	mov	r2, fp
 800735e:	f002 fc31 	bl	8009bc4 <__ssprint_r>
 8007362:	2800      	cmp	r0, #0
 8007364:	f47f a993 	bne.w	800668e <_svfprintf_r+0x1ae>
 8007368:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800736a:	ae1f      	add	r6, sp, #124	; 0x7c
 800736c:	e4f5      	b.n	8006d5a <_svfprintf_r+0x87a>
 800736e:	1c60      	adds	r0, r4, #1
 8007370:	f000 80f1 	beq.w	8007556 <_svfprintf_r+0x1076>
 8007374:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007376:	2967      	cmp	r1, #103	; 0x67
 8007378:	bf18      	it	ne
 800737a:	2947      	cmpne	r1, #71	; 0x47
 800737c:	bf14      	ite	ne
 800737e:	2300      	movne	r3, #0
 8007380:	2301      	moveq	r3, #1
 8007382:	bf18      	it	ne
 8007384:	930a      	strne	r3, [sp, #40]	; 0x28
 8007386:	d104      	bne.n	8007392 <_svfprintf_r+0xeb2>
 8007388:	2c00      	cmp	r4, #0
 800738a:	f000 81ad 	beq.w	80076e8 <_svfprintf_r+0x1208>
 800738e:	2201      	movs	r2, #1
 8007390:	920a      	str	r2, [sp, #40]	; 0x28
 8007392:	9808      	ldr	r0, [sp, #32]
 8007394:	2d00      	cmp	r5, #0
 8007396:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 800739a:	9008      	str	r0, [sp, #32]
 800739c:	f2c0 8189 	blt.w	80076b2 <_svfprintf_r+0x11d2>
 80073a0:	2200      	movs	r2, #0
 80073a2:	9212      	str	r2, [sp, #72]	; 0x48
 80073a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80073a6:	9815      	ldr	r0, [sp, #84]	; 0x54
 80073a8:	f1a3 0166 	sub.w	r1, r3, #102	; 0x66
 80073ac:	424b      	negs	r3, r1
 80073ae:	eb43 0301 	adc.w	r3, r3, r1
 80073b2:	469c      	mov	ip, r3
 80073b4:	2846      	cmp	r0, #70	; 0x46
 80073b6:	bf08      	it	eq
 80073b8:	f04c 0c01 	orreq.w	ip, ip, #1
 80073bc:	930d      	str	r3, [sp, #52]	; 0x34
 80073be:	46a1      	mov	r9, r4
 80073c0:	2103      	movs	r1, #3
 80073c2:	f1bc 0f00 	cmp.w	ip, #0
 80073c6:	d107      	bne.n	80073d8 <_svfprintf_r+0xef8>
 80073c8:	2865      	cmp	r0, #101	; 0x65
 80073ca:	bf18      	it	ne
 80073cc:	2845      	cmpne	r0, #69	; 0x45
 80073ce:	bf0c      	ite	eq
 80073d0:	f104 0901 	addeq.w	r9, r4, #1
 80073d4:	46a1      	movne	r9, r4
 80073d6:	2102      	movs	r1, #2
 80073d8:	e88d 0202 	stmia.w	sp, {r1, r9}
 80073dc:	a940      	add	r1, sp, #256	; 0x100
 80073de:	9102      	str	r1, [sp, #8]
 80073e0:	a941      	add	r1, sp, #260	; 0x104
 80073e2:	9103      	str	r1, [sp, #12]
 80073e4:	4642      	mov	r2, r8
 80073e6:	a942      	add	r1, sp, #264	; 0x108
 80073e8:	462b      	mov	r3, r5
 80073ea:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80073ec:	9104      	str	r1, [sp, #16]
 80073ee:	f8cd c018 	str.w	ip, [sp, #24]
 80073f2:	f000 fa6d 	bl	80078d0 <_dtoa_r>
 80073f6:	9915      	ldr	r1, [sp, #84]	; 0x54
 80073f8:	9011      	str	r0, [sp, #68]	; 0x44
 80073fa:	2947      	cmp	r1, #71	; 0x47
 80073fc:	bf18      	it	ne
 80073fe:	2967      	cmpne	r1, #103	; 0x67
 8007400:	f8dd c018 	ldr.w	ip, [sp, #24]
 8007404:	d104      	bne.n	8007410 <_svfprintf_r+0xf30>
 8007406:	9a08      	ldr	r2, [sp, #32]
 8007408:	07d2      	lsls	r2, r2, #31
 800740a:	bf58      	it	pl
 800740c:	9f42      	ldrpl	r7, [sp, #264]	; 0x108
 800740e:	d515      	bpl.n	800743c <_svfprintf_r+0xf5c>
 8007410:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007412:	eb03 0709 	add.w	r7, r3, r9
 8007416:	f1bc 0f00 	cmp.w	ip, #0
 800741a:	d005      	beq.n	8007428 <_svfprintf_r+0xf48>
 800741c:	781b      	ldrb	r3, [r3, #0]
 800741e:	2b30      	cmp	r3, #48	; 0x30
 8007420:	f000 8165 	beq.w	80076ee <_svfprintf_r+0x120e>
 8007424:	9b40      	ldr	r3, [sp, #256]	; 0x100
 8007426:	18ff      	adds	r7, r7, r3
 8007428:	4640      	mov	r0, r8
 800742a:	4629      	mov	r1, r5
 800742c:	2200      	movs	r2, #0
 800742e:	2300      	movs	r3, #0
 8007430:	f003 ff86 	bl	800b340 <__aeabi_dcmpeq>
 8007434:	2800      	cmp	r0, #0
 8007436:	f000 8117 	beq.w	8007668 <_svfprintf_r+0x1188>
 800743a:	9742      	str	r7, [sp, #264]	; 0x108
 800743c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800743e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007440:	1a3f      	subs	r7, r7, r0
 8007442:	9710      	str	r7, [sp, #64]	; 0x40
 8007444:	2900      	cmp	r1, #0
 8007446:	f000 80f9 	beq.w	800763c <_svfprintf_r+0x115c>
 800744a:	9940      	ldr	r1, [sp, #256]	; 0x100
 800744c:	1ccb      	adds	r3, r1, #3
 800744e:	db02      	blt.n	8007456 <_svfprintf_r+0xf76>
 8007450:	428c      	cmp	r4, r1
 8007452:	f280 80fa 	bge.w	800764a <_svfprintf_r+0x116a>
 8007456:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8007458:	3a02      	subs	r2, #2
 800745a:	9215      	str	r2, [sp, #84]	; 0x54
 800745c:	3901      	subs	r1, #1
 800745e:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007460:	9140      	str	r1, [sp, #256]	; 0x100
 8007462:	2900      	cmp	r1, #0
 8007464:	f88d 00f0 	strb.w	r0, [sp, #240]	; 0xf0
 8007468:	f2c0 815d 	blt.w	8007726 <_svfprintf_r+0x1246>
 800746c:	232b      	movs	r3, #43	; 0x2b
 800746e:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 8007472:	2909      	cmp	r1, #9
 8007474:	f340 8122 	ble.w	80076bc <_svfprintf_r+0x11dc>
 8007478:	f10d 07ff 	add.w	r7, sp, #255	; 0xff
 800747c:	f246 6467 	movw	r4, #26215	; 0x6667
 8007480:	4638      	mov	r0, r7
 8007482:	f2c6 6466 	movt	r4, #26214	; 0x6666
 8007486:	fb84 3201 	smull	r3, r2, r4, r1
 800748a:	17cb      	asrs	r3, r1, #31
 800748c:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 8007490:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8007494:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
 8007498:	3230      	adds	r2, #48	; 0x30
 800749a:	2b09      	cmp	r3, #9
 800749c:	4605      	mov	r5, r0
 800749e:	4619      	mov	r1, r3
 80074a0:	f800 2d01 	strb.w	r2, [r0, #-1]!
 80074a4:	dcef      	bgt.n	8007486 <_svfprintf_r+0xfa6>
 80074a6:	3130      	adds	r1, #48	; 0x30
 80074a8:	1eaa      	subs	r2, r5, #2
 80074aa:	b2c9      	uxtb	r1, r1
 80074ac:	42ba      	cmp	r2, r7
 80074ae:	f805 1c02 	strb.w	r1, [r5, #-2]
 80074b2:	bf28      	it	cs
 80074b4:	f10d 01f2 	addcs.w	r1, sp, #242	; 0xf2
 80074b8:	d213      	bcs.n	80074e2 <_svfprintf_r+0x1002>
 80074ba:	f10d 03f2 	add.w	r3, sp, #242	; 0xf2
 80074be:	f10d 00fe 	add.w	r0, sp, #254	; 0xfe
 80074c2:	e009      	b.n	80074d8 <_svfprintf_r+0xff8>
 80074c4:	0800b76c 	.word	0x0800b76c
 80074c8:	0800b770 	.word	0x0800b770
 80074cc:	0800b7a4 	.word	0x0800b7a4
 80074d0:	0800b5c4 	.word	0x0800b5c4
 80074d4:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 80074d8:	f803 1b01 	strb.w	r1, [r3], #1
 80074dc:	4282      	cmp	r2, r0
 80074de:	4619      	mov	r1, r3
 80074e0:	d1f8      	bne.n	80074d4 <_svfprintf_r+0xff4>
 80074e2:	9810      	ldr	r0, [sp, #64]	; 0x40
 80074e4:	ab3c      	add	r3, sp, #240	; 0xf0
 80074e6:	1acb      	subs	r3, r1, r3
 80074e8:	931b      	str	r3, [sp, #108]	; 0x6c
 80074ea:	2801      	cmp	r0, #1
 80074ec:	4403      	add	r3, r0
 80074ee:	930d      	str	r3, [sp, #52]	; 0x34
 80074f0:	f340 8125 	ble.w	800773e <_svfprintf_r+0x125e>
 80074f4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80074f6:	3301      	adds	r3, #1
 80074f8:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 80074fc:	2100      	movs	r1, #0
 80074fe:	930d      	str	r3, [sp, #52]	; 0x34
 8007500:	900a      	str	r0, [sp, #40]	; 0x28
 8007502:	9116      	str	r1, [sp, #88]	; 0x58
 8007504:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007506:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 800750a:	2b00      	cmp	r3, #0
 800750c:	f43f a956 	beq.w	80067bc <_svfprintf_r+0x2dc>
 8007510:	232d      	movs	r3, #45	; 0x2d
 8007512:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 8007516:	2300      	movs	r3, #0
 8007518:	9312      	str	r3, [sp, #72]	; 0x48
 800751a:	f7ff b950 	b.w	80067be <_svfprintf_r+0x2de>
 800751e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007520:	2140      	movs	r1, #64	; 0x40
 8007522:	f001 fa59 	bl	80089d8 <_malloc_r>
 8007526:	f8ca 0000 	str.w	r0, [sl]
 800752a:	f8ca 0010 	str.w	r0, [sl, #16]
 800752e:	2800      	cmp	r0, #0
 8007530:	f000 812b 	beq.w	800778a <_svfprintf_r+0x12aa>
 8007534:	2340      	movs	r3, #64	; 0x40
 8007536:	f8ca 3014 	str.w	r3, [sl, #20]
 800753a:	f7fe bfec 	b.w	8006516 <_svfprintf_r+0x36>
 800753e:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8007540:	4651      	mov	r1, sl
 8007542:	465a      	mov	r2, fp
 8007544:	f002 fb3e 	bl	8009bc4 <__ssprint_r>
 8007548:	2800      	cmp	r0, #0
 800754a:	f47f a8a0 	bne.w	800668e <_svfprintf_r+0x1ae>
 800754e:	9f40      	ldr	r7, [sp, #256]	; 0x100
 8007550:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 8007552:	ae1f      	add	r6, sp, #124	; 0x7c
 8007554:	e6bb      	b.n	80072ce <_svfprintf_r+0xdee>
 8007556:	9815      	ldr	r0, [sp, #84]	; 0x54
 8007558:	2847      	cmp	r0, #71	; 0x47
 800755a:	bf18      	it	ne
 800755c:	2867      	cmpne	r0, #103	; 0x67
 800755e:	bf14      	ite	ne
 8007560:	2000      	movne	r0, #0
 8007562:	2001      	moveq	r0, #1
 8007564:	900a      	str	r0, [sp, #40]	; 0x28
 8007566:	2406      	movs	r4, #6
 8007568:	e713      	b.n	8007392 <_svfprintf_r+0xeb2>
 800756a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800756c:	4651      	mov	r1, sl
 800756e:	465a      	mov	r2, fp
 8007570:	f002 fb28 	bl	8009bc4 <__ssprint_r>
 8007574:	2800      	cmp	r0, #0
 8007576:	f47f a88a 	bne.w	800668e <_svfprintf_r+0x1ae>
 800757a:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 800757c:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 800757e:	ae1f      	add	r6, sp, #124	; 0x7c
 8007580:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007582:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007584:	6072      	str	r2, [r6, #4]
 8007586:	3401      	adds	r4, #1
 8007588:	18ad      	adds	r5, r5, r2
 800758a:	2c07      	cmp	r4, #7
 800758c:	6033      	str	r3, [r6, #0]
 800758e:	953b      	str	r5, [sp, #236]	; 0xec
 8007590:	943a      	str	r4, [sp, #232]	; 0xe8
 8007592:	f77f ab4b 	ble.w	8006c2c <_svfprintf_r+0x74c>
 8007596:	f7ff bba6 	b.w	8006ce6 <_svfprintf_r+0x806>
 800759a:	f002 fae3 	bl	8009b64 <strlen>
 800759e:	900d      	str	r0, [sp, #52]	; 0x34
 80075a0:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80075a4:	9512      	str	r5, [sp, #72]	; 0x48
 80075a6:	900a      	str	r0, [sp, #40]	; 0x28
 80075a8:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 80075ac:	970e      	str	r7, [sp, #56]	; 0x38
 80075ae:	9516      	str	r5, [sp, #88]	; 0x58
 80075b0:	f7ff b904 	b.w	80067bc <_svfprintf_r+0x2dc>
 80075b4:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80075b6:	4651      	mov	r1, sl
 80075b8:	465a      	mov	r2, fp
 80075ba:	f002 fb03 	bl	8009bc4 <__ssprint_r>
 80075be:	2800      	cmp	r0, #0
 80075c0:	f47f a865 	bne.w	800668e <_svfprintf_r+0x1ae>
 80075c4:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80075c6:	ae1f      	add	r6, sp, #124	; 0x7c
 80075c8:	e4f1      	b.n	8006fae <_svfprintf_r+0xace>
 80075ca:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80075cc:	4651      	mov	r1, sl
 80075ce:	465a      	mov	r2, fp
 80075d0:	f002 faf8 	bl	8009bc4 <__ssprint_r>
 80075d4:	2800      	cmp	r0, #0
 80075d6:	f47f a85a 	bne.w	800668e <_svfprintf_r+0x1ae>
 80075da:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80075dc:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80075de:	ae1f      	add	r6, sp, #124	; 0x7c
 80075e0:	e593      	b.n	800710a <_svfprintf_r+0xc2a>
 80075e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80075e4:	4651      	mov	r1, sl
 80075e6:	465a      	mov	r2, fp
 80075e8:	f002 faec 	bl	8009bc4 <__ssprint_r>
 80075ec:	2800      	cmp	r0, #0
 80075ee:	f47f a84e 	bne.w	800668e <_svfprintf_r+0x1ae>
 80075f2:	9b40      	ldr	r3, [sp, #256]	; 0x100
 80075f4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80075f6:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80075f8:	1acb      	subs	r3, r1, r3
 80075fa:	ae1f      	add	r6, sp, #124	; 0x7c
 80075fc:	e59c      	b.n	8007138 <_svfprintf_r+0xc58>
 80075fe:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007600:	ebc3 030b 	rsb	r3, r3, fp
 8007604:	930d      	str	r3, [sp, #52]	; 0x34
 8007606:	f7ff b8cf 	b.w	80067a8 <_svfprintf_r+0x2c8>
 800760a:	46a0      	mov	r8, r4
 800760c:	461c      	mov	r4, r3
 800760e:	3401      	adds	r4, #1
 8007610:	19ed      	adds	r5, r5, r7
 8007612:	2c07      	cmp	r4, #7
 8007614:	f8c6 8000 	str.w	r8, [r6]
 8007618:	6077      	str	r7, [r6, #4]
 800761a:	953b      	str	r5, [sp, #236]	; 0xec
 800761c:	943a      	str	r4, [sp, #232]	; 0xe8
 800761e:	dca4      	bgt.n	800756a <_svfprintf_r+0x108a>
 8007620:	3608      	adds	r6, #8
 8007622:	e7ad      	b.n	8007580 <_svfprintf_r+0x10a0>
 8007624:	2c06      	cmp	r4, #6
 8007626:	bf28      	it	cs
 8007628:	2406      	movcs	r4, #6
 800762a:	495f      	ldr	r1, [pc, #380]	; (80077a8 <_svfprintf_r+0x12c8>)
 800762c:	940d      	str	r4, [sp, #52]	; 0x34
 800762e:	ea24 70e4 	bic.w	r0, r4, r4, asr #31
 8007632:	900a      	str	r0, [sp, #40]	; 0x28
 8007634:	970e      	str	r7, [sp, #56]	; 0x38
 8007636:	9111      	str	r1, [sp, #68]	; 0x44
 8007638:	f7ff ba01 	b.w	8006a3e <_svfprintf_r+0x55e>
 800763c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800763e:	2b65      	cmp	r3, #101	; 0x65
 8007640:	dd6f      	ble.n	8007722 <_svfprintf_r+0x1242>
 8007642:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007644:	9940      	ldr	r1, [sp, #256]	; 0x100
 8007646:	2a00      	cmp	r2, #0
 8007648:	d15e      	bne.n	8007708 <_svfprintf_r+0x1228>
 800764a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800764c:	428a      	cmp	r2, r1
 800764e:	dc3d      	bgt.n	80076cc <_svfprintf_r+0x11ec>
 8007650:	9b08      	ldr	r3, [sp, #32]
 8007652:	07da      	lsls	r2, r3, #31
 8007654:	d56c      	bpl.n	8007730 <_svfprintf_r+0x1250>
 8007656:	1c4b      	adds	r3, r1, #1
 8007658:	ea23 70e3 	bic.w	r0, r3, r3, asr #31
 800765c:	2267      	movs	r2, #103	; 0x67
 800765e:	930d      	str	r3, [sp, #52]	; 0x34
 8007660:	900a      	str	r0, [sp, #40]	; 0x28
 8007662:	9215      	str	r2, [sp, #84]	; 0x54
 8007664:	9116      	str	r1, [sp, #88]	; 0x58
 8007666:	e74d      	b.n	8007504 <_svfprintf_r+0x1024>
 8007668:	9b42      	ldr	r3, [sp, #264]	; 0x108
 800766a:	429f      	cmp	r7, r3
 800766c:	bf98      	it	ls
 800766e:	461f      	movls	r7, r3
 8007670:	f67f aee4 	bls.w	800743c <_svfprintf_r+0xf5c>
 8007674:	2230      	movs	r2, #48	; 0x30
 8007676:	f803 2b01 	strb.w	r2, [r3], #1
 800767a:	42bb      	cmp	r3, r7
 800767c:	9342      	str	r3, [sp, #264]	; 0x108
 800767e:	d1fa      	bne.n	8007676 <_svfprintf_r+0x1196>
 8007680:	e6dc      	b.n	800743c <_svfprintf_r+0xf5c>
 8007682:	ea24 72e4 	bic.w	r2, r4, r4, asr #31
 8007686:	9012      	str	r0, [sp, #72]	; 0x48
 8007688:	920a      	str	r2, [sp, #40]	; 0x28
 800768a:	f89d 110f 	ldrb.w	r1, [sp, #271]	; 0x10f
 800768e:	970e      	str	r7, [sp, #56]	; 0x38
 8007690:	940d      	str	r4, [sp, #52]	; 0x34
 8007692:	9016      	str	r0, [sp, #88]	; 0x58
 8007694:	f7ff b892 	b.w	80067bc <_svfprintf_r+0x2dc>
 8007698:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800769a:	4651      	mov	r1, sl
 800769c:	465a      	mov	r2, fp
 800769e:	f002 fa91 	bl	8009bc4 <__ssprint_r>
 80076a2:	2800      	cmp	r0, #0
 80076a4:	f47e aff3 	bne.w	800668e <_svfprintf_r+0x1ae>
 80076a8:	9f40      	ldr	r7, [sp, #256]	; 0x100
 80076aa:	9d3b      	ldr	r5, [sp, #236]	; 0xec
 80076ac:	9c3a      	ldr	r4, [sp, #232]	; 0xe8
 80076ae:	ae1f      	add	r6, sp, #124	; 0x7c
 80076b0:	e621      	b.n	80072f6 <_svfprintf_r+0xe16>
 80076b2:	212d      	movs	r1, #45	; 0x2d
 80076b4:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80076b8:	9112      	str	r1, [sp, #72]	; 0x48
 80076ba:	e673      	b.n	80073a4 <_svfprintf_r+0xec4>
 80076bc:	3130      	adds	r1, #48	; 0x30
 80076be:	2330      	movs	r3, #48	; 0x30
 80076c0:	f88d 10f3 	strb.w	r1, [sp, #243]	; 0xf3
 80076c4:	f88d 30f2 	strb.w	r3, [sp, #242]	; 0xf2
 80076c8:	a93d      	add	r1, sp, #244	; 0xf4
 80076ca:	e70a      	b.n	80074e2 <_svfprintf_r+0x1002>
 80076cc:	2900      	cmp	r1, #0
 80076ce:	9810      	ldr	r0, [sp, #64]	; 0x40
 80076d0:	bfd4      	ite	le
 80076d2:	f1c1 0302 	rsble	r3, r1, #2
 80076d6:	2301      	movgt	r3, #1
 80076d8:	181b      	adds	r3, r3, r0
 80076da:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
 80076de:	930d      	str	r3, [sp, #52]	; 0x34
 80076e0:	2367      	movs	r3, #103	; 0x67
 80076e2:	920a      	str	r2, [sp, #40]	; 0x28
 80076e4:	9315      	str	r3, [sp, #84]	; 0x54
 80076e6:	e7bd      	b.n	8007664 <_svfprintf_r+0x1184>
 80076e8:	2401      	movs	r4, #1
 80076ea:	940a      	str	r4, [sp, #40]	; 0x28
 80076ec:	e651      	b.n	8007392 <_svfprintf_r+0xeb2>
 80076ee:	4640      	mov	r0, r8
 80076f0:	4629      	mov	r1, r5
 80076f2:	2200      	movs	r2, #0
 80076f4:	2300      	movs	r3, #0
 80076f6:	f003 fe23 	bl	800b340 <__aeabi_dcmpeq>
 80076fa:	2800      	cmp	r0, #0
 80076fc:	f47f ae92 	bne.w	8007424 <_svfprintf_r+0xf44>
 8007700:	f1c9 0301 	rsb	r3, r9, #1
 8007704:	9340      	str	r3, [sp, #256]	; 0x100
 8007706:	e68e      	b.n	8007426 <_svfprintf_r+0xf46>
 8007708:	2900      	cmp	r1, #0
 800770a:	dd38      	ble.n	800777e <_svfprintf_r+0x129e>
 800770c:	bb74      	cbnz	r4, 800776c <_svfprintf_r+0x128c>
 800770e:	9b08      	ldr	r3, [sp, #32]
 8007710:	07dd      	lsls	r5, r3, #31
 8007712:	d42b      	bmi.n	800776c <_svfprintf_r+0x128c>
 8007714:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8007718:	2266      	movs	r2, #102	; 0x66
 800771a:	900a      	str	r0, [sp, #40]	; 0x28
 800771c:	910d      	str	r1, [sp, #52]	; 0x34
 800771e:	9215      	str	r2, [sp, #84]	; 0x54
 8007720:	e7a0      	b.n	8007664 <_svfprintf_r+0x1184>
 8007722:	9940      	ldr	r1, [sp, #256]	; 0x100
 8007724:	e69a      	b.n	800745c <_svfprintf_r+0xf7c>
 8007726:	232d      	movs	r3, #45	; 0x2d
 8007728:	4249      	negs	r1, r1
 800772a:	f88d 30f1 	strb.w	r3, [sp, #241]	; 0xf1
 800772e:	e6a0      	b.n	8007472 <_svfprintf_r+0xf92>
 8007730:	ea21 70e1 	bic.w	r0, r1, r1, asr #31
 8007734:	2267      	movs	r2, #103	; 0x67
 8007736:	900a      	str	r0, [sp, #40]	; 0x28
 8007738:	910d      	str	r1, [sp, #52]	; 0x34
 800773a:	9215      	str	r2, [sp, #84]	; 0x54
 800773c:	e792      	b.n	8007664 <_svfprintf_r+0x1184>
 800773e:	9908      	ldr	r1, [sp, #32]
 8007740:	f011 0301 	ands.w	r3, r1, #1
 8007744:	f47f aed6 	bne.w	80074f4 <_svfprintf_r+0x1014>
 8007748:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800774a:	9316      	str	r3, [sp, #88]	; 0x58
 800774c:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 8007750:	920a      	str	r2, [sp, #40]	; 0x28
 8007752:	e6d7      	b.n	8007504 <_svfprintf_r+0x1024>
 8007754:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007756:	680c      	ldr	r4, [r1, #0]
 8007758:	1d0b      	adds	r3, r1, #4
 800775a:	2c00      	cmp	r4, #0
 800775c:	bfbc      	itt	lt
 800775e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007760:	f04f 34ff 	movlt.w	r4, #4294967295	; 0xffffffff
 8007764:	f6bf a985 	bge.w	8006a72 <_svfprintf_r+0x592>
 8007768:	f7fe bf18 	b.w	800659c <_svfprintf_r+0xbc>
 800776c:	3401      	adds	r4, #1
 800776e:	190c      	adds	r4, r1, r4
 8007770:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8007774:	2066      	movs	r0, #102	; 0x66
 8007776:	940d      	str	r4, [sp, #52]	; 0x34
 8007778:	930a      	str	r3, [sp, #40]	; 0x28
 800777a:	9015      	str	r0, [sp, #84]	; 0x54
 800777c:	e772      	b.n	8007664 <_svfprintf_r+0x1184>
 800777e:	b914      	cbnz	r4, 8007786 <_svfprintf_r+0x12a6>
 8007780:	9a08      	ldr	r2, [sp, #32]
 8007782:	07d0      	lsls	r0, r2, #31
 8007784:	d509      	bpl.n	800779a <_svfprintf_r+0x12ba>
 8007786:	3402      	adds	r4, #2
 8007788:	e7f2      	b.n	8007770 <_svfprintf_r+0x1290>
 800778a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800778c:	230c      	movs	r3, #12
 800778e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007792:	600b      	str	r3, [r1, #0]
 8007794:	920c      	str	r2, [sp, #48]	; 0x30
 8007796:	f7fe bf83 	b.w	80066a0 <_svfprintf_r+0x1c0>
 800779a:	2001      	movs	r0, #1
 800779c:	2266      	movs	r2, #102	; 0x66
 800779e:	900a      	str	r0, [sp, #40]	; 0x28
 80077a0:	9215      	str	r2, [sp, #84]	; 0x54
 80077a2:	900d      	str	r0, [sp, #52]	; 0x34
 80077a4:	e75e      	b.n	8007664 <_svfprintf_r+0x1184>
 80077a6:	bf00      	nop
 80077a8:	0800b79c 	.word	0x0800b79c
 80077ac:	00000000 	.word	0x00000000

080077b0 <quorem>:
 80077b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077b4:	6903      	ldr	r3, [r0, #16]
 80077b6:	690d      	ldr	r5, [r1, #16]
 80077b8:	429d      	cmp	r5, r3
 80077ba:	4681      	mov	r9, r0
 80077bc:	f300 8084 	bgt.w	80078c8 <quorem+0x118>
 80077c0:	1ceb      	adds	r3, r5, #3
 80077c2:	009b      	lsls	r3, r3, #2
 80077c4:	18cf      	adds	r7, r1, r3
 80077c6:	18c3      	adds	r3, r0, r3
 80077c8:	687e      	ldr	r6, [r7, #4]
 80077ca:	685b      	ldr	r3, [r3, #4]
 80077cc:	3601      	adds	r6, #1
 80077ce:	fbb3 f6f6 	udiv	r6, r3, r6
 80077d2:	f101 0414 	add.w	r4, r1, #20
 80077d6:	3d01      	subs	r5, #1
 80077d8:	3704      	adds	r7, #4
 80077da:	f100 0814 	add.w	r8, r0, #20
 80077de:	2e00      	cmp	r6, #0
 80077e0:	d03c      	beq.n	800785c <quorem+0xac>
 80077e2:	f04f 0e00 	mov.w	lr, #0
 80077e6:	4642      	mov	r2, r8
 80077e8:	4623      	mov	r3, r4
 80077ea:	46f4      	mov	ip, lr
 80077ec:	f853 bb04 	ldr.w	fp, [r3], #4
 80077f0:	6810      	ldr	r0, [r2, #0]
 80077f2:	fa1f fa8b 	uxth.w	sl, fp
 80077f6:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 80077fa:	fb06 ea0a 	mla	sl, r6, sl, lr
 80077fe:	fb06 fe0b 	mul.w	lr, r6, fp
 8007802:	eb0e 4e1a 	add.w	lr, lr, sl, lsr #16
 8007806:	fa1c fc80 	uxtah	ip, ip, r0
 800780a:	fa1f fb8e 	uxth.w	fp, lr
 800780e:	fa1f fa8a 	uxth.w	sl, sl
 8007812:	ebca 0c0c 	rsb	ip, sl, ip
 8007816:	ebcb 4010 	rsb	r0, fp, r0, lsr #16
 800781a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800781e:	fa1f fc8c 	uxth.w	ip, ip
 8007822:	ea4c 4c00 	orr.w	ip, ip, r0, lsl #16
 8007826:	429f      	cmp	r7, r3
 8007828:	f842 cb04 	str.w	ip, [r2], #4
 800782c:	ea4f 4e1e 	mov.w	lr, lr, lsr #16
 8007830:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007834:	d2da      	bcs.n	80077ec <quorem+0x3c>
 8007836:	1d2a      	adds	r2, r5, #4
 8007838:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 800783c:	6858      	ldr	r0, [r3, #4]
 800783e:	b968      	cbnz	r0, 800785c <quorem+0xac>
 8007840:	4598      	cmp	r8, r3
 8007842:	d209      	bcs.n	8007858 <quorem+0xa8>
 8007844:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 8007848:	b112      	cbz	r2, 8007850 <quorem+0xa0>
 800784a:	e005      	b.n	8007858 <quorem+0xa8>
 800784c:	681a      	ldr	r2, [r3, #0]
 800784e:	b91a      	cbnz	r2, 8007858 <quorem+0xa8>
 8007850:	3b04      	subs	r3, #4
 8007852:	3d01      	subs	r5, #1
 8007854:	4598      	cmp	r8, r3
 8007856:	d3f9      	bcc.n	800784c <quorem+0x9c>
 8007858:	f8c9 5010 	str.w	r5, [r9, #16]
 800785c:	4648      	mov	r0, r9
 800785e:	f001 fe4f 	bl	8009500 <__mcmp>
 8007862:	2800      	cmp	r0, #0
 8007864:	db2d      	blt.n	80078c2 <quorem+0x112>
 8007866:	3601      	adds	r6, #1
 8007868:	4643      	mov	r3, r8
 800786a:	f04f 0c00 	mov.w	ip, #0
 800786e:	f854 2b04 	ldr.w	r2, [r4], #4
 8007872:	6818      	ldr	r0, [r3, #0]
 8007874:	b291      	uxth	r1, r2
 8007876:	fa1f fa80 	uxth.w	sl, r0
 800787a:	0c12      	lsrs	r2, r2, #16
 800787c:	ebc1 010a 	rsb	r1, r1, sl
 8007880:	4461      	add	r1, ip
 8007882:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
 8007886:	eb02 4221 	add.w	r2, r2, r1, asr #16
 800788a:	b289      	uxth	r1, r1
 800788c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007890:	42a7      	cmp	r7, r4
 8007892:	f843 1b04 	str.w	r1, [r3], #4
 8007896:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800789a:	d2e8      	bcs.n	800786e <quorem+0xbe>
 800789c:	1d2a      	adds	r2, r5, #4
 800789e:	eb09 0382 	add.w	r3, r9, r2, lsl #2
 80078a2:	6859      	ldr	r1, [r3, #4]
 80078a4:	b969      	cbnz	r1, 80078c2 <quorem+0x112>
 80078a6:	4598      	cmp	r8, r3
 80078a8:	d209      	bcs.n	80078be <quorem+0x10e>
 80078aa:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 80078ae:	b112      	cbz	r2, 80078b6 <quorem+0x106>
 80078b0:	e005      	b.n	80078be <quorem+0x10e>
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	b91a      	cbnz	r2, 80078be <quorem+0x10e>
 80078b6:	3b04      	subs	r3, #4
 80078b8:	3d01      	subs	r5, #1
 80078ba:	4598      	cmp	r8, r3
 80078bc:	d3f9      	bcc.n	80078b2 <quorem+0x102>
 80078be:	f8c9 5010 	str.w	r5, [r9, #16]
 80078c2:	4630      	mov	r0, r6
 80078c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c8:	2000      	movs	r0, #0
 80078ca:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ce:	bf00      	nop

080078d0 <_dtoa_r>:
 80078d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078d4:	6c01      	ldr	r1, [r0, #64]	; 0x40
 80078d6:	b09d      	sub	sp, #116	; 0x74
 80078d8:	4607      	mov	r7, r0
 80078da:	9c29      	ldr	r4, [sp, #164]	; 0xa4
 80078dc:	4692      	mov	sl, r2
 80078de:	469b      	mov	fp, r3
 80078e0:	b141      	cbz	r1, 80078f4 <_dtoa_r+0x24>
 80078e2:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80078e4:	2201      	movs	r2, #1
 80078e6:	409a      	lsls	r2, r3
 80078e8:	604b      	str	r3, [r1, #4]
 80078ea:	608a      	str	r2, [r1, #8]
 80078ec:	f001 fbd4 	bl	8009098 <_Bfree>
 80078f0:	2300      	movs	r3, #0
 80078f2:	643b      	str	r3, [r7, #64]	; 0x40
 80078f4:	f1bb 0500 	subs.w	r5, fp, #0
 80078f8:	f2c0 80df 	blt.w	8007aba <_dtoa_r+0x1ea>
 80078fc:	2300      	movs	r3, #0
 80078fe:	6023      	str	r3, [r4, #0]
 8007900:	2300      	movs	r3, #0
 8007902:	461a      	mov	r2, r3
 8007904:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8007908:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800790c:	402b      	ands	r3, r5
 800790e:	4293      	cmp	r3, r2
 8007910:	f000 80be 	beq.w	8007a90 <_dtoa_r+0x1c0>
 8007914:	4650      	mov	r0, sl
 8007916:	4659      	mov	r1, fp
 8007918:	2200      	movs	r2, #0
 800791a:	2300      	movs	r3, #0
 800791c:	46d0      	mov	r8, sl
 800791e:	46d9      	mov	r9, fp
 8007920:	2401      	movs	r4, #1
 8007922:	f003 fd0d 	bl	800b340 <__aeabi_dcmpeq>
 8007926:	b978      	cbnz	r0, 8007948 <_dtoa_r+0x78>
 8007928:	f014 0fff 	tst.w	r4, #255	; 0xff
 800792c:	d110      	bne.n	8007950 <_dtoa_r+0x80>
 800792e:	9d28      	ldr	r5, [sp, #160]	; 0xa0
 8007930:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8007932:	2301      	movs	r3, #1
 8007934:	602b      	str	r3, [r5, #0]
 8007936:	4d78      	ldr	r5, [pc, #480]	; (8007b18 <_dtoa_r+0x248>)
 8007938:	b114      	cbz	r4, 8007940 <_dtoa_r+0x70>
 800793a:	4d78      	ldr	r5, [pc, #480]	; (8007b1c <_dtoa_r+0x24c>)
 800793c:	6025      	str	r5, [r4, #0]
 800793e:	3d01      	subs	r5, #1
 8007940:	4628      	mov	r0, r5
 8007942:	b01d      	add	sp, #116	; 0x74
 8007944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007948:	2400      	movs	r4, #0
 800794a:	f014 0fff 	tst.w	r4, #255	; 0xff
 800794e:	d0ee      	beq.n	800792e <_dtoa_r+0x5e>
 8007950:	a91b      	add	r1, sp, #108	; 0x6c
 8007952:	9100      	str	r1, [sp, #0]
 8007954:	4638      	mov	r0, r7
 8007956:	a91a      	add	r1, sp, #104	; 0x68
 8007958:	4642      	mov	r2, r8
 800795a:	464b      	mov	r3, r9
 800795c:	9101      	str	r1, [sp, #4]
 800795e:	f001 fed1 	bl	8009704 <__d2b>
 8007962:	f3c5 540a 	ubfx	r4, r5, #20, #11
 8007966:	900a      	str	r0, [sp, #40]	; 0x28
 8007968:	2c00      	cmp	r4, #0
 800796a:	f040 80b5 	bne.w	8007ad8 <_dtoa_r+0x208>
 800796e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8007970:	9c1b      	ldr	r4, [sp, #108]	; 0x6c
 8007972:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8007976:	1934      	adds	r4, r6, r4
 8007978:	429c      	cmp	r4, r3
 800797a:	f2c0 8281 	blt.w	8007e80 <_dtoa_r+0x5b0>
 800797e:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8007982:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 8007986:	1b1b      	subs	r3, r3, r4
 8007988:	f204 4212 	addw	r2, r4, #1042	; 0x412
 800798c:	fa15 f303 	lsls.w	r3, r5, r3
 8007990:	fa2a f002 	lsr.w	r0, sl, r2
 8007994:	4318      	orrs	r0, r3
 8007996:	f003 f9f5 	bl	800ad84 <__aeabi_ui2d>
 800799a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800799e:	980d      	ldr	r0, [sp, #52]	; 0x34
 80079a0:	2501      	movs	r5, #1
 80079a2:	f1a0 70f8 	sub.w	r0, r0, #32505856	; 0x1f00000
 80079a6:	900d      	str	r0, [sp, #52]	; 0x34
 80079a8:	3c01      	subs	r4, #1
 80079aa:	9516      	str	r5, [sp, #88]	; 0x58
 80079ac:	2300      	movs	r3, #0
 80079ae:	2200      	movs	r2, #0
 80079b0:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 80079b4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079b8:	f003 f8a6 	bl	800ab08 <__aeabi_dsub>
 80079bc:	a350      	add	r3, pc, #320	; (adr r3, 8007b00 <_dtoa_r+0x230>)
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	f003 fa55 	bl	800ae70 <__aeabi_dmul>
 80079c6:	a350      	add	r3, pc, #320	; (adr r3, 8007b08 <_dtoa_r+0x238>)
 80079c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079cc:	f003 f89e 	bl	800ab0c <__adddf3>
 80079d0:	4680      	mov	r8, r0
 80079d2:	4620      	mov	r0, r4
 80079d4:	4689      	mov	r9, r1
 80079d6:	f003 f9e5 	bl	800ada4 <__aeabi_i2d>
 80079da:	a34d      	add	r3, pc, #308	; (adr r3, 8007b10 <_dtoa_r+0x240>)
 80079dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e0:	f003 fa46 	bl	800ae70 <__aeabi_dmul>
 80079e4:	4602      	mov	r2, r0
 80079e6:	460b      	mov	r3, r1
 80079e8:	4640      	mov	r0, r8
 80079ea:	4649      	mov	r1, r9
 80079ec:	f003 f88e 	bl	800ab0c <__adddf3>
 80079f0:	4680      	mov	r8, r0
 80079f2:	4689      	mov	r9, r1
 80079f4:	f003 fcd6 	bl	800b3a4 <__aeabi_d2iz>
 80079f8:	4649      	mov	r1, r9
 80079fa:	9005      	str	r0, [sp, #20]
 80079fc:	2200      	movs	r2, #0
 80079fe:	4640      	mov	r0, r8
 8007a00:	2300      	movs	r3, #0
 8007a02:	f003 fca7 	bl	800b354 <__aeabi_dcmplt>
 8007a06:	b150      	cbz	r0, 8007a1e <_dtoa_r+0x14e>
 8007a08:	9805      	ldr	r0, [sp, #20]
 8007a0a:	f003 f9cb 	bl	800ada4 <__aeabi_i2d>
 8007a0e:	4642      	mov	r2, r8
 8007a10:	464b      	mov	r3, r9
 8007a12:	f003 fc95 	bl	800b340 <__aeabi_dcmpeq>
 8007a16:	b910      	cbnz	r0, 8007a1e <_dtoa_r+0x14e>
 8007a18:	9d05      	ldr	r5, [sp, #20]
 8007a1a:	3d01      	subs	r5, #1
 8007a1c:	9505      	str	r5, [sp, #20]
 8007a1e:	9d05      	ldr	r5, [sp, #20]
 8007a20:	2d16      	cmp	r5, #22
 8007a22:	f200 815e 	bhi.w	8007ce2 <_dtoa_r+0x412>
 8007a26:	4b3e      	ldr	r3, [pc, #248]	; (8007b20 <_dtoa_r+0x250>)
 8007a28:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007a2c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007a30:	4652      	mov	r2, sl
 8007a32:	465b      	mov	r3, fp
 8007a34:	f003 fcac 	bl	800b390 <__aeabi_dcmpgt>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f000 8229 	beq.w	8007e90 <_dtoa_r+0x5c0>
 8007a3e:	9d05      	ldr	r5, [sp, #20]
 8007a40:	3d01      	subs	r5, #1
 8007a42:	9505      	str	r5, [sp, #20]
 8007a44:	2500      	movs	r5, #0
 8007a46:	9514      	str	r5, [sp, #80]	; 0x50
 8007a48:	1b34      	subs	r4, r6, r4
 8007a4a:	3c01      	subs	r4, #1
 8007a4c:	f100 8213 	bmi.w	8007e76 <_dtoa_r+0x5a6>
 8007a50:	2500      	movs	r5, #0
 8007a52:	940b      	str	r4, [sp, #44]	; 0x2c
 8007a54:	950f      	str	r5, [sp, #60]	; 0x3c
 8007a56:	9c05      	ldr	r4, [sp, #20]
 8007a58:	2c00      	cmp	r4, #0
 8007a5a:	f2c0 8203 	blt.w	8007e64 <_dtoa_r+0x594>
 8007a5e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8007a60:	9413      	str	r4, [sp, #76]	; 0x4c
 8007a62:	192d      	adds	r5, r5, r4
 8007a64:	2400      	movs	r4, #0
 8007a66:	950b      	str	r5, [sp, #44]	; 0x2c
 8007a68:	9410      	str	r4, [sp, #64]	; 0x40
 8007a6a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007a6c:	2d09      	cmp	r5, #9
 8007a6e:	d85d      	bhi.n	8007b2c <_dtoa_r+0x25c>
 8007a70:	2401      	movs	r4, #1
 8007a72:	2d05      	cmp	r5, #5
 8007a74:	dd02      	ble.n	8007a7c <_dtoa_r+0x1ac>
 8007a76:	3d04      	subs	r5, #4
 8007a78:	9526      	str	r5, [sp, #152]	; 0x98
 8007a7a:	2400      	movs	r4, #0
 8007a7c:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007a7e:	1eab      	subs	r3, r5, #2
 8007a80:	2b03      	cmp	r3, #3
 8007a82:	d855      	bhi.n	8007b30 <_dtoa_r+0x260>
 8007a84:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007a88:	036d0382 	.word	0x036d0382
 8007a8c:	03850246 	.word	0x03850246
 8007a90:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8007a92:	f242 730f 	movw	r3, #9999	; 0x270f
 8007a96:	6023      	str	r3, [r4, #0]
 8007a98:	f1ba 0f00 	cmp.w	sl, #0
 8007a9c:	d013      	beq.n	8007ac6 <_dtoa_r+0x1f6>
 8007a9e:	4d21      	ldr	r5, [pc, #132]	; (8007b24 <_dtoa_r+0x254>)
 8007aa0:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8007aa2:	2c00      	cmp	r4, #0
 8007aa4:	f43f af4c 	beq.w	8007940 <_dtoa_r+0x70>
 8007aa8:	78eb      	ldrb	r3, [r5, #3]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	f000 8117 	beq.w	8007cde <_dtoa_r+0x40e>
 8007ab0:	f105 0308 	add.w	r3, r5, #8
 8007ab4:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8007ab6:	6023      	str	r3, [r4, #0]
 8007ab8:	e742      	b.n	8007940 <_dtoa_r+0x70>
 8007aba:	f025 4500 	bic.w	r5, r5, #2147483648	; 0x80000000
 8007abe:	2301      	movs	r3, #1
 8007ac0:	6023      	str	r3, [r4, #0]
 8007ac2:	46ab      	mov	fp, r5
 8007ac4:	e71c      	b.n	8007900 <_dtoa_r+0x30>
 8007ac6:	4b17      	ldr	r3, [pc, #92]	; (8007b24 <_dtoa_r+0x254>)
 8007ac8:	4a17      	ldr	r2, [pc, #92]	; (8007b28 <_dtoa_r+0x258>)
 8007aca:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007ace:	2d00      	cmp	r5, #0
 8007ad0:	bf0c      	ite	eq
 8007ad2:	4615      	moveq	r5, r2
 8007ad4:	461d      	movne	r5, r3
 8007ad6:	e7e3      	b.n	8007aa0 <_dtoa_r+0x1d0>
 8007ad8:	4649      	mov	r1, r9
 8007ada:	4640      	mov	r0, r8
 8007adc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8007ae0:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007ae2:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 8007ae4:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
 8007ae8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007aec:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007af0:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007af4:	2500      	movs	r5, #0
 8007af6:	930d      	str	r3, [sp, #52]	; 0x34
 8007af8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007afc:	9516      	str	r5, [sp, #88]	; 0x58
 8007afe:	e755      	b.n	80079ac <_dtoa_r+0xdc>
 8007b00:	636f4361 	.word	0x636f4361
 8007b04:	3fd287a7 	.word	0x3fd287a7
 8007b08:	8b60c8b3 	.word	0x8b60c8b3
 8007b0c:	3fc68a28 	.word	0x3fc68a28
 8007b10:	509f79fb 	.word	0x509f79fb
 8007b14:	3fd34413 	.word	0x3fd34413
 8007b18:	0800b7a4 	.word	0x0800b7a4
 8007b1c:	0800b7a5 	.word	0x0800b7a5
 8007b20:	0800b5e8 	.word	0x0800b5e8
 8007b24:	0800b7b4 	.word	0x0800b7b4
 8007b28:	0800b7a8 	.word	0x0800b7a8
 8007b2c:	2400      	movs	r4, #0
 8007b2e:	9426      	str	r4, [sp, #152]	; 0x98
 8007b30:	2400      	movs	r4, #0
 8007b32:	647c      	str	r4, [r7, #68]	; 0x44
 8007b34:	4638      	mov	r0, r7
 8007b36:	4621      	mov	r1, r4
 8007b38:	f001 fa88 	bl	800904c <_Balloc>
 8007b3c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007b40:	950e      	str	r5, [sp, #56]	; 0x38
 8007b42:	2501      	movs	r5, #1
 8007b44:	9512      	str	r5, [sp, #72]	; 0x48
 8007b46:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007b4a:	9009      	str	r0, [sp, #36]	; 0x24
 8007b4c:	6438      	str	r0, [r7, #64]	; 0x40
 8007b4e:	9515      	str	r5, [sp, #84]	; 0x54
 8007b50:	9427      	str	r4, [sp, #156]	; 0x9c
 8007b52:	9c05      	ldr	r4, [sp, #20]
 8007b54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007b56:	2c0e      	cmp	r4, #14
 8007b58:	bfcc      	ite	gt
 8007b5a:	2500      	movgt	r5, #0
 8007b5c:	2501      	movle	r5, #1
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	bfb8      	it	lt
 8007b62:	2500      	movlt	r5, #0
 8007b64:	2d00      	cmp	r5, #0
 8007b66:	f000 80c1 	beq.w	8007cec <_dtoa_r+0x41c>
 8007b6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007b6c:	4b5e      	ldr	r3, [pc, #376]	; (8007ce8 <_dtoa_r+0x418>)
 8007b6e:	0fe5      	lsrs	r5, r4, #31
 8007b70:	9c05      	ldr	r4, [sp, #20]
 8007b72:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b76:	e9d3 0100 	ldrd	r0, r1, [r3]
 8007b7a:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8007b7c:	2c00      	cmp	r4, #0
 8007b7e:	bfcc      	ite	gt
 8007b80:	2500      	movgt	r5, #0
 8007b82:	f005 0501 	andle.w	r5, r5, #1
 8007b86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b8a:	2d00      	cmp	r5, #0
 8007b8c:	f040 81a8 	bne.w	8007ee0 <_dtoa_r+0x610>
 8007b90:	4602      	mov	r2, r0
 8007b92:	460b      	mov	r3, r1
 8007b94:	4650      	mov	r0, sl
 8007b96:	4659      	mov	r1, fp
 8007b98:	f003 fa94 	bl	800b0c4 <__aeabi_ddiv>
 8007b9c:	f003 fc02 	bl	800b3a4 <__aeabi_d2iz>
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	f003 f8ff 	bl	800ada4 <__aeabi_i2d>
 8007ba6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007baa:	f003 f961 	bl	800ae70 <__aeabi_dmul>
 8007bae:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007bb0:	460b      	mov	r3, r1
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	4659      	mov	r1, fp
 8007bb6:	4650      	mov	r0, sl
 8007bb8:	f002 ffa6 	bl	800ab08 <__aeabi_dsub>
 8007bbc:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8007bc0:	f804 3b01 	strb.w	r3, [r4], #1
 8007bc4:	9411      	str	r4, [sp, #68]	; 0x44
 8007bc6:	46a0      	mov	r8, r4
 8007bc8:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8007bca:	2c01      	cmp	r4, #1
 8007bcc:	4682      	mov	sl, r0
 8007bce:	468b      	mov	fp, r1
 8007bd0:	d04c      	beq.n	8007c6c <_dtoa_r+0x39c>
 8007bd2:	2300      	movs	r3, #0
 8007bd4:	2200      	movs	r2, #0
 8007bd6:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007bda:	f003 f949 	bl	800ae70 <__aeabi_dmul>
 8007bde:	2200      	movs	r2, #0
 8007be0:	2300      	movs	r3, #0
 8007be2:	4682      	mov	sl, r0
 8007be4:	468b      	mov	fp, r1
 8007be6:	2401      	movs	r4, #1
 8007be8:	f003 fbaa 	bl	800b340 <__aeabi_dcmpeq>
 8007bec:	b100      	cbz	r0, 8007bf0 <_dtoa_r+0x320>
 8007bee:	462c      	mov	r4, r5
 8007bf0:	f014 0fff 	tst.w	r4, #255	; 0xff
 8007bf4:	f000 8575 	beq.w	80086e2 <_dtoa_r+0xe12>
 8007bf8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007bfa:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007bfc:	1ca5      	adds	r5, r4, #2
 8007bfe:	eb04 0900 	add.w	r9, r4, r0
 8007c02:	e00d      	b.n	8007c20 <_dtoa_r+0x350>
 8007c04:	f003 f934 	bl	800ae70 <__aeabi_dmul>
 8007c08:	2200      	movs	r2, #0
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	4682      	mov	sl, r0
 8007c0e:	468b      	mov	fp, r1
 8007c10:	f003 fb96 	bl	800b340 <__aeabi_dcmpeq>
 8007c14:	b100      	cbz	r0, 8007c18 <_dtoa_r+0x348>
 8007c16:	2400      	movs	r4, #0
 8007c18:	f014 0fff 	tst.w	r4, #255	; 0xff
 8007c1c:	f000 8423 	beq.w	8008466 <_dtoa_r+0xb96>
 8007c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c24:	4650      	mov	r0, sl
 8007c26:	4659      	mov	r1, fp
 8007c28:	f003 fa4c 	bl	800b0c4 <__aeabi_ddiv>
 8007c2c:	f003 fbba 	bl	800b3a4 <__aeabi_d2iz>
 8007c30:	4606      	mov	r6, r0
 8007c32:	f003 f8b7 	bl	800ada4 <__aeabi_i2d>
 8007c36:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c3a:	f003 f919 	bl	800ae70 <__aeabi_dmul>
 8007c3e:	4602      	mov	r2, r0
 8007c40:	460b      	mov	r3, r1
 8007c42:	4650      	mov	r0, sl
 8007c44:	4659      	mov	r1, fp
 8007c46:	f002 ff5f 	bl	800ab08 <__aeabi_dsub>
 8007c4a:	f106 0430 	add.w	r4, r6, #48	; 0x30
 8007c4e:	2300      	movs	r3, #0
 8007c50:	2200      	movs	r2, #0
 8007c52:	454d      	cmp	r5, r9
 8007c54:	f805 4c01 	strb.w	r4, [r5, #-1]
 8007c58:	46a8      	mov	r8, r5
 8007c5a:	4682      	mov	sl, r0
 8007c5c:	468b      	mov	fp, r1
 8007c5e:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8007c62:	f04f 0401 	mov.w	r4, #1
 8007c66:	f105 0501 	add.w	r5, r5, #1
 8007c6a:	d1cb      	bne.n	8007c04 <_dtoa_r+0x334>
 8007c6c:	4652      	mov	r2, sl
 8007c6e:	465b      	mov	r3, fp
 8007c70:	4650      	mov	r0, sl
 8007c72:	4659      	mov	r1, fp
 8007c74:	f002 ff4a 	bl	800ab0c <__adddf3>
 8007c78:	4604      	mov	r4, r0
 8007c7a:	460d      	mov	r5, r1
 8007c7c:	4622      	mov	r2, r4
 8007c7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c82:	462b      	mov	r3, r5
 8007c84:	f003 fb66 	bl	800b354 <__aeabi_dcmplt>
 8007c88:	b958      	cbnz	r0, 8007ca2 <_dtoa_r+0x3d2>
 8007c8a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c8e:	4622      	mov	r2, r4
 8007c90:	462b      	mov	r3, r5
 8007c92:	f003 fb55 	bl	800b340 <__aeabi_dcmpeq>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	f000 83e5 	beq.w	8008466 <_dtoa_r+0xb96>
 8007c9c:	07f3      	lsls	r3, r6, #31
 8007c9e:	f140 83e2 	bpl.w	8008466 <_dtoa_r+0xb96>
 8007ca2:	9c05      	ldr	r4, [sp, #20]
 8007ca4:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 8007ca8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007caa:	9417      	str	r4, [sp, #92]	; 0x5c
 8007cac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8007cae:	e003      	b.n	8007cb8 <_dtoa_r+0x3e8>
 8007cb0:	f818 6c02 	ldrb.w	r6, [r8, #-2]
 8007cb4:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007cb8:	2e39      	cmp	r6, #57	; 0x39
 8007cba:	4643      	mov	r3, r8
 8007cbc:	f040 8489 	bne.w	80085d2 <_dtoa_r+0xd02>
 8007cc0:	4590      	cmp	r8, r2
 8007cc2:	d1f5      	bne.n	8007cb0 <_dtoa_r+0x3e0>
 8007cc4:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8007cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8007cc8:	3401      	adds	r4, #1
 8007cca:	9405      	str	r4, [sp, #20]
 8007ccc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8007cce:	2330      	movs	r3, #48	; 0x30
 8007cd0:	f804 3c01 	strb.w	r3, [r4, #-1]
 8007cd4:	2231      	movs	r2, #49	; 0x31
 8007cd6:	4623      	mov	r3, r4
 8007cd8:	f803 2c01 	strb.w	r2, [r3, #-1]
 8007cdc:	e0b0      	b.n	8007e40 <_dtoa_r+0x570>
 8007cde:	1ceb      	adds	r3, r5, #3
 8007ce0:	e6e8      	b.n	8007ab4 <_dtoa_r+0x1e4>
 8007ce2:	2501      	movs	r5, #1
 8007ce4:	9514      	str	r5, [sp, #80]	; 0x50
 8007ce6:	e6af      	b.n	8007a48 <_dtoa_r+0x178>
 8007ce8:	0800b5e8 	.word	0x0800b5e8
 8007cec:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8007cee:	2c00      	cmp	r4, #0
 8007cf0:	f040 80d1 	bne.w	8007e96 <_dtoa_r+0x5c6>
 8007cf4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cf6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007cf8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8007cfa:	9306      	str	r3, [sp, #24]
 8007cfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8007cfe:	2800      	cmp	r0, #0
 8007d00:	bfc8      	it	gt
 8007d02:	2c00      	cmpgt	r4, #0
 8007d04:	dd09      	ble.n	8007d1a <_dtoa_r+0x44a>
 8007d06:	4603      	mov	r3, r0
 8007d08:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007d0a:	42a3      	cmp	r3, r4
 8007d0c:	bfa8      	it	ge
 8007d0e:	4623      	movge	r3, r4
 8007d10:	1ac9      	subs	r1, r1, r3
 8007d12:	1ac0      	subs	r0, r0, r3
 8007d14:	910f      	str	r1, [sp, #60]	; 0x3c
 8007d16:	1ae4      	subs	r4, r4, r3
 8007d18:	900b      	str	r0, [sp, #44]	; 0x2c
 8007d1a:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007d1c:	2a00      	cmp	r2, #0
 8007d1e:	dd1a      	ble.n	8007d56 <_dtoa_r+0x486>
 8007d20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	f000 841d 	beq.w	8008562 <_dtoa_r+0xc92>
 8007d28:	2d00      	cmp	r5, #0
 8007d2a:	dd10      	ble.n	8007d4e <_dtoa_r+0x47e>
 8007d2c:	9906      	ldr	r1, [sp, #24]
 8007d2e:	462a      	mov	r2, r5
 8007d30:	4638      	mov	r0, r7
 8007d32:	f001 fb39 	bl	80093a8 <__pow5mult>
 8007d36:	9006      	str	r0, [sp, #24]
 8007d38:	9906      	ldr	r1, [sp, #24]
 8007d3a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d3c:	4638      	mov	r0, r7
 8007d3e:	f001 fa9b 	bl	8009278 <__multiply>
 8007d42:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d44:	4606      	mov	r6, r0
 8007d46:	4638      	mov	r0, r7
 8007d48:	f001 f9a6 	bl	8009098 <_Bfree>
 8007d4c:	960a      	str	r6, [sp, #40]	; 0x28
 8007d4e:	9810      	ldr	r0, [sp, #64]	; 0x40
 8007d50:	1b42      	subs	r2, r0, r5
 8007d52:	f040 8429 	bne.w	80085a8 <_dtoa_r+0xcd8>
 8007d56:	2101      	movs	r1, #1
 8007d58:	4638      	mov	r0, r7
 8007d5a:	f001 fa83 	bl	8009264 <__i2b>
 8007d5e:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 8007d60:	2d00      	cmp	r5, #0
 8007d62:	4606      	mov	r6, r0
 8007d64:	dd05      	ble.n	8007d72 <_dtoa_r+0x4a2>
 8007d66:	4631      	mov	r1, r6
 8007d68:	4638      	mov	r0, r7
 8007d6a:	462a      	mov	r2, r5
 8007d6c:	f001 fb1c 	bl	80093a8 <__pow5mult>
 8007d70:	4606      	mov	r6, r0
 8007d72:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8007d74:	2d01      	cmp	r5, #1
 8007d76:	f340 820f 	ble.w	8008198 <_dtoa_r+0x8c8>
 8007d7a:	2500      	movs	r5, #0
 8007d7c:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007d7e:	2301      	movs	r3, #1
 8007d80:	2800      	cmp	r0, #0
 8007d82:	f040 838c 	bne.w	800849e <_dtoa_r+0xbce>
 8007d86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d88:	185b      	adds	r3, r3, r1
 8007d8a:	f013 031f 	ands.w	r3, r3, #31
 8007d8e:	f000 82cb 	beq.w	8008328 <_dtoa_r+0xa58>
 8007d92:	f1c3 0220 	rsb	r2, r3, #32
 8007d96:	2a04      	cmp	r2, #4
 8007d98:	f340 84bf 	ble.w	800871a <_dtoa_r+0xe4a>
 8007d9c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d9e:	f1c3 031c 	rsb	r3, r3, #28
 8007da2:	18d2      	adds	r2, r2, r3
 8007da4:	18c9      	adds	r1, r1, r3
 8007da6:	920f      	str	r2, [sp, #60]	; 0x3c
 8007da8:	18e4      	adds	r4, r4, r3
 8007daa:	910b      	str	r1, [sp, #44]	; 0x2c
 8007dac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007dae:	2a00      	cmp	r2, #0
 8007db0:	dd04      	ble.n	8007dbc <_dtoa_r+0x4ec>
 8007db2:	4638      	mov	r0, r7
 8007db4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007db6:	f001 fb43 	bl	8009440 <__lshift>
 8007dba:	900a      	str	r0, [sp, #40]	; 0x28
 8007dbc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	dd05      	ble.n	8007dce <_dtoa_r+0x4fe>
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4638      	mov	r0, r7
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	f001 fb3a 	bl	8009440 <__lshift>
 8007dcc:	4606      	mov	r6, r0
 8007dce:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	f040 834c 	bne.w	800846e <_dtoa_r+0xb9e>
 8007dd6:	990e      	ldr	r1, [sp, #56]	; 0x38
 8007dd8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007dda:	2900      	cmp	r1, #0
 8007ddc:	bfcc      	ite	gt
 8007dde:	2300      	movgt	r3, #0
 8007de0:	2301      	movle	r3, #1
 8007de2:	2a02      	cmp	r2, #2
 8007de4:	bfd8      	it	le
 8007de6:	2300      	movle	r3, #0
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	f000 8226 	beq.w	800823a <_dtoa_r+0x96a>
 8007dee:	2900      	cmp	r1, #0
 8007df0:	f040 808a 	bne.w	8007f08 <_dtoa_r+0x638>
 8007df4:	4631      	mov	r1, r6
 8007df6:	2205      	movs	r2, #5
 8007df8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007dfa:	4638      	mov	r0, r7
 8007dfc:	f001 f956 	bl	80090ac <__multadd>
 8007e00:	4606      	mov	r6, r0
 8007e02:	4631      	mov	r1, r6
 8007e04:	980a      	ldr	r0, [sp, #40]	; 0x28
 8007e06:	f001 fb7b 	bl	8009500 <__mcmp>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	dd7c      	ble.n	8007f08 <_dtoa_r+0x638>
 8007e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e10:	9c05      	ldr	r4, [sp, #20]
 8007e12:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e14:	2231      	movs	r2, #49	; 0x31
 8007e16:	f803 2b01 	strb.w	r2, [r3], #1
 8007e1a:	3401      	adds	r4, #1
 8007e1c:	9405      	str	r4, [sp, #20]
 8007e1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007e20:	2400      	movs	r4, #0
 8007e22:	4638      	mov	r0, r7
 8007e24:	4631      	mov	r1, r6
 8007e26:	f001 f937 	bl	8009098 <_Bfree>
 8007e2a:	9806      	ldr	r0, [sp, #24]
 8007e2c:	b140      	cbz	r0, 8007e40 <_dtoa_r+0x570>
 8007e2e:	4284      	cmp	r4, r0
 8007e30:	bf18      	it	ne
 8007e32:	2c00      	cmpne	r4, #0
 8007e34:	f040 8273 	bne.w	800831e <_dtoa_r+0xa4e>
 8007e38:	4638      	mov	r0, r7
 8007e3a:	9906      	ldr	r1, [sp, #24]
 8007e3c:	f001 f92c 	bl	8009098 <_Bfree>
 8007e40:	4638      	mov	r0, r7
 8007e42:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007e44:	f001 f928 	bl	8009098 <_Bfree>
 8007e48:	9c05      	ldr	r4, [sp, #20]
 8007e4a:	1c63      	adds	r3, r4, #1
 8007e4c:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8007e4e:	2200      	movs	r2, #0
 8007e50:	7022      	strb	r2, [r4, #0]
 8007e52:	9c28      	ldr	r4, [sp, #160]	; 0xa0
 8007e54:	6023      	str	r3, [r4, #0]
 8007e56:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8007e58:	2c00      	cmp	r4, #0
 8007e5a:	f43f ad71 	beq.w	8007940 <_dtoa_r+0x70>
 8007e5e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e60:	6020      	str	r0, [r4, #0]
 8007e62:	e56d      	b.n	8007940 <_dtoa_r+0x70>
 8007e64:	9c05      	ldr	r4, [sp, #20]
 8007e66:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e68:	1b2d      	subs	r5, r5, r4
 8007e6a:	950f      	str	r5, [sp, #60]	; 0x3c
 8007e6c:	4265      	negs	r5, r4
 8007e6e:	2400      	movs	r4, #0
 8007e70:	9510      	str	r5, [sp, #64]	; 0x40
 8007e72:	9413      	str	r4, [sp, #76]	; 0x4c
 8007e74:	e5f9      	b.n	8007a6a <_dtoa_r+0x19a>
 8007e76:	4264      	negs	r4, r4
 8007e78:	940f      	str	r4, [sp, #60]	; 0x3c
 8007e7a:	2400      	movs	r4, #0
 8007e7c:	940b      	str	r4, [sp, #44]	; 0x2c
 8007e7e:	e5ea      	b.n	8007a56 <_dtoa_r+0x186>
 8007e80:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 8007e84:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 8007e88:	1b00      	subs	r0, r0, r4
 8007e8a:	fa0a f000 	lsl.w	r0, sl, r0
 8007e8e:	e582      	b.n	8007996 <_dtoa_r+0xc6>
 8007e90:	2500      	movs	r5, #0
 8007e92:	9514      	str	r5, [sp, #80]	; 0x50
 8007e94:	e5d8      	b.n	8007a48 <_dtoa_r+0x178>
 8007e96:	9c26      	ldr	r4, [sp, #152]	; 0x98
 8007e98:	2c01      	cmp	r4, #1
 8007e9a:	f340 838f 	ble.w	80085bc <_dtoa_r+0xcec>
 8007e9e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8007ea0:	1e62      	subs	r2, r4, #1
 8007ea2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8007ea4:	4294      	cmp	r4, r2
 8007ea6:	bfbf      	itttt	lt
 8007ea8:	9c10      	ldrlt	r4, [sp, #64]	; 0x40
 8007eaa:	9210      	strlt	r2, [sp, #64]	; 0x40
 8007eac:	ebc4 0302 	rsblt	r3, r4, r2
 8007eb0:	9c13      	ldrlt	r4, [sp, #76]	; 0x4c
 8007eb2:	bfb6      	itet	lt
 8007eb4:	18e4      	addlt	r4, r4, r3
 8007eb6:	ebc2 0504 	rsbge	r5, r2, r4
 8007eba:	9413      	strlt	r4, [sp, #76]	; 0x4c
 8007ebc:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8007ebe:	2c00      	cmp	r4, #0
 8007ec0:	f2c0 838f 	blt.w	80085e2 <_dtoa_r+0xd12>
 8007ec4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8007ec6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ec8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007eca:	18d2      	adds	r2, r2, r3
 8007ecc:	920f      	str	r2, [sp, #60]	; 0x3c
 8007ece:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007ed0:	4638      	mov	r0, r7
 8007ed2:	18d2      	adds	r2, r2, r3
 8007ed4:	2101      	movs	r1, #1
 8007ed6:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ed8:	f001 f9c4 	bl	8009264 <__i2b>
 8007edc:	9006      	str	r0, [sp, #24]
 8007ede:	e70d      	b.n	8007cfc <_dtoa_r+0x42c>
 8007ee0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007ee2:	2d00      	cmp	r5, #0
 8007ee4:	f040 8367 	bne.w	80085b6 <_dtoa_r+0xce6>
 8007ee8:	2300      	movs	r3, #0
 8007eea:	2200      	movs	r2, #0
 8007eec:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8007ef0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ef4:	f002 ffbc 	bl	800ae70 <__aeabi_dmul>
 8007ef8:	4652      	mov	r2, sl
 8007efa:	465b      	mov	r3, fp
 8007efc:	f003 fa3e 	bl	800b37c <__aeabi_dcmpge>
 8007f00:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8007f02:	9606      	str	r6, [sp, #24]
 8007f04:	2800      	cmp	r0, #0
 8007f06:	d082      	beq.n	8007e0e <_dtoa_r+0x53e>
 8007f08:	9c27      	ldr	r4, [sp, #156]	; 0x9c
 8007f0a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007f0c:	43e4      	mvns	r4, r4
 8007f0e:	9405      	str	r4, [sp, #20]
 8007f10:	2400      	movs	r4, #0
 8007f12:	e786      	b.n	8007e22 <_dtoa_r+0x552>
 8007f14:	2501      	movs	r5, #1
 8007f16:	9512      	str	r5, [sp, #72]	; 0x48
 8007f18:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8007f1a:	2d00      	cmp	r5, #0
 8007f1c:	f340 82d3 	ble.w	80084c6 <_dtoa_r+0xbf6>
 8007f20:	46a9      	mov	r9, r5
 8007f22:	2d0e      	cmp	r5, #14
 8007f24:	bf8c      	ite	hi
 8007f26:	2400      	movhi	r4, #0
 8007f28:	f004 0401 	andls.w	r4, r4, #1
 8007f2c:	9515      	str	r5, [sp, #84]	; 0x54
 8007f2e:	950e      	str	r5, [sp, #56]	; 0x38
 8007f30:	2100      	movs	r1, #0
 8007f32:	f1b9 0f17 	cmp.w	r9, #23
 8007f36:	6479      	str	r1, [r7, #68]	; 0x44
 8007f38:	d909      	bls.n	8007f4e <_dtoa_r+0x67e>
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	2304      	movs	r3, #4
 8007f3e:	005b      	lsls	r3, r3, #1
 8007f40:	f103 0014 	add.w	r0, r3, #20
 8007f44:	4611      	mov	r1, r2
 8007f46:	3201      	adds	r2, #1
 8007f48:	4548      	cmp	r0, r9
 8007f4a:	d9f8      	bls.n	8007f3e <_dtoa_r+0x66e>
 8007f4c:	6479      	str	r1, [r7, #68]	; 0x44
 8007f4e:	4638      	mov	r0, r7
 8007f50:	f001 f87c 	bl	800904c <_Balloc>
 8007f54:	9009      	str	r0, [sp, #36]	; 0x24
 8007f56:	6438      	str	r0, [r7, #64]	; 0x40
 8007f58:	2c00      	cmp	r4, #0
 8007f5a:	f43f adfa 	beq.w	8007b52 <_dtoa_r+0x282>
 8007f5e:	9c05      	ldr	r4, [sp, #20]
 8007f60:	4652      	mov	r2, sl
 8007f62:	465b      	mov	r3, fp
 8007f64:	2c00      	cmp	r4, #0
 8007f66:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007f6a:	f340 81f8 	ble.w	800835e <_dtoa_r+0xa8e>
 8007f6e:	4b97      	ldr	r3, [pc, #604]	; (80081cc <_dtoa_r+0x8fc>)
 8007f70:	f004 020f 	and.w	r2, r4, #15
 8007f74:	1124      	asrs	r4, r4, #4
 8007f76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f7a:	2602      	movs	r6, #2
 8007f7c:	06e2      	lsls	r2, r4, #27
 8007f7e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007f82:	d50b      	bpl.n	8007f9c <_dtoa_r+0x6cc>
 8007f84:	4b92      	ldr	r3, [pc, #584]	; (80081d0 <_dtoa_r+0x900>)
 8007f86:	4650      	mov	r0, sl
 8007f88:	4659      	mov	r1, fp
 8007f8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007f8e:	f003 f899 	bl	800b0c4 <__aeabi_ddiv>
 8007f92:	f004 040f 	and.w	r4, r4, #15
 8007f96:	4682      	mov	sl, r0
 8007f98:	468b      	mov	fp, r1
 8007f9a:	2603      	movs	r6, #3
 8007f9c:	b174      	cbz	r4, 8007fbc <_dtoa_r+0x6ec>
 8007f9e:	4d8c      	ldr	r5, [pc, #560]	; (80081d0 <_dtoa_r+0x900>)
 8007fa0:	4640      	mov	r0, r8
 8007fa2:	4649      	mov	r1, r9
 8007fa4:	07e3      	lsls	r3, r4, #31
 8007fa6:	d504      	bpl.n	8007fb2 <_dtoa_r+0x6e2>
 8007fa8:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007fac:	f002 ff60 	bl	800ae70 <__aeabi_dmul>
 8007fb0:	3601      	adds	r6, #1
 8007fb2:	3508      	adds	r5, #8
 8007fb4:	1064      	asrs	r4, r4, #1
 8007fb6:	d1f5      	bne.n	8007fa4 <_dtoa_r+0x6d4>
 8007fb8:	4680      	mov	r8, r0
 8007fba:	4689      	mov	r9, r1
 8007fbc:	4650      	mov	r0, sl
 8007fbe:	4659      	mov	r1, fp
 8007fc0:	4642      	mov	r2, r8
 8007fc2:	464b      	mov	r3, r9
 8007fc4:	f003 f87e 	bl	800b0c4 <__aeabi_ddiv>
 8007fc8:	4682      	mov	sl, r0
 8007fca:	468b      	mov	fp, r1
 8007fcc:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8007fce:	2c00      	cmp	r4, #0
 8007fd0:	f000 8100 	beq.w	80081d4 <_dtoa_r+0x904>
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	4650      	mov	r0, sl
 8007fd8:	4659      	mov	r1, fp
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 8007fe0:	2401      	movs	r4, #1
 8007fe2:	f003 f9b7 	bl	800b354 <__aeabi_dcmplt>
 8007fe6:	b900      	cbnz	r0, 8007fea <_dtoa_r+0x71a>
 8007fe8:	2400      	movs	r4, #0
 8007fea:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8007fec:	2d00      	cmp	r5, #0
 8007fee:	bfd4      	ite	le
 8007ff0:	2400      	movle	r4, #0
 8007ff2:	f004 0401 	andgt.w	r4, r4, #1
 8007ff6:	2c00      	cmp	r4, #0
 8007ff8:	f000 80ec 	beq.w	80081d4 <_dtoa_r+0x904>
 8007ffc:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8007ffe:	2c00      	cmp	r4, #0
 8008000:	f340 819b 	ble.w	800833a <_dtoa_r+0xa6a>
 8008004:	2300      	movs	r3, #0
 8008006:	2200      	movs	r2, #0
 8008008:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800800c:	4650      	mov	r0, sl
 800800e:	4659      	mov	r1, fp
 8008010:	f002 ff2e 	bl	800ae70 <__aeabi_dmul>
 8008014:	4682      	mov	sl, r0
 8008016:	1c70      	adds	r0, r6, #1
 8008018:	468b      	mov	fp, r1
 800801a:	f002 fec3 	bl	800ada4 <__aeabi_i2d>
 800801e:	4602      	mov	r2, r0
 8008020:	460b      	mov	r3, r1
 8008022:	4650      	mov	r0, sl
 8008024:	4659      	mov	r1, fp
 8008026:	f002 ff23 	bl	800ae70 <__aeabi_dmul>
 800802a:	2300      	movs	r3, #0
 800802c:	2200      	movs	r2, #0
 800802e:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8008032:	f002 fd6b 	bl	800ab0c <__adddf3>
 8008036:	9d05      	ldr	r5, [sp, #20]
 8008038:	3d01      	subs	r5, #1
 800803a:	9517      	str	r5, [sp, #92]	; 0x5c
 800803c:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800803e:	4680      	mov	r8, r0
 8008040:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8008044:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8008046:	2c00      	cmp	r4, #0
 8008048:	f000 81b0 	beq.w	80083ac <_dtoa_r+0xadc>
 800804c:	4b5f      	ldr	r3, [pc, #380]	; (80081cc <_dtoa_r+0x8fc>)
 800804e:	2100      	movs	r1, #0
 8008050:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8008054:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008058:	2000      	movs	r0, #0
 800805a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800805e:	f003 f831 	bl	800b0c4 <__aeabi_ddiv>
 8008062:	4642      	mov	r2, r8
 8008064:	464b      	mov	r3, r9
 8008066:	f002 fd4f 	bl	800ab08 <__aeabi_dsub>
 800806a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800806e:	4659      	mov	r1, fp
 8008070:	4650      	mov	r0, sl
 8008072:	f003 f997 	bl	800b3a4 <__aeabi_d2iz>
 8008076:	4606      	mov	r6, r0
 8008078:	f002 fe94 	bl	800ada4 <__aeabi_i2d>
 800807c:	4602      	mov	r2, r0
 800807e:	460b      	mov	r3, r1
 8008080:	4650      	mov	r0, sl
 8008082:	4659      	mov	r1, fp
 8008084:	f002 fd40 	bl	800ab08 <__aeabi_dsub>
 8008088:	3630      	adds	r6, #48	; 0x30
 800808a:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800808c:	b2f6      	uxtb	r6, r6
 800808e:	4682      	mov	sl, r0
 8008090:	468b      	mov	fp, r1
 8008092:	f804 6b01 	strb.w	r6, [r4], #1
 8008096:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800809a:	4652      	mov	r2, sl
 800809c:	465b      	mov	r3, fp
 800809e:	9411      	str	r4, [sp, #68]	; 0x44
 80080a0:	46a0      	mov	r8, r4
 80080a2:	f003 f975 	bl	800b390 <__aeabi_dcmpgt>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	f040 8325 	bne.w	80086f6 <_dtoa_r+0xe26>
 80080ac:	2100      	movs	r1, #0
 80080ae:	4652      	mov	r2, sl
 80080b0:	465b      	mov	r3, fp
 80080b2:	2000      	movs	r0, #0
 80080b4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80080b8:	f002 fd26 	bl	800ab08 <__aeabi_dsub>
 80080bc:	4602      	mov	r2, r0
 80080be:	460b      	mov	r3, r1
 80080c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080c4:	f003 f964 	bl	800b390 <__aeabi_dcmpgt>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	f040 827f 	bne.w	80085cc <_dtoa_r+0xcfc>
 80080ce:	2d01      	cmp	r5, #1
 80080d0:	f340 8133 	ble.w	800833a <_dtoa_r+0xa6a>
 80080d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80080d6:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80080d8:	1945      	adds	r5, r0, r5
 80080da:	e00f      	b.n	80080fc <_dtoa_r+0x82c>
 80080dc:	2100      	movs	r1, #0
 80080de:	2000      	movs	r0, #0
 80080e0:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 80080e4:	f002 fd10 	bl	800ab08 <__aeabi_dsub>
 80080e8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80080ec:	f003 f932 	bl	800b354 <__aeabi_dcmplt>
 80080f0:	2800      	cmp	r0, #0
 80080f2:	f040 826b 	bne.w	80085cc <_dtoa_r+0xcfc>
 80080f6:	42ac      	cmp	r4, r5
 80080f8:	f000 811f 	beq.w	800833a <_dtoa_r+0xa6a>
 80080fc:	2300      	movs	r3, #0
 80080fe:	2200      	movs	r2, #0
 8008100:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008108:	f002 feb2 	bl	800ae70 <__aeabi_dmul>
 800810c:	2300      	movs	r3, #0
 800810e:	2200      	movs	r2, #0
 8008110:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008114:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8008118:	4650      	mov	r0, sl
 800811a:	4659      	mov	r1, fp
 800811c:	f002 fea8 	bl	800ae70 <__aeabi_dmul>
 8008120:	4680      	mov	r8, r0
 8008122:	4689      	mov	r9, r1
 8008124:	f003 f93e 	bl	800b3a4 <__aeabi_d2iz>
 8008128:	4606      	mov	r6, r0
 800812a:	f002 fe3b 	bl	800ada4 <__aeabi_i2d>
 800812e:	4602      	mov	r2, r0
 8008130:	460b      	mov	r3, r1
 8008132:	4640      	mov	r0, r8
 8008134:	4649      	mov	r1, r9
 8008136:	f002 fce7 	bl	800ab08 <__aeabi_dsub>
 800813a:	3630      	adds	r6, #48	; 0x30
 800813c:	b2f6      	uxtb	r6, r6
 800813e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8008142:	f804 6b01 	strb.w	r6, [r4], #1
 8008146:	4682      	mov	sl, r0
 8008148:	468b      	mov	fp, r1
 800814a:	f003 f903 	bl	800b354 <__aeabi_dcmplt>
 800814e:	46a0      	mov	r8, r4
 8008150:	4652      	mov	r2, sl
 8008152:	465b      	mov	r3, fp
 8008154:	2800      	cmp	r0, #0
 8008156:	d0c1      	beq.n	80080dc <_dtoa_r+0x80c>
 8008158:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800815a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800815c:	9005      	str	r0, [sp, #20]
 800815e:	9409      	str	r4, [sp, #36]	; 0x24
 8008160:	e66e      	b.n	8007e40 <_dtoa_r+0x570>
 8008162:	2500      	movs	r5, #0
 8008164:	9512      	str	r5, [sp, #72]	; 0x48
 8008166:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8008168:	9805      	ldr	r0, [sp, #20]
 800816a:	182d      	adds	r5, r5, r0
 800816c:	f105 0901 	add.w	r9, r5, #1
 8008170:	f1b9 0f00 	cmp.w	r9, #0
 8008174:	9515      	str	r5, [sp, #84]	; 0x54
 8008176:	f340 819b 	ble.w	80084b0 <_dtoa_r+0xbe0>
 800817a:	f1b9 0f0e 	cmp.w	r9, #14
 800817e:	bf8c      	ite	hi
 8008180:	2400      	movhi	r4, #0
 8008182:	f004 0401 	andls.w	r4, r4, #1
 8008186:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800818a:	e6d1      	b.n	8007f30 <_dtoa_r+0x660>
 800818c:	2500      	movs	r5, #0
 800818e:	9512      	str	r5, [sp, #72]	; 0x48
 8008190:	e6c2      	b.n	8007f18 <_dtoa_r+0x648>
 8008192:	2501      	movs	r5, #1
 8008194:	9512      	str	r5, [sp, #72]	; 0x48
 8008196:	e7e6      	b.n	8008166 <_dtoa_r+0x896>
 8008198:	f1ba 0f00 	cmp.w	sl, #0
 800819c:	f47f aded 	bne.w	8007d7a <_dtoa_r+0x4aa>
 80081a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081a4:	4655      	mov	r5, sl
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	f47f ade8 	bne.w	8007d7c <_dtoa_r+0x4ac>
 80081ac:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 80081b0:	ea0b 0303 	and.w	r3, fp, r3
 80081b4:	461d      	mov	r5, r3
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	f43f ade0 	beq.w	8007d7c <_dtoa_r+0x4ac>
 80081bc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80081be:	3501      	adds	r5, #1
 80081c0:	950f      	str	r5, [sp, #60]	; 0x3c
 80081c2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80081c4:	3501      	adds	r5, #1
 80081c6:	950b      	str	r5, [sp, #44]	; 0x2c
 80081c8:	2501      	movs	r5, #1
 80081ca:	e5d7      	b.n	8007d7c <_dtoa_r+0x4ac>
 80081cc:	0800b5e8 	.word	0x0800b5e8
 80081d0:	0800b6d8 	.word	0x0800b6d8
 80081d4:	4630      	mov	r0, r6
 80081d6:	f002 fde5 	bl	800ada4 <__aeabi_i2d>
 80081da:	4652      	mov	r2, sl
 80081dc:	465b      	mov	r3, fp
 80081de:	f002 fe47 	bl	800ae70 <__aeabi_dmul>
 80081e2:	2300      	movs	r3, #0
 80081e4:	2200      	movs	r2, #0
 80081e6:	f2c4 031c 	movt	r3, #16412	; 0x401c
 80081ea:	f002 fc8f 	bl	800ab0c <__adddf3>
 80081ee:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80081f0:	f1a1 7450 	sub.w	r4, r1, #54525952	; 0x3400000
 80081f4:	4680      	mov	r8, r0
 80081f6:	46a1      	mov	r9, r4
 80081f8:	2d00      	cmp	r5, #0
 80081fa:	f040 80ac 	bne.w	8008356 <_dtoa_r+0xa86>
 80081fe:	2300      	movs	r3, #0
 8008200:	2200      	movs	r2, #0
 8008202:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8008206:	4650      	mov	r0, sl
 8008208:	4659      	mov	r1, fp
 800820a:	f002 fc7d 	bl	800ab08 <__aeabi_dsub>
 800820e:	4642      	mov	r2, r8
 8008210:	4623      	mov	r3, r4
 8008212:	4682      	mov	sl, r0
 8008214:	468b      	mov	fp, r1
 8008216:	f003 f8bb 	bl	800b390 <__aeabi_dcmpgt>
 800821a:	2800      	cmp	r0, #0
 800821c:	f040 80c3 	bne.w	80083a6 <_dtoa_r+0xad6>
 8008220:	4642      	mov	r2, r8
 8008222:	f104 4300 	add.w	r3, r4, #2147483648	; 0x80000000
 8008226:	4650      	mov	r0, sl
 8008228:	4659      	mov	r1, fp
 800822a:	f003 f893 	bl	800b354 <__aeabi_dcmplt>
 800822e:	2800      	cmp	r0, #0
 8008230:	f000 8083 	beq.w	800833a <_dtoa_r+0xa6a>
 8008234:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8008236:	9606      	str	r6, [sp, #24]
 8008238:	e666      	b.n	8007f08 <_dtoa_r+0x638>
 800823a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800823c:	2800      	cmp	r0, #0
 800823e:	f000 8147 	beq.w	80084d0 <_dtoa_r+0xc00>
 8008242:	2c00      	cmp	r4, #0
 8008244:	dd05      	ble.n	8008252 <_dtoa_r+0x982>
 8008246:	4638      	mov	r0, r7
 8008248:	9906      	ldr	r1, [sp, #24]
 800824a:	4622      	mov	r2, r4
 800824c:	f001 f8f8 	bl	8009440 <__lshift>
 8008250:	9006      	str	r0, [sp, #24]
 8008252:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8008256:	2d00      	cmp	r5, #0
 8008258:	f040 8201 	bne.w	800865e <_dtoa_r+0xd8e>
 800825c:	f00a 0001 	and.w	r0, sl, #1
 8008260:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008262:	9c06      	ldr	r4, [sp, #24]
 8008264:	900b      	str	r0, [sp, #44]	; 0x2c
 8008266:	4631      	mov	r1, r6
 8008268:	980a      	ldr	r0, [sp, #40]	; 0x28
 800826a:	f7ff faa1 	bl	80077b0 <quorem>
 800826e:	4621      	mov	r1, r4
 8008270:	9008      	str	r0, [sp, #32]
 8008272:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008274:	f001 f944 	bl	8009500 <__mcmp>
 8008278:	4642      	mov	r2, r8
 800827a:	4681      	mov	r9, r0
 800827c:	4631      	mov	r1, r6
 800827e:	4638      	mov	r0, r7
 8008280:	f001 f95e 	bl	8009540 <__mdiff>
 8008284:	9a08      	ldr	r2, [sp, #32]
 8008286:	68c3      	ldr	r3, [r0, #12]
 8008288:	3230      	adds	r2, #48	; 0x30
 800828a:	4682      	mov	sl, r0
 800828c:	9206      	str	r2, [sp, #24]
 800828e:	f04f 0b01 	mov.w	fp, #1
 8008292:	2b00      	cmp	r3, #0
 8008294:	d03d      	beq.n	8008312 <_dtoa_r+0xa42>
 8008296:	4638      	mov	r0, r7
 8008298:	4651      	mov	r1, sl
 800829a:	f000 fefd 	bl	8009098 <_Bfree>
 800829e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80082a0:	ea5b 0303 	orrs.w	r3, fp, r3
 80082a4:	d103      	bne.n	80082ae <_dtoa_r+0x9de>
 80082a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80082a8:	2800      	cmp	r0, #0
 80082aa:	f000 8211 	beq.w	80086d0 <_dtoa_r+0xe00>
 80082ae:	f1b9 0f00 	cmp.w	r9, #0
 80082b2:	f2c0 819f 	blt.w	80085f4 <_dtoa_r+0xd24>
 80082b6:	9826      	ldr	r0, [sp, #152]	; 0x98
 80082b8:	ea59 0000 	orrs.w	r0, r9, r0
 80082bc:	d103      	bne.n	80082c6 <_dtoa_r+0x9f6>
 80082be:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80082c0:	2900      	cmp	r1, #0
 80082c2:	f000 8197 	beq.w	80085f4 <_dtoa_r+0xd24>
 80082c6:	f1bb 0f00 	cmp.w	fp, #0
 80082ca:	f300 81ea 	bgt.w	80086a2 <_dtoa_r+0xdd2>
 80082ce:	9a06      	ldr	r2, [sp, #24]
 80082d0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80082d2:	f805 2b01 	strb.w	r2, [r5], #1
 80082d6:	990e      	ldr	r1, [sp, #56]	; 0x38
 80082d8:	1a2b      	subs	r3, r5, r0
 80082da:	428b      	cmp	r3, r1
 80082dc:	46aa      	mov	sl, r5
 80082de:	f000 81db 	beq.w	8008698 <_dtoa_r+0xdc8>
 80082e2:	220a      	movs	r2, #10
 80082e4:	2300      	movs	r3, #0
 80082e6:	4638      	mov	r0, r7
 80082e8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80082ea:	f000 fedf 	bl	80090ac <__multadd>
 80082ee:	4544      	cmp	r4, r8
 80082f0:	900a      	str	r0, [sp, #40]	; 0x28
 80082f2:	d027      	beq.n	8008344 <_dtoa_r+0xa74>
 80082f4:	4621      	mov	r1, r4
 80082f6:	220a      	movs	r2, #10
 80082f8:	2300      	movs	r3, #0
 80082fa:	4638      	mov	r0, r7
 80082fc:	f000 fed6 	bl	80090ac <__multadd>
 8008300:	4641      	mov	r1, r8
 8008302:	4604      	mov	r4, r0
 8008304:	220a      	movs	r2, #10
 8008306:	4638      	mov	r0, r7
 8008308:	2300      	movs	r3, #0
 800830a:	f000 fecf 	bl	80090ac <__multadd>
 800830e:	4680      	mov	r8, r0
 8008310:	e7a9      	b.n	8008266 <_dtoa_r+0x996>
 8008312:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008314:	4651      	mov	r1, sl
 8008316:	f001 f8f3 	bl	8009500 <__mcmp>
 800831a:	4683      	mov	fp, r0
 800831c:	e7bb      	b.n	8008296 <_dtoa_r+0x9c6>
 800831e:	4638      	mov	r0, r7
 8008320:	4621      	mov	r1, r4
 8008322:	f000 feb9 	bl	8009098 <_Bfree>
 8008326:	e587      	b.n	8007e38 <_dtoa_r+0x568>
 8008328:	231c      	movs	r3, #28
 800832a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800832c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800832e:	18c0      	adds	r0, r0, r3
 8008330:	18c9      	adds	r1, r1, r3
 8008332:	900f      	str	r0, [sp, #60]	; 0x3c
 8008334:	18e4      	adds	r4, r4, r3
 8008336:	910b      	str	r1, [sp, #44]	; 0x2c
 8008338:	e538      	b.n	8007dac <_dtoa_r+0x4dc>
 800833a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800833e:	4682      	mov	sl, r0
 8008340:	468b      	mov	fp, r1
 8008342:	e406      	b.n	8007b52 <_dtoa_r+0x282>
 8008344:	4621      	mov	r1, r4
 8008346:	4638      	mov	r0, r7
 8008348:	220a      	movs	r2, #10
 800834a:	2300      	movs	r3, #0
 800834c:	f000 feae 	bl	80090ac <__multadd>
 8008350:	4604      	mov	r4, r0
 8008352:	4680      	mov	r8, r0
 8008354:	e787      	b.n	8008266 <_dtoa_r+0x996>
 8008356:	9c05      	ldr	r4, [sp, #20]
 8008358:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800835a:	9417      	str	r4, [sp, #92]	; 0x5c
 800835c:	e672      	b.n	8008044 <_dtoa_r+0x774>
 800835e:	9d05      	ldr	r5, [sp, #20]
 8008360:	426c      	negs	r4, r5
 8008362:	2c00      	cmp	r4, #0
 8008364:	f000 80fb 	beq.w	800855e <_dtoa_r+0xc8e>
 8008368:	4ba0      	ldr	r3, [pc, #640]	; (80085ec <_dtoa_r+0xd1c>)
 800836a:	f004 020f 	and.w	r2, r4, #15
 800836e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008372:	4650      	mov	r0, sl
 8008374:	4659      	mov	r1, fp
 8008376:	e9d3 2300 	ldrd	r2, r3, [r3]
 800837a:	f002 fd79 	bl	800ae70 <__aeabi_dmul>
 800837e:	1124      	asrs	r4, r4, #4
 8008380:	4682      	mov	sl, r0
 8008382:	468b      	mov	fp, r1
 8008384:	f000 80eb 	beq.w	800855e <_dtoa_r+0xc8e>
 8008388:	4d99      	ldr	r5, [pc, #612]	; (80085f0 <_dtoa_r+0xd20>)
 800838a:	2602      	movs	r6, #2
 800838c:	07e2      	lsls	r2, r4, #31
 800838e:	d504      	bpl.n	800839a <_dtoa_r+0xaca>
 8008390:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008394:	f002 fd6c 	bl	800ae70 <__aeabi_dmul>
 8008398:	3601      	adds	r6, #1
 800839a:	3508      	adds	r5, #8
 800839c:	1064      	asrs	r4, r4, #1
 800839e:	d1f5      	bne.n	800838c <_dtoa_r+0xabc>
 80083a0:	4682      	mov	sl, r0
 80083a2:	468b      	mov	fp, r1
 80083a4:	e612      	b.n	8007fcc <_dtoa_r+0x6fc>
 80083a6:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 80083a8:	9606      	str	r6, [sp, #24]
 80083aa:	e530      	b.n	8007e0e <_dtoa_r+0x53e>
 80083ac:	498f      	ldr	r1, [pc, #572]	; (80085ec <_dtoa_r+0xd1c>)
 80083ae:	1e6c      	subs	r4, r5, #1
 80083b0:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 80083b4:	4642      	mov	r2, r8
 80083b6:	464b      	mov	r3, r9
 80083b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80083bc:	9406      	str	r4, [sp, #24]
 80083be:	f002 fd57 	bl	800ae70 <__aeabi_dmul>
 80083c2:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 80083c6:	4659      	mov	r1, fp
 80083c8:	4650      	mov	r0, sl
 80083ca:	f002 ffeb 	bl	800b3a4 <__aeabi_d2iz>
 80083ce:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083d0:	4604      	mov	r4, r0
 80083d2:	9111      	str	r1, [sp, #68]	; 0x44
 80083d4:	f002 fce6 	bl	800ada4 <__aeabi_i2d>
 80083d8:	460b      	mov	r3, r1
 80083da:	4602      	mov	r2, r0
 80083dc:	4659      	mov	r1, fp
 80083de:	4650      	mov	r0, sl
 80083e0:	f002 fb92 	bl	800ab08 <__aeabi_dsub>
 80083e4:	f104 0330 	add.w	r3, r4, #48	; 0x30
 80083e8:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80083ea:	f804 3b01 	strb.w	r3, [r4], #1
 80083ee:	2d01      	cmp	r5, #1
 80083f0:	4682      	mov	sl, r0
 80083f2:	468b      	mov	fp, r1
 80083f4:	9411      	str	r4, [sp, #68]	; 0x44
 80083f6:	46a0      	mov	r8, r4
 80083f8:	d020      	beq.n	800843c <_dtoa_r+0xb6c>
 80083fa:	9c09      	ldr	r4, [sp, #36]	; 0x24
 80083fc:	1e66      	subs	r6, r4, #1
 80083fe:	1976      	adds	r6, r6, r5
 8008400:	2300      	movs	r3, #0
 8008402:	2200      	movs	r2, #0
 8008404:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8008408:	f002 fd32 	bl	800ae70 <__aeabi_dmul>
 800840c:	4689      	mov	r9, r1
 800840e:	4680      	mov	r8, r0
 8008410:	f002 ffc8 	bl	800b3a4 <__aeabi_d2iz>
 8008414:	4605      	mov	r5, r0
 8008416:	f002 fcc5 	bl	800ada4 <__aeabi_i2d>
 800841a:	3530      	adds	r5, #48	; 0x30
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	4640      	mov	r0, r8
 8008422:	4649      	mov	r1, r9
 8008424:	f002 fb70 	bl	800ab08 <__aeabi_dsub>
 8008428:	f804 5f01 	strb.w	r5, [r4, #1]!
 800842c:	42b4      	cmp	r4, r6
 800842e:	d1e7      	bne.n	8008400 <_dtoa_r+0xb30>
 8008430:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008432:	9c06      	ldr	r4, [sp, #24]
 8008434:	4682      	mov	sl, r0
 8008436:	468b      	mov	fp, r1
 8008438:	eb05 0804 	add.w	r8, r5, r4
 800843c:	2300      	movs	r3, #0
 800843e:	2200      	movs	r2, #0
 8008440:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8008444:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8008448:	f002 fb60 	bl	800ab0c <__adddf3>
 800844c:	4602      	mov	r2, r0
 800844e:	460b      	mov	r3, r1
 8008450:	4650      	mov	r0, sl
 8008452:	4659      	mov	r1, fp
 8008454:	f002 ff9c 	bl	800b390 <__aeabi_dcmpgt>
 8008458:	2800      	cmp	r0, #0
 800845a:	f000 808a 	beq.w	8008572 <_dtoa_r+0xca2>
 800845e:	f818 6c01 	ldrb.w	r6, [r8, #-1]
 8008462:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008464:	e422      	b.n	8007cac <_dtoa_r+0x3dc>
 8008466:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008468:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800846c:	e4e8      	b.n	8007e40 <_dtoa_r+0x570>
 800846e:	980a      	ldr	r0, [sp, #40]	; 0x28
 8008470:	4631      	mov	r1, r6
 8008472:	f001 f845 	bl	8009500 <__mcmp>
 8008476:	2800      	cmp	r0, #0
 8008478:	f6bf acad 	bge.w	8007dd6 <_dtoa_r+0x506>
 800847c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800847e:	220a      	movs	r2, #10
 8008480:	4638      	mov	r0, r7
 8008482:	2300      	movs	r3, #0
 8008484:	f000 fe12 	bl	80090ac <__multadd>
 8008488:	9905      	ldr	r1, [sp, #20]
 800848a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800848c:	900a      	str	r0, [sp, #40]	; 0x28
 800848e:	3901      	subs	r1, #1
 8008490:	9105      	str	r1, [sp, #20]
 8008492:	2a00      	cmp	r2, #0
 8008494:	f040 8136 	bne.w	8008704 <_dtoa_r+0xe34>
 8008498:	9815      	ldr	r0, [sp, #84]	; 0x54
 800849a:	900e      	str	r0, [sp, #56]	; 0x38
 800849c:	e49b      	b.n	8007dd6 <_dtoa_r+0x506>
 800849e:	6933      	ldr	r3, [r6, #16]
 80084a0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80084a4:	6918      	ldr	r0, [r3, #16]
 80084a6:	f000 fe91 	bl	80091cc <__hi0bits>
 80084aa:	f1c0 0320 	rsb	r3, r0, #32
 80084ae:	e46a      	b.n	8007d86 <_dtoa_r+0x4b6>
 80084b0:	f1b9 0f0e 	cmp.w	r9, #14
 80084b4:	bf8c      	ite	hi
 80084b6:	2300      	movhi	r3, #0
 80084b8:	2301      	movls	r3, #1
 80084ba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 80084be:	2100      	movs	r1, #0
 80084c0:	6479      	str	r1, [r7, #68]	; 0x44
 80084c2:	401c      	ands	r4, r3
 80084c4:	e543      	b.n	8007f4e <_dtoa_r+0x67e>
 80084c6:	2301      	movs	r3, #1
 80084c8:	9315      	str	r3, [sp, #84]	; 0x54
 80084ca:	930e      	str	r3, [sp, #56]	; 0x38
 80084cc:	9327      	str	r3, [sp, #156]	; 0x9c
 80084ce:	e7f6      	b.n	80084be <_dtoa_r+0xbee>
 80084d0:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80084d2:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 80084d6:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80084da:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80084dc:	e006      	b.n	80084ec <_dtoa_r+0xc1c>
 80084de:	4651      	mov	r1, sl
 80084e0:	4638      	mov	r0, r7
 80084e2:	220a      	movs	r2, #10
 80084e4:	2300      	movs	r3, #0
 80084e6:	f000 fde1 	bl	80090ac <__multadd>
 80084ea:	4682      	mov	sl, r0
 80084ec:	4631      	mov	r1, r6
 80084ee:	4650      	mov	r0, sl
 80084f0:	f7ff f95e 	bl	80077b0 <quorem>
 80084f4:	3030      	adds	r0, #48	; 0x30
 80084f6:	5528      	strb	r0, [r5, r4]
 80084f8:	3401      	adds	r4, #1
 80084fa:	45a0      	cmp	r8, r4
 80084fc:	dcef      	bgt.n	80084de <_dtoa_r+0xc0e>
 80084fe:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8008500:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8008504:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8008508:	4681      	mov	r9, r0
 800850a:	2c01      	cmp	r4, #1
 800850c:	bfac      	ite	ge
 800850e:	44a2      	addge	sl, r4
 8008510:	f10a 0a01 	addlt.w	sl, sl, #1
 8008514:	2400      	movs	r4, #0
 8008516:	2201      	movs	r2, #1
 8008518:	990a      	ldr	r1, [sp, #40]	; 0x28
 800851a:	4638      	mov	r0, r7
 800851c:	f000 ff90 	bl	8009440 <__lshift>
 8008520:	4631      	mov	r1, r6
 8008522:	900a      	str	r0, [sp, #40]	; 0x28
 8008524:	f000 ffec 	bl	8009500 <__mcmp>
 8008528:	2800      	cmp	r0, #0
 800852a:	f340 8082 	ble.w	8008632 <_dtoa_r+0xd62>
 800852e:	f81a 3c01 	ldrb.w	r3, [sl, #-1]
 8008532:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008534:	1c6a      	adds	r2, r5, #1
 8008536:	e003      	b.n	8008540 <_dtoa_r+0xc70>
 8008538:	f81a 3c02 	ldrb.w	r3, [sl, #-2]
 800853c:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008540:	2b39      	cmp	r3, #57	; 0x39
 8008542:	f040 8084 	bne.w	800864e <_dtoa_r+0xd7e>
 8008546:	4592      	cmp	sl, r2
 8008548:	d1f6      	bne.n	8008538 <_dtoa_r+0xc68>
 800854a:	9805      	ldr	r0, [sp, #20]
 800854c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800854e:	3001      	adds	r0, #1
 8008550:	2331      	movs	r3, #49	; 0x31
 8008552:	9005      	str	r0, [sp, #20]
 8008554:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8008558:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800855c:	e461      	b.n	8007e22 <_dtoa_r+0x552>
 800855e:	2602      	movs	r6, #2
 8008560:	e534      	b.n	8007fcc <_dtoa_r+0x6fc>
 8008562:	4638      	mov	r0, r7
 8008564:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008566:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008568:	f000 ff1e 	bl	80093a8 <__pow5mult>
 800856c:	900a      	str	r0, [sp, #40]	; 0x28
 800856e:	f7ff bbf2 	b.w	8007d56 <_dtoa_r+0x486>
 8008572:	2100      	movs	r1, #0
 8008574:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8008578:	2000      	movs	r0, #0
 800857a:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 800857e:	f002 fac3 	bl	800ab08 <__aeabi_dsub>
 8008582:	4602      	mov	r2, r0
 8008584:	460b      	mov	r3, r1
 8008586:	4650      	mov	r0, sl
 8008588:	4659      	mov	r1, fp
 800858a:	f002 fee3 	bl	800b354 <__aeabi_dcmplt>
 800858e:	2800      	cmp	r0, #0
 8008590:	f43f aed3 	beq.w	800833a <_dtoa_r+0xa6a>
 8008594:	4642      	mov	r2, r8
 8008596:	f818 3d01 	ldrb.w	r3, [r8, #-1]!
 800859a:	2b30      	cmp	r3, #48	; 0x30
 800859c:	d0fa      	beq.n	8008594 <_dtoa_r+0xcc4>
 800859e:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80085a0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80085a2:	9405      	str	r4, [sp, #20]
 80085a4:	9209      	str	r2, [sp, #36]	; 0x24
 80085a6:	e44b      	b.n	8007e40 <_dtoa_r+0x570>
 80085a8:	4638      	mov	r0, r7
 80085aa:	990a      	ldr	r1, [sp, #40]	; 0x28
 80085ac:	f000 fefc 	bl	80093a8 <__pow5mult>
 80085b0:	900a      	str	r0, [sp, #40]	; 0x28
 80085b2:	f7ff bbd0 	b.w	8007d56 <_dtoa_r+0x486>
 80085b6:	2600      	movs	r6, #0
 80085b8:	9606      	str	r6, [sp, #24]
 80085ba:	e4a5      	b.n	8007f08 <_dtoa_r+0x638>
 80085bc:	9d16      	ldr	r5, [sp, #88]	; 0x58
 80085be:	2d00      	cmp	r5, #0
 80085c0:	d064      	beq.n	800868c <_dtoa_r+0xdbc>
 80085c2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80085c6:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80085c8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 80085ca:	e47d      	b.n	8007ec8 <_dtoa_r+0x5f8>
 80085cc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80085ce:	f7ff bb6d 	b.w	8007cac <_dtoa_r+0x3dc>
 80085d2:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80085d4:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 80085d8:	1c72      	adds	r2, r6, #1
 80085da:	b2d2      	uxtb	r2, r2
 80085dc:	9405      	str	r4, [sp, #20]
 80085de:	f7ff bb7b 	b.w	8007cd8 <_dtoa_r+0x408>
 80085e2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80085e4:	2300      	movs	r3, #0
 80085e6:	1b04      	subs	r4, r0, r4
 80085e8:	e46e      	b.n	8007ec8 <_dtoa_r+0x5f8>
 80085ea:	bf00      	nop
 80085ec:	0800b5e8 	.word	0x0800b5e8
 80085f0:	0800b6d8 	.word	0x0800b6d8
 80085f4:	f1bb 0f00 	cmp.w	fp, #0
 80085f8:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80085fc:	dd10      	ble.n	8008620 <_dtoa_r+0xd50>
 80085fe:	2201      	movs	r2, #1
 8008600:	990a      	ldr	r1, [sp, #40]	; 0x28
 8008602:	4638      	mov	r0, r7
 8008604:	f000 ff1c 	bl	8009440 <__lshift>
 8008608:	4631      	mov	r1, r6
 800860a:	900a      	str	r0, [sp, #40]	; 0x28
 800860c:	f000 ff78 	bl	8009500 <__mcmp>
 8008610:	2800      	cmp	r0, #0
 8008612:	dd6b      	ble.n	80086ec <_dtoa_r+0xe1c>
 8008614:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008618:	d053      	beq.n	80086c2 <_dtoa_r+0xdf2>
 800861a:	9b08      	ldr	r3, [sp, #32]
 800861c:	f103 0931 	add.w	r9, r3, #49	; 0x31
 8008620:	462b      	mov	r3, r5
 8008622:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008624:	f803 9b01 	strb.w	r9, [r3], #1
 8008628:	f8cd 8018 	str.w	r8, [sp, #24]
 800862c:	9309      	str	r3, [sp, #36]	; 0x24
 800862e:	f7ff bbf8 	b.w	8007e22 <_dtoa_r+0x552>
 8008632:	d103      	bne.n	800863c <_dtoa_r+0xd6c>
 8008634:	f019 0f01 	tst.w	r9, #1
 8008638:	f47f af79 	bne.w	800852e <_dtoa_r+0xc5e>
 800863c:	4652      	mov	r2, sl
 800863e:	f81a 3d01 	ldrb.w	r3, [sl, #-1]!
 8008642:	2b30      	cmp	r3, #48	; 0x30
 8008644:	d0fa      	beq.n	800863c <_dtoa_r+0xd6c>
 8008646:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008648:	9209      	str	r2, [sp, #36]	; 0x24
 800864a:	f7ff bbea 	b.w	8007e22 <_dtoa_r+0x552>
 800864e:	3301      	adds	r3, #1
 8008650:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008652:	f80a 3c01 	strb.w	r3, [sl, #-1]
 8008656:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800865a:	f7ff bbe2 	b.w	8007e22 <_dtoa_r+0x552>
 800865e:	9c06      	ldr	r4, [sp, #24]
 8008660:	4638      	mov	r0, r7
 8008662:	6861      	ldr	r1, [r4, #4]
 8008664:	f000 fcf2 	bl	800904c <_Balloc>
 8008668:	9d06      	ldr	r5, [sp, #24]
 800866a:	692a      	ldr	r2, [r5, #16]
 800866c:	3202      	adds	r2, #2
 800866e:	4604      	mov	r4, r0
 8008670:	0092      	lsls	r2, r2, #2
 8008672:	f105 010c 	add.w	r1, r5, #12
 8008676:	f100 000c 	add.w	r0, r0, #12
 800867a:	f000 fc9f 	bl	8008fbc <memcpy>
 800867e:	4638      	mov	r0, r7
 8008680:	4621      	mov	r1, r4
 8008682:	2201      	movs	r2, #1
 8008684:	f000 fedc 	bl	8009440 <__lshift>
 8008688:	4680      	mov	r8, r0
 800868a:	e5e7      	b.n	800825c <_dtoa_r+0x98c>
 800868c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800868e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008690:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8008692:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008696:	e417      	b.n	8007ec8 <_dtoa_r+0x5f8>
 8008698:	f8dd 9018 	ldr.w	r9, [sp, #24]
 800869c:	f8cd 8018 	str.w	r8, [sp, #24]
 80086a0:	e739      	b.n	8008516 <_dtoa_r+0xc46>
 80086a2:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80086a6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80086aa:	d00a      	beq.n	80086c2 <_dtoa_r+0xdf2>
 80086ac:	462b      	mov	r3, r5
 80086ae:	f109 0901 	add.w	r9, r9, #1
 80086b2:	f803 9b01 	strb.w	r9, [r3], #1
 80086b6:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80086b8:	f8cd 8018 	str.w	r8, [sp, #24]
 80086bc:	9309      	str	r3, [sp, #36]	; 0x24
 80086be:	f7ff bbb0 	b.w	8007e22 <_dtoa_r+0x552>
 80086c2:	46aa      	mov	sl, r5
 80086c4:	2339      	movs	r3, #57	; 0x39
 80086c6:	f80a 3b01 	strb.w	r3, [sl], #1
 80086ca:	f8cd 8018 	str.w	r8, [sp, #24]
 80086ce:	e730      	b.n	8008532 <_dtoa_r+0xc62>
 80086d0:	464b      	mov	r3, r9
 80086d2:	f8dd 9018 	ldr.w	r9, [sp, #24]
 80086d6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80086da:	d0f2      	beq.n	80086c2 <_dtoa_r+0xdf2>
 80086dc:	2b00      	cmp	r3, #0
 80086de:	dc9c      	bgt.n	800861a <_dtoa_r+0xd4a>
 80086e0:	e79e      	b.n	8008620 <_dtoa_r+0xd50>
 80086e2:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80086e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80086e6:	9409      	str	r4, [sp, #36]	; 0x24
 80086e8:	f7ff bbaa 	b.w	8007e40 <_dtoa_r+0x570>
 80086ec:	d198      	bne.n	8008620 <_dtoa_r+0xd50>
 80086ee:	f019 0f01 	tst.w	r9, #1
 80086f2:	d095      	beq.n	8008620 <_dtoa_r+0xd50>
 80086f4:	e78e      	b.n	8008614 <_dtoa_r+0xd44>
 80086f6:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80086f8:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80086fa:	9405      	str	r4, [sp, #20]
 80086fc:	9c11      	ldr	r4, [sp, #68]	; 0x44
 80086fe:	9409      	str	r4, [sp, #36]	; 0x24
 8008700:	f7ff bb9e 	b.w	8007e40 <_dtoa_r+0x570>
 8008704:	2300      	movs	r3, #0
 8008706:	4638      	mov	r0, r7
 8008708:	9906      	ldr	r1, [sp, #24]
 800870a:	220a      	movs	r2, #10
 800870c:	f000 fcce 	bl	80090ac <__multadd>
 8008710:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008712:	9006      	str	r0, [sp, #24]
 8008714:	930e      	str	r3, [sp, #56]	; 0x38
 8008716:	f7ff bb5e 	b.w	8007dd6 <_dtoa_r+0x506>
 800871a:	f43f ab47 	beq.w	8007dac <_dtoa_r+0x4dc>
 800871e:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8008722:	e602      	b.n	800832a <_dtoa_r+0xa5a>
 8008724:	f3af 8000 	nop.w

08008728 <_malloc_trim_r>:
 8008728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872a:	4d22      	ldr	r5, [pc, #136]	; (80087b4 <_malloc_trim_r+0x8c>)
 800872c:	460f      	mov	r7, r1
 800872e:	4604      	mov	r4, r0
 8008730:	f000 fc88 	bl	8009044 <__malloc_lock>
 8008734:	68ab      	ldr	r3, [r5, #8]
 8008736:	685e      	ldr	r6, [r3, #4]
 8008738:	f026 0603 	bic.w	r6, r6, #3
 800873c:	f606 73ef 	addw	r3, r6, #4079	; 0xfef
 8008740:	1bdf      	subs	r7, r3, r7
 8008742:	0b3f      	lsrs	r7, r7, #12
 8008744:	3f01      	subs	r7, #1
 8008746:	033f      	lsls	r7, r7, #12
 8008748:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800874c:	4620      	mov	r0, r4
 800874e:	db07      	blt.n	8008760 <_malloc_trim_r+0x38>
 8008750:	2100      	movs	r1, #0
 8008752:	f001 f907 	bl	8009964 <_sbrk_r>
 8008756:	68ab      	ldr	r3, [r5, #8]
 8008758:	199b      	adds	r3, r3, r6
 800875a:	4298      	cmp	r0, r3
 800875c:	4620      	mov	r0, r4
 800875e:	d003      	beq.n	8008768 <_malloc_trim_r+0x40>
 8008760:	f000 fc72 	bl	8009048 <__malloc_unlock>
 8008764:	2000      	movs	r0, #0
 8008766:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008768:	4279      	negs	r1, r7
 800876a:	f001 f8fb 	bl	8009964 <_sbrk_r>
 800876e:	3001      	adds	r0, #1
 8008770:	d00d      	beq.n	800878e <_malloc_trim_r+0x66>
 8008772:	4b11      	ldr	r3, [pc, #68]	; (80087b8 <_malloc_trim_r+0x90>)
 8008774:	68aa      	ldr	r2, [r5, #8]
 8008776:	6819      	ldr	r1, [r3, #0]
 8008778:	1bf6      	subs	r6, r6, r7
 800877a:	f046 0601 	orr.w	r6, r6, #1
 800877e:	1bcf      	subs	r7, r1, r7
 8008780:	4620      	mov	r0, r4
 8008782:	6056      	str	r6, [r2, #4]
 8008784:	601f      	str	r7, [r3, #0]
 8008786:	f000 fc5f 	bl	8009048 <__malloc_unlock>
 800878a:	2001      	movs	r0, #1
 800878c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800878e:	2100      	movs	r1, #0
 8008790:	4620      	mov	r0, r4
 8008792:	f001 f8e7 	bl	8009964 <_sbrk_r>
 8008796:	68ab      	ldr	r3, [r5, #8]
 8008798:	1ac2      	subs	r2, r0, r3
 800879a:	2a0f      	cmp	r2, #15
 800879c:	dd07      	ble.n	80087ae <_malloc_trim_r+0x86>
 800879e:	4907      	ldr	r1, [pc, #28]	; (80087bc <_malloc_trim_r+0x94>)
 80087a0:	6809      	ldr	r1, [r1, #0]
 80087a2:	1a40      	subs	r0, r0, r1
 80087a4:	4904      	ldr	r1, [pc, #16]	; (80087b8 <_malloc_trim_r+0x90>)
 80087a6:	f042 0201 	orr.w	r2, r2, #1
 80087aa:	6008      	str	r0, [r1, #0]
 80087ac:	605a      	str	r2, [r3, #4]
 80087ae:	4620      	mov	r0, r4
 80087b0:	e7d6      	b.n	8008760 <_malloc_trim_r+0x38>
 80087b2:	bf00      	nop
 80087b4:	200005fc 	.word	0x200005fc
 80087b8:	20000a24 	.word	0x20000a24
 80087bc:	20000a04 	.word	0x20000a04

080087c0 <_free_r>:
 80087c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087c4:	460d      	mov	r5, r1
 80087c6:	4604      	mov	r4, r0
 80087c8:	2900      	cmp	r1, #0
 80087ca:	d06f      	beq.n	80088ac <_free_r+0xec>
 80087cc:	f000 fc3a 	bl	8009044 <__malloc_lock>
 80087d0:	f855 0c04 	ldr.w	r0, [r5, #-4]
 80087d4:	4e58      	ldr	r6, [pc, #352]	; (8008938 <_free_r+0x178>)
 80087d6:	f1a5 0108 	sub.w	r1, r5, #8
 80087da:	f020 0301 	bic.w	r3, r0, #1
 80087de:	18ca      	adds	r2, r1, r3
 80087e0:	f8d6 c008 	ldr.w	ip, [r6, #8]
 80087e4:	6857      	ldr	r7, [r2, #4]
 80087e6:	4594      	cmp	ip, r2
 80087e8:	f027 0703 	bic.w	r7, r7, #3
 80087ec:	d07c      	beq.n	80088e8 <_free_r+0x128>
 80087ee:	f010 0001 	ands.w	r0, r0, #1
 80087f2:	6057      	str	r7, [r2, #4]
 80087f4:	d049      	beq.n	800888a <_free_r+0xca>
 80087f6:	2000      	movs	r0, #0
 80087f8:	19d5      	adds	r5, r2, r7
 80087fa:	686d      	ldr	r5, [r5, #4]
 80087fc:	f015 0f01 	tst.w	r5, #1
 8008800:	d106      	bne.n	8008810 <_free_r+0x50>
 8008802:	19db      	adds	r3, r3, r7
 8008804:	6895      	ldr	r5, [r2, #8]
 8008806:	2800      	cmp	r0, #0
 8008808:	d062      	beq.n	80088d0 <_free_r+0x110>
 800880a:	68d2      	ldr	r2, [r2, #12]
 800880c:	60ea      	str	r2, [r5, #12]
 800880e:	6095      	str	r5, [r2, #8]
 8008810:	f043 0201 	orr.w	r2, r3, #1
 8008814:	604a      	str	r2, [r1, #4]
 8008816:	50cb      	str	r3, [r1, r3]
 8008818:	bb90      	cbnz	r0, 8008880 <_free_r+0xc0>
 800881a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800881e:	d347      	bcc.n	80088b0 <_free_r+0xf0>
 8008820:	099d      	lsrs	r5, r3, #6
 8008822:	3538      	adds	r5, #56	; 0x38
 8008824:	0a5a      	lsrs	r2, r3, #9
 8008826:	00e8      	lsls	r0, r5, #3
 8008828:	2a04      	cmp	r2, #4
 800882a:	d916      	bls.n	800885a <_free_r+0x9a>
 800882c:	f102 055b 	add.w	r5, r2, #91	; 0x5b
 8008830:	00e8      	lsls	r0, r5, #3
 8008832:	2a14      	cmp	r2, #20
 8008834:	d911      	bls.n	800885a <_free_r+0x9a>
 8008836:	0b1d      	lsrs	r5, r3, #12
 8008838:	356e      	adds	r5, #110	; 0x6e
 800883a:	00e8      	lsls	r0, r5, #3
 800883c:	2a54      	cmp	r2, #84	; 0x54
 800883e:	d90c      	bls.n	800885a <_free_r+0x9a>
 8008840:	0bdd      	lsrs	r5, r3, #15
 8008842:	3577      	adds	r5, #119	; 0x77
 8008844:	00e8      	lsls	r0, r5, #3
 8008846:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800884a:	d906      	bls.n	800885a <_free_r+0x9a>
 800884c:	f240 5054 	movw	r0, #1364	; 0x554
 8008850:	4282      	cmp	r2, r0
 8008852:	d86d      	bhi.n	8008930 <_free_r+0x170>
 8008854:	0c9d      	lsrs	r5, r3, #18
 8008856:	357c      	adds	r5, #124	; 0x7c
 8008858:	00e8      	lsls	r0, r5, #3
 800885a:	1986      	adds	r6, r0, r6
 800885c:	4836      	ldr	r0, [pc, #216]	; (8008938 <_free_r+0x178>)
 800885e:	68b2      	ldr	r2, [r6, #8]
 8008860:	42b2      	cmp	r2, r6
 8008862:	d103      	bne.n	800886c <_free_r+0xac>
 8008864:	e05b      	b.n	800891e <_free_r+0x15e>
 8008866:	6892      	ldr	r2, [r2, #8]
 8008868:	4296      	cmp	r6, r2
 800886a:	d004      	beq.n	8008876 <_free_r+0xb6>
 800886c:	6850      	ldr	r0, [r2, #4]
 800886e:	f020 0003 	bic.w	r0, r0, #3
 8008872:	4283      	cmp	r3, r0
 8008874:	d3f7      	bcc.n	8008866 <_free_r+0xa6>
 8008876:	68d3      	ldr	r3, [r2, #12]
 8008878:	60cb      	str	r3, [r1, #12]
 800887a:	608a      	str	r2, [r1, #8]
 800887c:	60d1      	str	r1, [r2, #12]
 800887e:	6099      	str	r1, [r3, #8]
 8008880:	4620      	mov	r0, r4
 8008882:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008886:	f000 bbdf 	b.w	8009048 <__malloc_unlock>
 800888a:	f855 cc08 	ldr.w	ip, [r5, #-8]
 800888e:	ebcc 0101 	rsb	r1, ip, r1
 8008892:	f106 0808 	add.w	r8, r6, #8
 8008896:	688d      	ldr	r5, [r1, #8]
 8008898:	4545      	cmp	r5, r8
 800889a:	4463      	add	r3, ip
 800889c:	d03d      	beq.n	800891a <_free_r+0x15a>
 800889e:	f8d1 c00c 	ldr.w	ip, [r1, #12]
 80088a2:	f8c5 c00c 	str.w	ip, [r5, #12]
 80088a6:	f8cc 5008 	str.w	r5, [ip, #8]
 80088aa:	e7a5      	b.n	80087f8 <_free_r+0x38>
 80088ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80088b0:	08db      	lsrs	r3, r3, #3
 80088b2:	eb06 02c3 	add.w	r2, r6, r3, lsl #3
 80088b6:	6875      	ldr	r5, [r6, #4]
 80088b8:	6890      	ldr	r0, [r2, #8]
 80088ba:	60ca      	str	r2, [r1, #12]
 80088bc:	109b      	asrs	r3, r3, #2
 80088be:	2701      	movs	r7, #1
 80088c0:	fa17 f303 	lsls.w	r3, r7, r3
 80088c4:	432b      	orrs	r3, r5
 80088c6:	6088      	str	r0, [r1, #8]
 80088c8:	6073      	str	r3, [r6, #4]
 80088ca:	6091      	str	r1, [r2, #8]
 80088cc:	60c1      	str	r1, [r0, #12]
 80088ce:	e7d7      	b.n	8008880 <_free_r+0xc0>
 80088d0:	4f1a      	ldr	r7, [pc, #104]	; (800893c <_free_r+0x17c>)
 80088d2:	42bd      	cmp	r5, r7
 80088d4:	d199      	bne.n	800880a <_free_r+0x4a>
 80088d6:	f043 0201 	orr.w	r2, r3, #1
 80088da:	6171      	str	r1, [r6, #20]
 80088dc:	6131      	str	r1, [r6, #16]
 80088de:	60cd      	str	r5, [r1, #12]
 80088e0:	608d      	str	r5, [r1, #8]
 80088e2:	604a      	str	r2, [r1, #4]
 80088e4:	50cb      	str	r3, [r1, r3]
 80088e6:	e7cb      	b.n	8008880 <_free_r+0xc0>
 80088e8:	07c2      	lsls	r2, r0, #31
 80088ea:	443b      	add	r3, r7
 80088ec:	d407      	bmi.n	80088fe <_free_r+0x13e>
 80088ee:	f855 2c08 	ldr.w	r2, [r5, #-8]
 80088f2:	1a89      	subs	r1, r1, r2
 80088f4:	189b      	adds	r3, r3, r2
 80088f6:	6888      	ldr	r0, [r1, #8]
 80088f8:	68ca      	ldr	r2, [r1, #12]
 80088fa:	60c2      	str	r2, [r0, #12]
 80088fc:	6090      	str	r0, [r2, #8]
 80088fe:	4a10      	ldr	r2, [pc, #64]	; (8008940 <_free_r+0x180>)
 8008900:	60b1      	str	r1, [r6, #8]
 8008902:	6812      	ldr	r2, [r2, #0]
 8008904:	f043 0001 	orr.w	r0, r3, #1
 8008908:	4293      	cmp	r3, r2
 800890a:	6048      	str	r0, [r1, #4]
 800890c:	d3b8      	bcc.n	8008880 <_free_r+0xc0>
 800890e:	4b0d      	ldr	r3, [pc, #52]	; (8008944 <_free_r+0x184>)
 8008910:	4620      	mov	r0, r4
 8008912:	6819      	ldr	r1, [r3, #0]
 8008914:	f7ff ff08 	bl	8008728 <_malloc_trim_r>
 8008918:	e7b2      	b.n	8008880 <_free_r+0xc0>
 800891a:	2001      	movs	r0, #1
 800891c:	e76c      	b.n	80087f8 <_free_r+0x38>
 800891e:	6843      	ldr	r3, [r0, #4]
 8008920:	10ad      	asrs	r5, r5, #2
 8008922:	2601      	movs	r6, #1
 8008924:	fa16 f505 	lsls.w	r5, r6, r5
 8008928:	432b      	orrs	r3, r5
 800892a:	6043      	str	r3, [r0, #4]
 800892c:	4613      	mov	r3, r2
 800892e:	e7a3      	b.n	8008878 <_free_r+0xb8>
 8008930:	f44f 707c 	mov.w	r0, #1008	; 0x3f0
 8008934:	257e      	movs	r5, #126	; 0x7e
 8008936:	e790      	b.n	800885a <_free_r+0x9a>
 8008938:	200005fc 	.word	0x200005fc
 800893c:	20000604 	.word	0x20000604
 8008940:	20000a08 	.word	0x20000a08
 8008944:	20000a20 	.word	0x20000a20

08008948 <_setlocale_r>:
 8008948:	b510      	push	{r4, lr}
 800894a:	4614      	mov	r4, r2
 800894c:	b122      	cbz	r2, 8008958 <_setlocale_r+0x10>
 800894e:	4610      	mov	r0, r2
 8008950:	490b      	ldr	r1, [pc, #44]	; (8008980 <_setlocale_r+0x38>)
 8008952:	f001 f819 	bl	8009988 <strcmp>
 8008956:	b908      	cbnz	r0, 800895c <_setlocale_r+0x14>
 8008958:	480a      	ldr	r0, [pc, #40]	; (8008984 <_setlocale_r+0x3c>)
 800895a:	bd10      	pop	{r4, pc}
 800895c:	4620      	mov	r0, r4
 800895e:	4909      	ldr	r1, [pc, #36]	; (8008984 <_setlocale_r+0x3c>)
 8008960:	f001 f812 	bl	8009988 <strcmp>
 8008964:	b908      	cbnz	r0, 800896a <_setlocale_r+0x22>
 8008966:	4807      	ldr	r0, [pc, #28]	; (8008984 <_setlocale_r+0x3c>)
 8008968:	bd10      	pop	{r4, pc}
 800896a:	4620      	mov	r0, r4
 800896c:	4906      	ldr	r1, [pc, #24]	; (8008988 <_setlocale_r+0x40>)
 800896e:	f001 f80b 	bl	8009988 <strcmp>
 8008972:	4b04      	ldr	r3, [pc, #16]	; (8008984 <_setlocale_r+0x3c>)
 8008974:	2800      	cmp	r0, #0
 8008976:	bf0c      	ite	eq
 8008978:	4618      	moveq	r0, r3
 800897a:	2000      	movne	r0, #0
 800897c:	bd10      	pop	{r4, pc}
 800897e:	bf00      	nop
 8008980:	0800b7bc 	.word	0x0800b7bc
 8008984:	0800b7b8 	.word	0x0800b7b8
 8008988:	0800b784 	.word	0x0800b784

0800898c <__locale_charset>:
 800898c:	f240 5080 	movw	r0, #1408	; 0x580
 8008990:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8008994:	4770      	bx	lr
 8008996:	bf00      	nop

08008998 <__locale_mb_cur_max>:
 8008998:	f240 5380 	movw	r3, #1408	; 0x580
 800899c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089a0:	6a18      	ldr	r0, [r3, #32]
 80089a2:	4770      	bx	lr

080089a4 <__locale_msgcharset>:
 80089a4:	4800      	ldr	r0, [pc, #0]	; (80089a8 <__locale_msgcharset+0x4>)
 80089a6:	4770      	bx	lr
 80089a8:	200005a4 	.word	0x200005a4

080089ac <__locale_cjk_lang>:
 80089ac:	2000      	movs	r0, #0
 80089ae:	4770      	bx	lr

080089b0 <_localeconv_r>:
 80089b0:	4800      	ldr	r0, [pc, #0]	; (80089b4 <_localeconv_r+0x4>)
 80089b2:	4770      	bx	lr
 80089b4:	200005c4 	.word	0x200005c4

080089b8 <setlocale>:
 80089b8:	b410      	push	{r4}
 80089ba:	f240 1350 	movw	r3, #336	; 0x150
 80089be:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80089c2:	4604      	mov	r4, r0
 80089c4:	6818      	ldr	r0, [r3, #0]
 80089c6:	460a      	mov	r2, r1
 80089c8:	4621      	mov	r1, r4
 80089ca:	bc10      	pop	{r4}
 80089cc:	e7bc      	b.n	8008948 <_setlocale_r>
 80089ce:	bf00      	nop

080089d0 <localeconv>:
 80089d0:	4800      	ldr	r0, [pc, #0]	; (80089d4 <localeconv+0x4>)
 80089d2:	4770      	bx	lr
 80089d4:	200005c4 	.word	0x200005c4

080089d8 <_malloc_r>:
 80089d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089dc:	f101 040b 	add.w	r4, r1, #11
 80089e0:	2c16      	cmp	r4, #22
 80089e2:	4605      	mov	r5, r0
 80089e4:	d92a      	bls.n	8008a3c <_malloc_r+0x64>
 80089e6:	f024 0407 	bic.w	r4, r4, #7
 80089ea:	0fe3      	lsrs	r3, r4, #31
 80089ec:	428c      	cmp	r4, r1
 80089ee:	bf2c      	ite	cs
 80089f0:	4619      	movcs	r1, r3
 80089f2:	f043 0101 	orrcc.w	r1, r3, #1
 80089f6:	bb51      	cbnz	r1, 8008a4e <_malloc_r+0x76>
 80089f8:	4628      	mov	r0, r5
 80089fa:	f000 fb23 	bl	8009044 <__malloc_lock>
 80089fe:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8008a02:	d22a      	bcs.n	8008a5a <_malloc_r+0x82>
 8008a04:	4e7d      	ldr	r6, [pc, #500]	; (8008bfc <_malloc_r+0x224>)
 8008a06:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
 8008a0a:	eb06 03ce 	add.w	r3, r6, lr, lsl #3
 8008a0e:	68df      	ldr	r7, [r3, #12]
 8008a10:	429f      	cmp	r7, r3
 8008a12:	f000 8235 	beq.w	8008e80 <_malloc_r+0x4a8>
 8008a16:	687b      	ldr	r3, [r7, #4]
 8008a18:	68fa      	ldr	r2, [r7, #12]
 8008a1a:	68b9      	ldr	r1, [r7, #8]
 8008a1c:	f023 0303 	bic.w	r3, r3, #3
 8008a20:	18fb      	adds	r3, r7, r3
 8008a22:	60ca      	str	r2, [r1, #12]
 8008a24:	6858      	ldr	r0, [r3, #4]
 8008a26:	6091      	str	r1, [r2, #8]
 8008a28:	f040 0201 	orr.w	r2, r0, #1
 8008a2c:	605a      	str	r2, [r3, #4]
 8008a2e:	4628      	mov	r0, r5
 8008a30:	f000 fb0a 	bl	8009048 <__malloc_unlock>
 8008a34:	3708      	adds	r7, #8
 8008a36:	4638      	mov	r0, r7
 8008a38:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	2410      	movs	r4, #16
 8008a40:	428c      	cmp	r4, r1
 8008a42:	bf2c      	ite	cs
 8008a44:	4619      	movcs	r1, r3
 8008a46:	f043 0101 	orrcc.w	r1, r3, #1
 8008a4a:	2900      	cmp	r1, #0
 8008a4c:	d0d4      	beq.n	80089f8 <_malloc_r+0x20>
 8008a4e:	230c      	movs	r3, #12
 8008a50:	2700      	movs	r7, #0
 8008a52:	602b      	str	r3, [r5, #0]
 8008a54:	4638      	mov	r0, r7
 8008a56:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a5a:	ea5f 2e54 	movs.w	lr, r4, lsr #9
 8008a5e:	bf04      	itt	eq
 8008a60:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
 8008a64:	ea4f 01ce 	moveq.w	r1, lr, lsl #3
 8008a68:	f040 8081 	bne.w	8008b6e <_malloc_r+0x196>
 8008a6c:	4e63      	ldr	r6, [pc, #396]	; (8008bfc <_malloc_r+0x224>)
 8008a6e:	1871      	adds	r1, r6, r1
 8008a70:	68cf      	ldr	r7, [r1, #12]
 8008a72:	42b9      	cmp	r1, r7
 8008a74:	d106      	bne.n	8008a84 <_malloc_r+0xac>
 8008a76:	e00d      	b.n	8008a94 <_malloc_r+0xbc>
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	f280 8169 	bge.w	8008d50 <_malloc_r+0x378>
 8008a7e:	68ff      	ldr	r7, [r7, #12]
 8008a80:	42b9      	cmp	r1, r7
 8008a82:	d007      	beq.n	8008a94 <_malloc_r+0xbc>
 8008a84:	687a      	ldr	r2, [r7, #4]
 8008a86:	f022 0203 	bic.w	r2, r2, #3
 8008a8a:	1b13      	subs	r3, r2, r4
 8008a8c:	2b0f      	cmp	r3, #15
 8008a8e:	ddf3      	ble.n	8008a78 <_malloc_r+0xa0>
 8008a90:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8008a94:	f10e 0e01 	add.w	lr, lr, #1
 8008a98:	4a58      	ldr	r2, [pc, #352]	; (8008bfc <_malloc_r+0x224>)
 8008a9a:	6937      	ldr	r7, [r6, #16]
 8008a9c:	f102 0c08 	add.w	ip, r2, #8
 8008aa0:	4567      	cmp	r7, ip
 8008aa2:	bf08      	it	eq
 8008aa4:	6853      	ldreq	r3, [r2, #4]
 8008aa6:	d023      	beq.n	8008af0 <_malloc_r+0x118>
 8008aa8:	687b      	ldr	r3, [r7, #4]
 8008aaa:	f023 0303 	bic.w	r3, r3, #3
 8008aae:	1b19      	subs	r1, r3, r4
 8008ab0:	290f      	cmp	r1, #15
 8008ab2:	f300 81b4 	bgt.w	8008e1e <_malloc_r+0x446>
 8008ab6:	2900      	cmp	r1, #0
 8008ab8:	f8c2 c014 	str.w	ip, [r2, #20]
 8008abc:	f8c2 c010 	str.w	ip, [r2, #16]
 8008ac0:	f280 808f 	bge.w	8008be2 <_malloc_r+0x20a>
 8008ac4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ac8:	f080 8161 	bcs.w	8008d8e <_malloc_r+0x3b6>
 8008acc:	08db      	lsrs	r3, r3, #3
 8008ace:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 8008ad2:	f8d2 8004 	ldr.w	r8, [r2, #4]
 8008ad6:	6888      	ldr	r0, [r1, #8]
 8008ad8:	60f9      	str	r1, [r7, #12]
 8008ada:	109b      	asrs	r3, r3, #2
 8008adc:	f04f 0901 	mov.w	r9, #1
 8008ae0:	fa09 f303 	lsl.w	r3, r9, r3
 8008ae4:	ea43 0308 	orr.w	r3, r3, r8
 8008ae8:	60b8      	str	r0, [r7, #8]
 8008aea:	6053      	str	r3, [r2, #4]
 8008aec:	608f      	str	r7, [r1, #8]
 8008aee:	60c7      	str	r7, [r0, #12]
 8008af0:	2001      	movs	r0, #1
 8008af2:	ea4f 02ae 	mov.w	r2, lr, asr #2
 8008af6:	4090      	lsls	r0, r2
 8008af8:	4298      	cmp	r0, r3
 8008afa:	f200 8081 	bhi.w	8008c00 <_malloc_r+0x228>
 8008afe:	4203      	tst	r3, r0
 8008b00:	d106      	bne.n	8008b10 <_malloc_r+0x138>
 8008b02:	f02e 0e03 	bic.w	lr, lr, #3
 8008b06:	0040      	lsls	r0, r0, #1
 8008b08:	4203      	tst	r3, r0
 8008b0a:	f10e 0e04 	add.w	lr, lr, #4
 8008b0e:	d0fa      	beq.n	8008b06 <_malloc_r+0x12e>
 8008b10:	eb06 09ce 	add.w	r9, r6, lr, lsl #3
 8008b14:	464f      	mov	r7, r9
 8008b16:	46f0      	mov	r8, lr
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	429f      	cmp	r7, r3
 8008b1c:	d107      	bne.n	8008b2e <_malloc_r+0x156>
 8008b1e:	e191      	b.n	8008e44 <_malloc_r+0x46c>
 8008b20:	2a00      	cmp	r2, #0
 8008b22:	f280 81b7 	bge.w	8008e94 <_malloc_r+0x4bc>
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	429f      	cmp	r7, r3
 8008b2a:	f000 818b 	beq.w	8008e44 <_malloc_r+0x46c>
 8008b2e:	6859      	ldr	r1, [r3, #4]
 8008b30:	f021 0103 	bic.w	r1, r1, #3
 8008b34:	1b0a      	subs	r2, r1, r4
 8008b36:	2a0f      	cmp	r2, #15
 8008b38:	ddf2      	ble.n	8008b20 <_malloc_r+0x148>
 8008b3a:	461f      	mov	r7, r3
 8008b3c:	1919      	adds	r1, r3, r4
 8008b3e:	68d8      	ldr	r0, [r3, #12]
 8008b40:	f857 ef08 	ldr.w	lr, [r7, #8]!
 8008b44:	508a      	str	r2, [r1, r2]
 8008b46:	f044 0401 	orr.w	r4, r4, #1
 8008b4a:	f042 0201 	orr.w	r2, r2, #1
 8008b4e:	f8ce 000c 	str.w	r0, [lr, #12]
 8008b52:	f8c0 e008 	str.w	lr, [r0, #8]
 8008b56:	605c      	str	r4, [r3, #4]
 8008b58:	6171      	str	r1, [r6, #20]
 8008b5a:	6131      	str	r1, [r6, #16]
 8008b5c:	f8c1 c00c 	str.w	ip, [r1, #12]
 8008b60:	f8c1 c008 	str.w	ip, [r1, #8]
 8008b64:	604a      	str	r2, [r1, #4]
 8008b66:	4628      	mov	r0, r5
 8008b68:	f000 fa6e 	bl	8009048 <__malloc_unlock>
 8008b6c:	e763      	b.n	8008a36 <_malloc_r+0x5e>
 8008b6e:	f1be 0f04 	cmp.w	lr, #4
 8008b72:	bf9e      	ittt	ls
 8008b74:	ea4f 1e94 	movls.w	lr, r4, lsr #6
 8008b78:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
 8008b7c:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8008b80:	f67f af74 	bls.w	8008a6c <_malloc_r+0x94>
 8008b84:	f1be 0f14 	cmp.w	lr, #20
 8008b88:	bf9c      	itt	ls
 8008b8a:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
 8008b8e:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8008b92:	f67f af6b 	bls.w	8008a6c <_malloc_r+0x94>
 8008b96:	f1be 0f54 	cmp.w	lr, #84	; 0x54
 8008b9a:	bf9e      	ittt	ls
 8008b9c:	ea4f 3e14 	movls.w	lr, r4, lsr #12
 8008ba0:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
 8008ba4:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8008ba8:	f67f af60 	bls.w	8008a6c <_malloc_r+0x94>
 8008bac:	f5be 7faa 	cmp.w	lr, #340	; 0x154
 8008bb0:	bf9e      	ittt	ls
 8008bb2:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
 8008bb6:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
 8008bba:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8008bbe:	f67f af55 	bls.w	8008a6c <_malloc_r+0x94>
 8008bc2:	f240 5354 	movw	r3, #1364	; 0x554
 8008bc6:	459e      	cmp	lr, r3
 8008bc8:	bf9d      	ittte	ls
 8008bca:	ea4f 4e94 	movls.w	lr, r4, lsr #18
 8008bce:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
 8008bd2:	ea4f 01ce 	movls.w	r1, lr, lsl #3
 8008bd6:	f44f 717c 	movhi.w	r1, #1008	; 0x3f0
 8008bda:	bf88      	it	hi
 8008bdc:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
 8008be0:	e744      	b.n	8008a6c <_malloc_r+0x94>
 8008be2:	18fb      	adds	r3, r7, r3
 8008be4:	4628      	mov	r0, r5
 8008be6:	685a      	ldr	r2, [r3, #4]
 8008be8:	f042 0201 	orr.w	r2, r2, #1
 8008bec:	605a      	str	r2, [r3, #4]
 8008bee:	3708      	adds	r7, #8
 8008bf0:	f000 fa2a 	bl	8009048 <__malloc_unlock>
 8008bf4:	4638      	mov	r0, r7
 8008bf6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bfa:	bf00      	nop
 8008bfc:	200005fc 	.word	0x200005fc
 8008c00:	68b7      	ldr	r7, [r6, #8]
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	f023 0803 	bic.w	r8, r3, #3
 8008c08:	4544      	cmp	r4, r8
 8008c0a:	ebc4 0208 	rsb	r2, r4, r8
 8008c0e:	bf94      	ite	ls
 8008c10:	2300      	movls	r3, #0
 8008c12:	2301      	movhi	r3, #1
 8008c14:	2a0f      	cmp	r2, #15
 8008c16:	bfd8      	it	le
 8008c18:	f043 0301 	orrle.w	r3, r3, #1
 8008c1c:	2b00      	cmp	r3, #0
 8008c1e:	f000 80a7 	beq.w	8008d70 <_malloc_r+0x398>
 8008c22:	4bb3      	ldr	r3, [pc, #716]	; (8008ef0 <_malloc_r+0x518>)
 8008c24:	f8df a2cc 	ldr.w	sl, [pc, #716]	; 8008ef4 <_malloc_r+0x51c>
 8008c28:	f8d3 2408 	ldr.w	r2, [r3, #1032]	; 0x408
 8008c2c:	f8da 3000 	ldr.w	r3, [sl]
 8008c30:	3201      	adds	r2, #1
 8008c32:	4423      	add	r3, r4
 8008c34:	bf08      	it	eq
 8008c36:	f103 0b10 	addeq.w	fp, r3, #16
 8008c3a:	d006      	beq.n	8008c4a <_malloc_r+0x272>
 8008c3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008c40:	330f      	adds	r3, #15
 8008c42:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8008c46:	f023 0b0f 	bic.w	fp, r3, #15
 8008c4a:	4628      	mov	r0, r5
 8008c4c:	4659      	mov	r1, fp
 8008c4e:	f000 fe89 	bl	8009964 <_sbrk_r>
 8008c52:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8008c56:	4681      	mov	r9, r0
 8008c58:	f000 8144 	beq.w	8008ee4 <_malloc_r+0x50c>
 8008c5c:	eb07 0208 	add.w	r2, r7, r8
 8008c60:	4282      	cmp	r2, r0
 8008c62:	f200 8126 	bhi.w	8008eb2 <_malloc_r+0x4da>
 8008c66:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008c6a:	454a      	cmp	r2, r9
 8008c6c:	445b      	add	r3, fp
 8008c6e:	f8ca 3004 	str.w	r3, [sl, #4]
 8008c72:	f000 8141 	beq.w	8008ef8 <_malloc_r+0x520>
 8008c76:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 8008c7a:	3101      	adds	r1, #1
 8008c7c:	bf15      	itete	ne
 8008c7e:	ebc2 0209 	rsbne	r2, r2, r9
 8008c82:	4b9b      	ldreq	r3, [pc, #620]	; (8008ef0 <_malloc_r+0x518>)
 8008c84:	189b      	addne	r3, r3, r2
 8008c86:	f8c3 9408 	streq.w	r9, [r3, #1032]	; 0x408
 8008c8a:	bf18      	it	ne
 8008c8c:	f8ca 3004 	strne.w	r3, [sl, #4]
 8008c90:	f019 0307 	ands.w	r3, r9, #7
 8008c94:	bf1f      	itttt	ne
 8008c96:	f1c3 0208 	rsbne	r2, r3, #8
 8008c9a:	4491      	addne	r9, r2
 8008c9c:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 8008ca0:	f103 0208 	addne.w	r2, r3, #8
 8008ca4:	eb09 030b 	add.w	r3, r9, fp
 8008ca8:	bf08      	it	eq
 8008caa:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 8008cae:	051b      	lsls	r3, r3, #20
 8008cb0:	0d1b      	lsrs	r3, r3, #20
 8008cb2:	ebc3 0b02 	rsb	fp, r3, r2
 8008cb6:	4628      	mov	r0, r5
 8008cb8:	4659      	mov	r1, fp
 8008cba:	f000 fe53 	bl	8009964 <_sbrk_r>
 8008cbe:	1c43      	adds	r3, r0, #1
 8008cc0:	f000 8126 	beq.w	8008f10 <_malloc_r+0x538>
 8008cc4:	ebc9 0200 	rsb	r2, r9, r0
 8008cc8:	445a      	add	r2, fp
 8008cca:	f042 0201 	orr.w	r2, r2, #1
 8008cce:	f8da 3004 	ldr.w	r3, [sl, #4]
 8008cd2:	f8c6 9008 	str.w	r9, [r6, #8]
 8008cd6:	445b      	add	r3, fp
 8008cd8:	42b7      	cmp	r7, r6
 8008cda:	f8ca 3004 	str.w	r3, [sl, #4]
 8008cde:	f8c9 2004 	str.w	r2, [r9, #4]
 8008ce2:	d015      	beq.n	8008d10 <_malloc_r+0x338>
 8008ce4:	f1b8 0f0f 	cmp.w	r8, #15
 8008ce8:	f240 80f6 	bls.w	8008ed8 <_malloc_r+0x500>
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f1a8 020c 	sub.w	r2, r8, #12
 8008cf2:	f022 0207 	bic.w	r2, r2, #7
 8008cf6:	18b9      	adds	r1, r7, r2
 8008cf8:	f000 0e01 	and.w	lr, r0, #1
 8008cfc:	ea42 0e0e 	orr.w	lr, r2, lr
 8008d00:	2005      	movs	r0, #5
 8008d02:	2a0f      	cmp	r2, #15
 8008d04:	f8c7 e004 	str.w	lr, [r7, #4]
 8008d08:	6048      	str	r0, [r1, #4]
 8008d0a:	6088      	str	r0, [r1, #8]
 8008d0c:	f200 8104 	bhi.w	8008f18 <_malloc_r+0x540>
 8008d10:	f8da 202c 	ldr.w	r2, [sl, #44]	; 0x2c
 8008d14:	68b7      	ldr	r7, [r6, #8]
 8008d16:	4293      	cmp	r3, r2
 8008d18:	bf84      	itt	hi
 8008d1a:	4a76      	ldrhi	r2, [pc, #472]	; (8008ef4 <_malloc_r+0x51c>)
 8008d1c:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 8008d1e:	f8da 2030 	ldr.w	r2, [sl, #48]	; 0x30
 8008d22:	4293      	cmp	r3, r2
 8008d24:	bf84      	itt	hi
 8008d26:	4a73      	ldrhi	r2, [pc, #460]	; (8008ef4 <_malloc_r+0x51c>)
 8008d28:	6313      	strhi	r3, [r2, #48]	; 0x30
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	f023 0303 	bic.w	r3, r3, #3
 8008d30:	429c      	cmp	r4, r3
 8008d32:	ebc4 0203 	rsb	r2, r4, r3
 8008d36:	bf94      	ite	ls
 8008d38:	2300      	movls	r3, #0
 8008d3a:	2301      	movhi	r3, #1
 8008d3c:	2a0f      	cmp	r2, #15
 8008d3e:	bfd8      	it	le
 8008d40:	f043 0301 	orrle.w	r3, r3, #1
 8008d44:	b1a3      	cbz	r3, 8008d70 <_malloc_r+0x398>
 8008d46:	4628      	mov	r0, r5
 8008d48:	f000 f97e 	bl	8009048 <__malloc_unlock>
 8008d4c:	2700      	movs	r7, #0
 8008d4e:	e672      	b.n	8008a36 <_malloc_r+0x5e>
 8008d50:	18ba      	adds	r2, r7, r2
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	6850      	ldr	r0, [r2, #4]
 8008d56:	68b9      	ldr	r1, [r7, #8]
 8008d58:	f040 0001 	orr.w	r0, r0, #1
 8008d5c:	6050      	str	r0, [r2, #4]
 8008d5e:	60cb      	str	r3, [r1, #12]
 8008d60:	4628      	mov	r0, r5
 8008d62:	6099      	str	r1, [r3, #8]
 8008d64:	3708      	adds	r7, #8
 8008d66:	f000 f96f 	bl	8009048 <__malloc_unlock>
 8008d6a:	4638      	mov	r0, r7
 8008d6c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d70:	193b      	adds	r3, r7, r4
 8008d72:	f042 0201 	orr.w	r2, r2, #1
 8008d76:	f044 0401 	orr.w	r4, r4, #1
 8008d7a:	607c      	str	r4, [r7, #4]
 8008d7c:	4628      	mov	r0, r5
 8008d7e:	605a      	str	r2, [r3, #4]
 8008d80:	3708      	adds	r7, #8
 8008d82:	60b3      	str	r3, [r6, #8]
 8008d84:	f000 f960 	bl	8009048 <__malloc_unlock>
 8008d88:	4638      	mov	r0, r7
 8008d8a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d8e:	0a5a      	lsrs	r2, r3, #9
 8008d90:	2a04      	cmp	r2, #4
 8008d92:	bf9e      	ittt	ls
 8008d94:	ea4f 1893 	movls.w	r8, r3, lsr #6
 8008d98:	f108 0838 	addls.w	r8, r8, #56	; 0x38
 8008d9c:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8008da0:	d928      	bls.n	8008df4 <_malloc_r+0x41c>
 8008da2:	2a14      	cmp	r2, #20
 8008da4:	bf9c      	itt	ls
 8008da6:	f102 085b 	addls.w	r8, r2, #91	; 0x5b
 8008daa:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8008dae:	d921      	bls.n	8008df4 <_malloc_r+0x41c>
 8008db0:	2a54      	cmp	r2, #84	; 0x54
 8008db2:	bf9e      	ittt	ls
 8008db4:	ea4f 3813 	movls.w	r8, r3, lsr #12
 8008db8:	f108 086e 	addls.w	r8, r8, #110	; 0x6e
 8008dbc:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8008dc0:	d918      	bls.n	8008df4 <_malloc_r+0x41c>
 8008dc2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8008dc6:	bf9e      	ittt	ls
 8008dc8:	ea4f 38d3 	movls.w	r8, r3, lsr #15
 8008dcc:	f108 0877 	addls.w	r8, r8, #119	; 0x77
 8008dd0:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8008dd4:	d90e      	bls.n	8008df4 <_malloc_r+0x41c>
 8008dd6:	f240 5154 	movw	r1, #1364	; 0x554
 8008dda:	428a      	cmp	r2, r1
 8008ddc:	bf9d      	ittte	ls
 8008dde:	ea4f 4893 	movls.w	r8, r3, lsr #18
 8008de2:	f108 087c 	addls.w	r8, r8, #124	; 0x7c
 8008de6:	ea4f 00c8 	movls.w	r0, r8, lsl #3
 8008dea:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
 8008dee:	bf88      	it	hi
 8008df0:	f04f 087e 	movhi.w	r8, #126	; 0x7e
 8008df4:	1830      	adds	r0, r6, r0
 8008df6:	493e      	ldr	r1, [pc, #248]	; (8008ef0 <_malloc_r+0x518>)
 8008df8:	6882      	ldr	r2, [r0, #8]
 8008dfa:	4282      	cmp	r2, r0
 8008dfc:	d103      	bne.n	8008e06 <_malloc_r+0x42e>
 8008dfe:	e061      	b.n	8008ec4 <_malloc_r+0x4ec>
 8008e00:	6892      	ldr	r2, [r2, #8]
 8008e02:	4290      	cmp	r0, r2
 8008e04:	d004      	beq.n	8008e10 <_malloc_r+0x438>
 8008e06:	6851      	ldr	r1, [r2, #4]
 8008e08:	f021 0103 	bic.w	r1, r1, #3
 8008e0c:	428b      	cmp	r3, r1
 8008e0e:	d3f7      	bcc.n	8008e00 <_malloc_r+0x428>
 8008e10:	68d1      	ldr	r1, [r2, #12]
 8008e12:	6873      	ldr	r3, [r6, #4]
 8008e14:	60f9      	str	r1, [r7, #12]
 8008e16:	60ba      	str	r2, [r7, #8]
 8008e18:	60d7      	str	r7, [r2, #12]
 8008e1a:	608f      	str	r7, [r1, #8]
 8008e1c:	e668      	b.n	8008af0 <_malloc_r+0x118>
 8008e1e:	193b      	adds	r3, r7, r4
 8008e20:	f041 0001 	orr.w	r0, r1, #1
 8008e24:	f044 0401 	orr.w	r4, r4, #1
 8008e28:	607c      	str	r4, [r7, #4]
 8008e2a:	6153      	str	r3, [r2, #20]
 8008e2c:	6113      	str	r3, [r2, #16]
 8008e2e:	6058      	str	r0, [r3, #4]
 8008e30:	f8c3 c00c 	str.w	ip, [r3, #12]
 8008e34:	f8c3 c008 	str.w	ip, [r3, #8]
 8008e38:	5059      	str	r1, [r3, r1]
 8008e3a:	4628      	mov	r0, r5
 8008e3c:	f000 f904 	bl	8009048 <__malloc_unlock>
 8008e40:	3708      	adds	r7, #8
 8008e42:	e5f8      	b.n	8008a36 <_malloc_r+0x5e>
 8008e44:	f108 0801 	add.w	r8, r8, #1
 8008e48:	3708      	adds	r7, #8
 8008e4a:	f018 0f03 	tst.w	r8, #3
 8008e4e:	f47f ae63 	bne.w	8008b18 <_malloc_r+0x140>
 8008e52:	464b      	mov	r3, r9
 8008e54:	f01e 0f03 	tst.w	lr, #3
 8008e58:	f1a3 0208 	sub.w	r2, r3, #8
 8008e5c:	f10e 3eff 	add.w	lr, lr, #4294967295	; 0xffffffff
 8008e60:	d062      	beq.n	8008f28 <_malloc_r+0x550>
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	4293      	cmp	r3, r2
 8008e66:	d0f5      	beq.n	8008e54 <_malloc_r+0x47c>
 8008e68:	6873      	ldr	r3, [r6, #4]
 8008e6a:	0040      	lsls	r0, r0, #1
 8008e6c:	4298      	cmp	r0, r3
 8008e6e:	f63f aec7 	bhi.w	8008c00 <_malloc_r+0x228>
 8008e72:	2800      	cmp	r0, #0
 8008e74:	f43f aec4 	beq.w	8008c00 <_malloc_r+0x228>
 8008e78:	4218      	tst	r0, r3
 8008e7a:	d05a      	beq.n	8008f32 <_malloc_r+0x55a>
 8008e7c:	46c6      	mov	lr, r8
 8008e7e:	e647      	b.n	8008b10 <_malloc_r+0x138>
 8008e80:	f107 0308 	add.w	r3, r7, #8
 8008e84:	697f      	ldr	r7, [r7, #20]
 8008e86:	42bb      	cmp	r3, r7
 8008e88:	bf08      	it	eq
 8008e8a:	f10e 0e02 	addeq.w	lr, lr, #2
 8008e8e:	f43f ae03 	beq.w	8008a98 <_malloc_r+0xc0>
 8008e92:	e5c0      	b.n	8008a16 <_malloc_r+0x3e>
 8008e94:	1859      	adds	r1, r3, r1
 8008e96:	461f      	mov	r7, r3
 8008e98:	6848      	ldr	r0, [r1, #4]
 8008e9a:	68db      	ldr	r3, [r3, #12]
 8008e9c:	f857 2f08 	ldr.w	r2, [r7, #8]!
 8008ea0:	f040 0001 	orr.w	r0, r0, #1
 8008ea4:	6048      	str	r0, [r1, #4]
 8008ea6:	60d3      	str	r3, [r2, #12]
 8008ea8:	609a      	str	r2, [r3, #8]
 8008eaa:	4628      	mov	r0, r5
 8008eac:	f000 f8cc 	bl	8009048 <__malloc_unlock>
 8008eb0:	e5c1      	b.n	8008a36 <_malloc_r+0x5e>
 8008eb2:	42b7      	cmp	r7, r6
 8008eb4:	f43f aed7 	beq.w	8008c66 <_malloc_r+0x28e>
 8008eb8:	4b0d      	ldr	r3, [pc, #52]	; (8008ef0 <_malloc_r+0x518>)
 8008eba:	689f      	ldr	r7, [r3, #8]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f023 0303 	bic.w	r3, r3, #3
 8008ec2:	e735      	b.n	8008d30 <_malloc_r+0x358>
 8008ec4:	684b      	ldr	r3, [r1, #4]
 8008ec6:	ea4f 08a8 	mov.w	r8, r8, asr #2
 8008eca:	2001      	movs	r0, #1
 8008ecc:	fa00 f008 	lsl.w	r0, r0, r8
 8008ed0:	4303      	orrs	r3, r0
 8008ed2:	604b      	str	r3, [r1, #4]
 8008ed4:	4611      	mov	r1, r2
 8008ed6:	e79d      	b.n	8008e14 <_malloc_r+0x43c>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	f8c9 3004 	str.w	r3, [r9, #4]
 8008ede:	464f      	mov	r7, r9
 8008ee0:	2300      	movs	r3, #0
 8008ee2:	e725      	b.n	8008d30 <_malloc_r+0x358>
 8008ee4:	68b7      	ldr	r7, [r6, #8]
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	f023 0303 	bic.w	r3, r3, #3
 8008eec:	e720      	b.n	8008d30 <_malloc_r+0x358>
 8008eee:	bf00      	nop
 8008ef0:	200005fc 	.word	0x200005fc
 8008ef4:	20000a20 	.word	0x20000a20
 8008ef8:	0511      	lsls	r1, r2, #20
 8008efa:	0d09      	lsrs	r1, r1, #20
 8008efc:	2900      	cmp	r1, #0
 8008efe:	f47f aeba 	bne.w	8008c76 <_malloc_r+0x29e>
 8008f02:	68b2      	ldr	r2, [r6, #8]
 8008f04:	eb0b 0108 	add.w	r1, fp, r8
 8008f08:	f041 0101 	orr.w	r1, r1, #1
 8008f0c:	6051      	str	r1, [r2, #4]
 8008f0e:	e6ff      	b.n	8008d10 <_malloc_r+0x338>
 8008f10:	2201      	movs	r2, #1
 8008f12:	f04f 0b00 	mov.w	fp, #0
 8008f16:	e6da      	b.n	8008cce <_malloc_r+0x2f6>
 8008f18:	4628      	mov	r0, r5
 8008f1a:	f107 0108 	add.w	r1, r7, #8
 8008f1e:	f7ff fc4f 	bl	80087c0 <_free_r>
 8008f22:	4b06      	ldr	r3, [pc, #24]	; (8008f3c <_malloc_r+0x564>)
 8008f24:	685b      	ldr	r3, [r3, #4]
 8008f26:	e6f3      	b.n	8008d10 <_malloc_r+0x338>
 8008f28:	6873      	ldr	r3, [r6, #4]
 8008f2a:	ea23 0300 	bic.w	r3, r3, r0
 8008f2e:	6073      	str	r3, [r6, #4]
 8008f30:	e79b      	b.n	8008e6a <_malloc_r+0x492>
 8008f32:	0040      	lsls	r0, r0, #1
 8008f34:	f108 0804 	add.w	r8, r8, #4
 8008f38:	e79e      	b.n	8008e78 <_malloc_r+0x4a0>
 8008f3a:	bf00      	nop
 8008f3c:	20000a20 	.word	0x20000a20

08008f40 <memchr>:
 8008f40:	0783      	lsls	r3, r0, #30
 8008f42:	b470      	push	{r4, r5, r6}
 8008f44:	b2c9      	uxtb	r1, r1
 8008f46:	d00f      	beq.n	8008f68 <memchr+0x28>
 8008f48:	2a00      	cmp	r2, #0
 8008f4a:	d033      	beq.n	8008fb4 <memchr+0x74>
 8008f4c:	7803      	ldrb	r3, [r0, #0]
 8008f4e:	3a01      	subs	r2, #1
 8008f50:	428b      	cmp	r3, r1
 8008f52:	d106      	bne.n	8008f62 <memchr+0x22>
 8008f54:	e01d      	b.n	8008f92 <memchr+0x52>
 8008f56:	2a00      	cmp	r2, #0
 8008f58:	d02c      	beq.n	8008fb4 <memchr+0x74>
 8008f5a:	7803      	ldrb	r3, [r0, #0]
 8008f5c:	3a01      	subs	r2, #1
 8008f5e:	428b      	cmp	r3, r1
 8008f60:	d017      	beq.n	8008f92 <memchr+0x52>
 8008f62:	3001      	adds	r0, #1
 8008f64:	0783      	lsls	r3, r0, #30
 8008f66:	d1f6      	bne.n	8008f56 <memchr+0x16>
 8008f68:	2a03      	cmp	r2, #3
 8008f6a:	bf84      	itt	hi
 8008f6c:	ea41 2601 	orrhi.w	r6, r1, r1, lsl #8
 8008f70:	ea46 4606 	orrhi.w	r6, r6, r6, lsl #16
 8008f74:	d80f      	bhi.n	8008f96 <memchr+0x56>
 8008f76:	b1ea      	cbz	r2, 8008fb4 <memchr+0x74>
 8008f78:	7803      	ldrb	r3, [r0, #0]
 8008f7a:	3a01      	subs	r2, #1
 8008f7c:	428b      	cmp	r3, r1
 8008f7e:	4402      	add	r2, r0
 8008f80:	d104      	bne.n	8008f8c <memchr+0x4c>
 8008f82:	e006      	b.n	8008f92 <memchr+0x52>
 8008f84:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8008f88:	428b      	cmp	r3, r1
 8008f8a:	d002      	beq.n	8008f92 <memchr+0x52>
 8008f8c:	4290      	cmp	r0, r2
 8008f8e:	d1f9      	bne.n	8008f84 <memchr+0x44>
 8008f90:	2000      	movs	r0, #0
 8008f92:	bc70      	pop	{r4, r5, r6}
 8008f94:	4770      	bx	lr
 8008f96:	4604      	mov	r4, r0
 8008f98:	3004      	adds	r0, #4
 8008f9a:	6823      	ldr	r3, [r4, #0]
 8008f9c:	4073      	eors	r3, r6
 8008f9e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
 8008fa2:	ea25 0303 	bic.w	r3, r5, r3
 8008fa6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 8008faa:	d105      	bne.n	8008fb8 <memchr+0x78>
 8008fac:	3a04      	subs	r2, #4
 8008fae:	2a03      	cmp	r2, #3
 8008fb0:	d8f1      	bhi.n	8008f96 <memchr+0x56>
 8008fb2:	e7e0      	b.n	8008f76 <memchr+0x36>
 8008fb4:	4610      	mov	r0, r2
 8008fb6:	e7ec      	b.n	8008f92 <memchr+0x52>
 8008fb8:	4620      	mov	r0, r4
 8008fba:	e7dc      	b.n	8008f76 <memchr+0x36>

08008fbc <memcpy>:
 8008fbc:	2a0f      	cmp	r2, #15
 8008fbe:	b4f0      	push	{r4, r5, r6, r7}
 8008fc0:	bf98      	it	ls
 8008fc2:	4603      	movls	r3, r0
 8008fc4:	d931      	bls.n	800902a <memcpy+0x6e>
 8008fc6:	ea41 0300 	orr.w	r3, r1, r0
 8008fca:	079b      	lsls	r3, r3, #30
 8008fcc:	d137      	bne.n	800903e <memcpy+0x82>
 8008fce:	460c      	mov	r4, r1
 8008fd0:	4603      	mov	r3, r0
 8008fd2:	4615      	mov	r5, r2
 8008fd4:	6826      	ldr	r6, [r4, #0]
 8008fd6:	601e      	str	r6, [r3, #0]
 8008fd8:	6866      	ldr	r6, [r4, #4]
 8008fda:	605e      	str	r6, [r3, #4]
 8008fdc:	68a6      	ldr	r6, [r4, #8]
 8008fde:	609e      	str	r6, [r3, #8]
 8008fe0:	68e6      	ldr	r6, [r4, #12]
 8008fe2:	3d10      	subs	r5, #16
 8008fe4:	60de      	str	r6, [r3, #12]
 8008fe6:	3410      	adds	r4, #16
 8008fe8:	3310      	adds	r3, #16
 8008fea:	2d0f      	cmp	r5, #15
 8008fec:	d8f2      	bhi.n	8008fd4 <memcpy+0x18>
 8008fee:	f1a2 0410 	sub.w	r4, r2, #16
 8008ff2:	f024 040f 	bic.w	r4, r4, #15
 8008ff6:	f002 020f 	and.w	r2, r2, #15
 8008ffa:	3410      	adds	r4, #16
 8008ffc:	2a03      	cmp	r2, #3
 8008ffe:	eb00 0304 	add.w	r3, r0, r4
 8009002:	4421      	add	r1, r4
 8009004:	d911      	bls.n	800902a <memcpy+0x6e>
 8009006:	1f0e      	subs	r6, r1, #4
 8009008:	461d      	mov	r5, r3
 800900a:	4614      	mov	r4, r2
 800900c:	f856 7f04 	ldr.w	r7, [r6, #4]!
 8009010:	3c04      	subs	r4, #4
 8009012:	2c03      	cmp	r4, #3
 8009014:	f845 7b04 	str.w	r7, [r5], #4
 8009018:	d8f8      	bhi.n	800900c <memcpy+0x50>
 800901a:	1f14      	subs	r4, r2, #4
 800901c:	f024 0403 	bic.w	r4, r4, #3
 8009020:	3404      	adds	r4, #4
 8009022:	f002 0203 	and.w	r2, r2, #3
 8009026:	1909      	adds	r1, r1, r4
 8009028:	191b      	adds	r3, r3, r4
 800902a:	b132      	cbz	r2, 800903a <memcpy+0x7e>
 800902c:	3901      	subs	r1, #1
 800902e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009032:	3a01      	subs	r2, #1
 8009034:	f803 4b01 	strb.w	r4, [r3], #1
 8009038:	d1f9      	bne.n	800902e <memcpy+0x72>
 800903a:	bcf0      	pop	{r4, r5, r6, r7}
 800903c:	4770      	bx	lr
 800903e:	4603      	mov	r3, r0
 8009040:	e7f4      	b.n	800902c <memcpy+0x70>
 8009042:	bf00      	nop

08009044 <__malloc_lock>:
 8009044:	4770      	bx	lr
 8009046:	bf00      	nop

08009048 <__malloc_unlock>:
 8009048:	4770      	bx	lr
 800904a:	bf00      	nop

0800904c <_Balloc>:
 800904c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800904e:	b570      	push	{r4, r5, r6, lr}
 8009050:	4605      	mov	r5, r0
 8009052:	460c      	mov	r4, r1
 8009054:	b14b      	cbz	r3, 800906a <_Balloc+0x1e>
 8009056:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800905a:	b178      	cbz	r0, 800907c <_Balloc+0x30>
 800905c:	6802      	ldr	r2, [r0, #0]
 800905e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009062:	2300      	movs	r3, #0
 8009064:	6103      	str	r3, [r0, #16]
 8009066:	60c3      	str	r3, [r0, #12]
 8009068:	bd70      	pop	{r4, r5, r6, pc}
 800906a:	2104      	movs	r1, #4
 800906c:	2221      	movs	r2, #33	; 0x21
 800906e:	f001 fa7f 	bl	800a570 <_calloc_r>
 8009072:	4603      	mov	r3, r0
 8009074:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009076:	2800      	cmp	r0, #0
 8009078:	d1ed      	bne.n	8009056 <_Balloc+0xa>
 800907a:	bd70      	pop	{r4, r5, r6, pc}
 800907c:	2101      	movs	r1, #1
 800907e:	fa11 f604 	lsls.w	r6, r1, r4
 8009082:	1d72      	adds	r2, r6, #5
 8009084:	4628      	mov	r0, r5
 8009086:	0092      	lsls	r2, r2, #2
 8009088:	f001 fa72 	bl	800a570 <_calloc_r>
 800908c:	2800      	cmp	r0, #0
 800908e:	d0f4      	beq.n	800907a <_Balloc+0x2e>
 8009090:	6044      	str	r4, [r0, #4]
 8009092:	6086      	str	r6, [r0, #8]
 8009094:	e7e5      	b.n	8009062 <_Balloc+0x16>
 8009096:	bf00      	nop

08009098 <_Bfree>:
 8009098:	b131      	cbz	r1, 80090a8 <_Bfree+0x10>
 800909a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800909c:	684a      	ldr	r2, [r1, #4]
 800909e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80090a2:	6008      	str	r0, [r1, #0]
 80090a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80090a8:	4770      	bx	lr
 80090aa:	bf00      	nop

080090ac <__multadd>:
 80090ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090ae:	460d      	mov	r5, r1
 80090b0:	4606      	mov	r6, r0
 80090b2:	690c      	ldr	r4, [r1, #16]
 80090b4:	f101 0014 	add.w	r0, r1, #20
 80090b8:	b083      	sub	sp, #12
 80090ba:	2100      	movs	r1, #0
 80090bc:	6807      	ldr	r7, [r0, #0]
 80090be:	fa1f fc87 	uxth.w	ip, r7
 80090c2:	0c3f      	lsrs	r7, r7, #16
 80090c4:	fb02 330c 	mla	r3, r2, ip, r3
 80090c8:	fb02 f707 	mul.w	r7, r2, r7
 80090cc:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	eb03 4307 	add.w	r3, r3, r7, lsl #16
 80090d6:	3101      	adds	r1, #1
 80090d8:	f840 3b04 	str.w	r3, [r0], #4
 80090dc:	0c3b      	lsrs	r3, r7, #16
 80090de:	428c      	cmp	r4, r1
 80090e0:	dcec      	bgt.n	80090bc <__multadd+0x10>
 80090e2:	b13b      	cbz	r3, 80090f4 <__multadd+0x48>
 80090e4:	68aa      	ldr	r2, [r5, #8]
 80090e6:	4294      	cmp	r4, r2
 80090e8:	da07      	bge.n	80090fa <__multadd+0x4e>
 80090ea:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 80090ee:	3401      	adds	r4, #1
 80090f0:	6153      	str	r3, [r2, #20]
 80090f2:	612c      	str	r4, [r5, #16]
 80090f4:	4628      	mov	r0, r5
 80090f6:	b003      	add	sp, #12
 80090f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090fa:	6869      	ldr	r1, [r5, #4]
 80090fc:	9301      	str	r3, [sp, #4]
 80090fe:	3101      	adds	r1, #1
 8009100:	4630      	mov	r0, r6
 8009102:	f7ff ffa3 	bl	800904c <_Balloc>
 8009106:	692a      	ldr	r2, [r5, #16]
 8009108:	3202      	adds	r2, #2
 800910a:	f105 010c 	add.w	r1, r5, #12
 800910e:	4607      	mov	r7, r0
 8009110:	0092      	lsls	r2, r2, #2
 8009112:	f100 000c 	add.w	r0, r0, #12
 8009116:	f7ff ff51 	bl	8008fbc <memcpy>
 800911a:	6869      	ldr	r1, [r5, #4]
 800911c:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800911e:	9b01      	ldr	r3, [sp, #4]
 8009120:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 8009124:	6028      	str	r0, [r5, #0]
 8009126:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 800912a:	463d      	mov	r5, r7
 800912c:	e7dd      	b.n	80090ea <__multadd+0x3e>
 800912e:	bf00      	nop

08009130 <__s2b>:
 8009130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009134:	461e      	mov	r6, r3
 8009136:	f648 6339 	movw	r3, #36409	; 0x8e39
 800913a:	f106 0408 	add.w	r4, r6, #8
 800913e:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 8009142:	fb83 5304 	smull	r5, r3, r3, r4
 8009146:	17e4      	asrs	r4, r4, #31
 8009148:	ebc4 0363 	rsb	r3, r4, r3, asr #1
 800914c:	460f      	mov	r7, r1
 800914e:	2100      	movs	r1, #0
 8009150:	2b01      	cmp	r3, #1
 8009152:	4604      	mov	r4, r0
 8009154:	4690      	mov	r8, r2
 8009156:	dd05      	ble.n	8009164 <__s2b+0x34>
 8009158:	2201      	movs	r2, #1
 800915a:	2100      	movs	r1, #0
 800915c:	0052      	lsls	r2, r2, #1
 800915e:	3101      	adds	r1, #1
 8009160:	4293      	cmp	r3, r2
 8009162:	dcfb      	bgt.n	800915c <__s2b+0x2c>
 8009164:	4620      	mov	r0, r4
 8009166:	f7ff ff71 	bl	800904c <_Balloc>
 800916a:	9b08      	ldr	r3, [sp, #32]
 800916c:	6143      	str	r3, [r0, #20]
 800916e:	2301      	movs	r3, #1
 8009170:	f1b8 0f09 	cmp.w	r8, #9
 8009174:	4601      	mov	r1, r0
 8009176:	6103      	str	r3, [r0, #16]
 8009178:	dd23      	ble.n	80091c2 <__s2b+0x92>
 800917a:	f107 0909 	add.w	r9, r7, #9
 800917e:	464d      	mov	r5, r9
 8009180:	4447      	add	r7, r8
 8009182:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009186:	220a      	movs	r2, #10
 8009188:	3b30      	subs	r3, #48	; 0x30
 800918a:	4620      	mov	r0, r4
 800918c:	f7ff ff8e 	bl	80090ac <__multadd>
 8009190:	42bd      	cmp	r5, r7
 8009192:	4601      	mov	r1, r0
 8009194:	d1f5      	bne.n	8009182 <__s2b+0x52>
 8009196:	eb09 0708 	add.w	r7, r9, r8
 800919a:	3f08      	subs	r7, #8
 800919c:	4546      	cmp	r6, r8
 800919e:	dd0d      	ble.n	80091bc <__s2b+0x8c>
 80091a0:	ebc8 0707 	rsb	r7, r8, r7
 80091a4:	f817 3008 	ldrb.w	r3, [r7, r8]
 80091a8:	220a      	movs	r2, #10
 80091aa:	3b30      	subs	r3, #48	; 0x30
 80091ac:	4620      	mov	r0, r4
 80091ae:	f7ff ff7d 	bl	80090ac <__multadd>
 80091b2:	f108 0801 	add.w	r8, r8, #1
 80091b6:	45b0      	cmp	r8, r6
 80091b8:	4601      	mov	r1, r0
 80091ba:	d1f3      	bne.n	80091a4 <__s2b+0x74>
 80091bc:	4608      	mov	r0, r1
 80091be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091c2:	370a      	adds	r7, #10
 80091c4:	f04f 0809 	mov.w	r8, #9
 80091c8:	e7e8      	b.n	800919c <__s2b+0x6c>
 80091ca:	bf00      	nop

080091cc <__hi0bits>:
 80091cc:	4603      	mov	r3, r0
 80091ce:	2000      	movs	r0, #0
 80091d0:	0c1a      	lsrs	r2, r3, #16
 80091d2:	d101      	bne.n	80091d8 <__hi0bits+0xc>
 80091d4:	041b      	lsls	r3, r3, #16
 80091d6:	2010      	movs	r0, #16
 80091d8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80091dc:	d101      	bne.n	80091e2 <__hi0bits+0x16>
 80091de:	3008      	adds	r0, #8
 80091e0:	021b      	lsls	r3, r3, #8
 80091e2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80091e6:	d101      	bne.n	80091ec <__hi0bits+0x20>
 80091e8:	3004      	adds	r0, #4
 80091ea:	011b      	lsls	r3, r3, #4
 80091ec:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80091f0:	d101      	bne.n	80091f6 <__hi0bits+0x2a>
 80091f2:	3002      	adds	r0, #2
 80091f4:	009b      	lsls	r3, r3, #2
 80091f6:	2b00      	cmp	r3, #0
 80091f8:	db02      	blt.n	8009200 <__hi0bits+0x34>
 80091fa:	005b      	lsls	r3, r3, #1
 80091fc:	d401      	bmi.n	8009202 <__hi0bits+0x36>
 80091fe:	2020      	movs	r0, #32
 8009200:	4770      	bx	lr
 8009202:	3001      	adds	r0, #1
 8009204:	4770      	bx	lr
 8009206:	bf00      	nop

08009208 <__lo0bits>:
 8009208:	6803      	ldr	r3, [r0, #0]
 800920a:	4602      	mov	r2, r0
 800920c:	f013 0007 	ands.w	r0, r3, #7
 8009210:	d007      	beq.n	8009222 <__lo0bits+0x1a>
 8009212:	07d9      	lsls	r1, r3, #31
 8009214:	d41f      	bmi.n	8009256 <__lo0bits+0x4e>
 8009216:	0798      	lsls	r0, r3, #30
 8009218:	d41f      	bmi.n	800925a <__lo0bits+0x52>
 800921a:	089b      	lsrs	r3, r3, #2
 800921c:	6013      	str	r3, [r2, #0]
 800921e:	2002      	movs	r0, #2
 8009220:	4770      	bx	lr
 8009222:	b299      	uxth	r1, r3
 8009224:	b909      	cbnz	r1, 800922a <__lo0bits+0x22>
 8009226:	0c1b      	lsrs	r3, r3, #16
 8009228:	2010      	movs	r0, #16
 800922a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800922e:	d101      	bne.n	8009234 <__lo0bits+0x2c>
 8009230:	3008      	adds	r0, #8
 8009232:	0a1b      	lsrs	r3, r3, #8
 8009234:	0719      	lsls	r1, r3, #28
 8009236:	d101      	bne.n	800923c <__lo0bits+0x34>
 8009238:	3004      	adds	r0, #4
 800923a:	091b      	lsrs	r3, r3, #4
 800923c:	0799      	lsls	r1, r3, #30
 800923e:	d101      	bne.n	8009244 <__lo0bits+0x3c>
 8009240:	3002      	adds	r0, #2
 8009242:	089b      	lsrs	r3, r3, #2
 8009244:	07d9      	lsls	r1, r3, #31
 8009246:	d404      	bmi.n	8009252 <__lo0bits+0x4a>
 8009248:	085b      	lsrs	r3, r3, #1
 800924a:	d101      	bne.n	8009250 <__lo0bits+0x48>
 800924c:	2020      	movs	r0, #32
 800924e:	4770      	bx	lr
 8009250:	3001      	adds	r0, #1
 8009252:	6013      	str	r3, [r2, #0]
 8009254:	4770      	bx	lr
 8009256:	2000      	movs	r0, #0
 8009258:	4770      	bx	lr
 800925a:	085b      	lsrs	r3, r3, #1
 800925c:	6013      	str	r3, [r2, #0]
 800925e:	2001      	movs	r0, #1
 8009260:	4770      	bx	lr
 8009262:	bf00      	nop

08009264 <__i2b>:
 8009264:	b510      	push	{r4, lr}
 8009266:	460c      	mov	r4, r1
 8009268:	2101      	movs	r1, #1
 800926a:	f7ff feef 	bl	800904c <_Balloc>
 800926e:	2201      	movs	r2, #1
 8009270:	6144      	str	r4, [r0, #20]
 8009272:	6102      	str	r2, [r0, #16]
 8009274:	bd10      	pop	{r4, pc}
 8009276:	bf00      	nop

08009278 <__multiply>:
 8009278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800927c:	690f      	ldr	r7, [r1, #16]
 800927e:	6916      	ldr	r6, [r2, #16]
 8009280:	42b7      	cmp	r7, r6
 8009282:	b085      	sub	sp, #20
 8009284:	460d      	mov	r5, r1
 8009286:	4692      	mov	sl, r2
 8009288:	da04      	bge.n	8009294 <__multiply+0x1c>
 800928a:	463a      	mov	r2, r7
 800928c:	4655      	mov	r5, sl
 800928e:	4637      	mov	r7, r6
 8009290:	468a      	mov	sl, r1
 8009292:	4616      	mov	r6, r2
 8009294:	68ab      	ldr	r3, [r5, #8]
 8009296:	6869      	ldr	r1, [r5, #4]
 8009298:	19bc      	adds	r4, r7, r6
 800929a:	429c      	cmp	r4, r3
 800929c:	bfc8      	it	gt
 800929e:	3101      	addgt	r1, #1
 80092a0:	f7ff fed4 	bl	800904c <_Balloc>
 80092a4:	1d21      	adds	r1, r4, #4
 80092a6:	eb00 0b81 	add.w	fp, r0, r1, lsl #2
 80092aa:	f100 0914 	add.w	r9, r0, #20
 80092ae:	f10b 0b04 	add.w	fp, fp, #4
 80092b2:	45d9      	cmp	r9, fp
 80092b4:	9000      	str	r0, [sp, #0]
 80092b6:	9101      	str	r1, [sp, #4]
 80092b8:	d205      	bcs.n	80092c6 <__multiply+0x4e>
 80092ba:	464b      	mov	r3, r9
 80092bc:	2200      	movs	r2, #0
 80092be:	f843 2b04 	str.w	r2, [r3], #4
 80092c2:	459b      	cmp	fp, r3
 80092c4:	d8fb      	bhi.n	80092be <__multiply+0x46>
 80092c6:	eb0a 0686 	add.w	r6, sl, r6, lsl #2
 80092ca:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 80092ce:	f10a 0a14 	add.w	sl, sl, #20
 80092d2:	f106 0814 	add.w	r8, r6, #20
 80092d6:	3514      	adds	r5, #20
 80092d8:	3714      	adds	r7, #20
 80092da:	45c2      	cmp	sl, r8
 80092dc:	d24f      	bcs.n	800937e <__multiply+0x106>
 80092de:	f8cd b008 	str.w	fp, [sp, #8]
 80092e2:	9403      	str	r4, [sp, #12]
 80092e4:	46ab      	mov	fp, r5
 80092e6:	f85a 5b04 	ldr.w	r5, [sl], #4
 80092ea:	b2ac      	uxth	r4, r5
 80092ec:	b1e4      	cbz	r4, 8009328 <__multiply+0xb0>
 80092ee:	465a      	mov	r2, fp
 80092f0:	464b      	mov	r3, r9
 80092f2:	2100      	movs	r1, #0
 80092f4:	f852 6b04 	ldr.w	r6, [r2], #4
 80092f8:	681d      	ldr	r5, [r3, #0]
 80092fa:	b2b0      	uxth	r0, r6
 80092fc:	fa11 f185 	uxtah	r1, r1, r5
 8009300:	0c36      	lsrs	r6, r6, #16
 8009302:	0c2d      	lsrs	r5, r5, #16
 8009304:	fb04 1000 	mla	r0, r4, r0, r1
 8009308:	fb04 5106 	mla	r1, r4, r6, r5
 800930c:	eb01 4110 	add.w	r1, r1, r0, lsr #16
 8009310:	b280      	uxth	r0, r0
 8009312:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8009316:	0c09      	lsrs	r1, r1, #16
 8009318:	4297      	cmp	r7, r2
 800931a:	461d      	mov	r5, r3
 800931c:	f843 0b04 	str.w	r0, [r3], #4
 8009320:	d8e8      	bhi.n	80092f4 <__multiply+0x7c>
 8009322:	6069      	str	r1, [r5, #4]
 8009324:	f85a 5c04 	ldr.w	r5, [sl, #-4]
 8009328:	0c2d      	lsrs	r5, r5, #16
 800932a:	d021      	beq.n	8009370 <__multiply+0xf8>
 800932c:	f8d9 6000 	ldr.w	r6, [r9]
 8009330:	465b      	mov	r3, fp
 8009332:	4630      	mov	r0, r6
 8009334:	4649      	mov	r1, r9
 8009336:	f04f 0c00 	mov.w	ip, #0
 800933a:	e000      	b.n	800933e <__multiply+0xc6>
 800933c:	4611      	mov	r1, r2
 800933e:	881a      	ldrh	r2, [r3, #0]
 8009340:	eb0c 4c10 	add.w	ip, ip, r0, lsr #16
 8009344:	fb05 cc02 	mla	ip, r5, r2, ip
 8009348:	b2b6      	uxth	r6, r6
 800934a:	460a      	mov	r2, r1
 800934c:	ea46 460c 	orr.w	r6, r6, ip, lsl #16
 8009350:	f842 6b04 	str.w	r6, [r2], #4
 8009354:	f853 6b04 	ldr.w	r6, [r3], #4
 8009358:	6848      	ldr	r0, [r1, #4]
 800935a:	0c36      	lsrs	r6, r6, #16
 800935c:	b284      	uxth	r4, r0
 800935e:	fb05 4606 	mla	r6, r5, r6, r4
 8009362:	eb06 461c 	add.w	r6, r6, ip, lsr #16
 8009366:	429f      	cmp	r7, r3
 8009368:	ea4f 4c16 	mov.w	ip, r6, lsr #16
 800936c:	d8e6      	bhi.n	800933c <__multiply+0xc4>
 800936e:	604e      	str	r6, [r1, #4]
 8009370:	45d0      	cmp	r8, sl
 8009372:	f109 0904 	add.w	r9, r9, #4
 8009376:	d8b6      	bhi.n	80092e6 <__multiply+0x6e>
 8009378:	f8dd b008 	ldr.w	fp, [sp, #8]
 800937c:	9c03      	ldr	r4, [sp, #12]
 800937e:	2c00      	cmp	r4, #0
 8009380:	dd0c      	ble.n	800939c <__multiply+0x124>
 8009382:	e89d 0006 	ldmia.w	sp, {r1, r2}
 8009386:	f851 3022 	ldr.w	r3, [r1, r2, lsl #2]
 800938a:	b93b      	cbnz	r3, 800939c <__multiply+0x124>
 800938c:	f1ab 0b04 	sub.w	fp, fp, #4
 8009390:	e002      	b.n	8009398 <__multiply+0x120>
 8009392:	f85b 3d04 	ldr.w	r3, [fp, #-4]!
 8009396:	b90b      	cbnz	r3, 800939c <__multiply+0x124>
 8009398:	3c01      	subs	r4, #1
 800939a:	d1fa      	bne.n	8009392 <__multiply+0x11a>
 800939c:	9a00      	ldr	r2, [sp, #0]
 800939e:	6114      	str	r4, [r2, #16]
 80093a0:	4610      	mov	r0, r2
 80093a2:	b005      	add	sp, #20
 80093a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080093a8 <__pow5mult>:
 80093a8:	f012 0303 	ands.w	r3, r2, #3
 80093ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80093b0:	4615      	mov	r5, r2
 80093b2:	4604      	mov	r4, r0
 80093b4:	4688      	mov	r8, r1
 80093b6:	d12d      	bne.n	8009414 <__pow5mult+0x6c>
 80093b8:	10ad      	asrs	r5, r5, #2
 80093ba:	d01d      	beq.n	80093f8 <__pow5mult+0x50>
 80093bc:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 80093be:	b92f      	cbnz	r7, 80093cc <__pow5mult+0x24>
 80093c0:	e031      	b.n	8009426 <__pow5mult+0x7e>
 80093c2:	106d      	asrs	r5, r5, #1
 80093c4:	d018      	beq.n	80093f8 <__pow5mult+0x50>
 80093c6:	683e      	ldr	r6, [r7, #0]
 80093c8:	b1ce      	cbz	r6, 80093fe <__pow5mult+0x56>
 80093ca:	4637      	mov	r7, r6
 80093cc:	07e8      	lsls	r0, r5, #31
 80093ce:	d5f8      	bpl.n	80093c2 <__pow5mult+0x1a>
 80093d0:	4641      	mov	r1, r8
 80093d2:	463a      	mov	r2, r7
 80093d4:	4620      	mov	r0, r4
 80093d6:	f7ff ff4f 	bl	8009278 <__multiply>
 80093da:	f1b8 0f00 	cmp.w	r8, #0
 80093de:	d017      	beq.n	8009410 <__pow5mult+0x68>
 80093e0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 80093e4:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80093e6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80093ea:	106d      	asrs	r5, r5, #1
 80093ec:	f8c8 1000 	str.w	r1, [r8]
 80093f0:	f843 8022 	str.w	r8, [r3, r2, lsl #2]
 80093f4:	4680      	mov	r8, r0
 80093f6:	d1e6      	bne.n	80093c6 <__pow5mult+0x1e>
 80093f8:	4640      	mov	r0, r8
 80093fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093fe:	4639      	mov	r1, r7
 8009400:	463a      	mov	r2, r7
 8009402:	4620      	mov	r0, r4
 8009404:	f7ff ff38 	bl	8009278 <__multiply>
 8009408:	6038      	str	r0, [r7, #0]
 800940a:	6006      	str	r6, [r0, #0]
 800940c:	4607      	mov	r7, r0
 800940e:	e7dd      	b.n	80093cc <__pow5mult+0x24>
 8009410:	4680      	mov	r8, r0
 8009412:	e7d6      	b.n	80093c2 <__pow5mult+0x1a>
 8009414:	1e5e      	subs	r6, r3, #1
 8009416:	4a09      	ldr	r2, [pc, #36]	; (800943c <__pow5mult+0x94>)
 8009418:	2300      	movs	r3, #0
 800941a:	f852 2026 	ldr.w	r2, [r2, r6, lsl #2]
 800941e:	f7ff fe45 	bl	80090ac <__multadd>
 8009422:	4680      	mov	r8, r0
 8009424:	e7c8      	b.n	80093b8 <__pow5mult+0x10>
 8009426:	4620      	mov	r0, r4
 8009428:	f240 2171 	movw	r1, #625	; 0x271
 800942c:	f7ff ff1a 	bl	8009264 <__i2b>
 8009430:	2300      	movs	r3, #0
 8009432:	64a0      	str	r0, [r4, #72]	; 0x48
 8009434:	4607      	mov	r7, r0
 8009436:	6003      	str	r3, [r0, #0]
 8009438:	e7c8      	b.n	80093cc <__pow5mult+0x24>
 800943a:	bf00      	nop
 800943c:	0800b5d8 	.word	0x0800b5d8

08009440 <__lshift>:
 8009440:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009444:	4691      	mov	r9, r2
 8009446:	690a      	ldr	r2, [r1, #16]
 8009448:	688b      	ldr	r3, [r1, #8]
 800944a:	ea4f 1769 	mov.w	r7, r9, asr #5
 800944e:	eb07 0b02 	add.w	fp, r7, r2
 8009452:	f10b 0501 	add.w	r5, fp, #1
 8009456:	429d      	cmp	r5, r3
 8009458:	460c      	mov	r4, r1
 800945a:	4606      	mov	r6, r0
 800945c:	6849      	ldr	r1, [r1, #4]
 800945e:	dd03      	ble.n	8009468 <__lshift+0x28>
 8009460:	005b      	lsls	r3, r3, #1
 8009462:	3101      	adds	r1, #1
 8009464:	429d      	cmp	r5, r3
 8009466:	dcfb      	bgt.n	8009460 <__lshift+0x20>
 8009468:	4630      	mov	r0, r6
 800946a:	f7ff fdef 	bl	800904c <_Balloc>
 800946e:	2f00      	cmp	r7, #0
 8009470:	f100 0314 	add.w	r3, r0, #20
 8009474:	dd09      	ble.n	800948a <__lshift+0x4a>
 8009476:	2200      	movs	r2, #0
 8009478:	4611      	mov	r1, r2
 800947a:	3201      	adds	r2, #1
 800947c:	42ba      	cmp	r2, r7
 800947e:	f843 1b04 	str.w	r1, [r3], #4
 8009482:	d1fa      	bne.n	800947a <__lshift+0x3a>
 8009484:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 8009488:	3314      	adds	r3, #20
 800948a:	6922      	ldr	r2, [r4, #16]
 800948c:	f019 091f 	ands.w	r9, r9, #31
 8009490:	eb04 0c82 	add.w	ip, r4, r2, lsl #2
 8009494:	f104 0114 	add.w	r1, r4, #20
 8009498:	f10c 0c14 	add.w	ip, ip, #20
 800949c:	d022      	beq.n	80094e4 <__lshift+0xa4>
 800949e:	f1c9 0a20 	rsb	sl, r9, #32
 80094a2:	2200      	movs	r2, #0
 80094a4:	e000      	b.n	80094a8 <__lshift+0x68>
 80094a6:	463b      	mov	r3, r7
 80094a8:	f8d1 8000 	ldr.w	r8, [r1]
 80094ac:	461f      	mov	r7, r3
 80094ae:	fa08 f809 	lsl.w	r8, r8, r9
 80094b2:	ea48 0202 	orr.w	r2, r8, r2
 80094b6:	f847 2b04 	str.w	r2, [r7], #4
 80094ba:	f851 2b04 	ldr.w	r2, [r1], #4
 80094be:	458c      	cmp	ip, r1
 80094c0:	fa22 f20a 	lsr.w	r2, r2, sl
 80094c4:	d8ef      	bhi.n	80094a6 <__lshift+0x66>
 80094c6:	605a      	str	r2, [r3, #4]
 80094c8:	b10a      	cbz	r2, 80094ce <__lshift+0x8e>
 80094ca:	f10b 0502 	add.w	r5, fp, #2
 80094ce:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80094d0:	6862      	ldr	r2, [r4, #4]
 80094d2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80094d6:	3d01      	subs	r5, #1
 80094d8:	6105      	str	r5, [r0, #16]
 80094da:	6021      	str	r1, [r4, #0]
 80094dc:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80094e0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094e4:	f851 2b04 	ldr.w	r2, [r1], #4
 80094e8:	458c      	cmp	ip, r1
 80094ea:	f843 2b04 	str.w	r2, [r3], #4
 80094ee:	d9ee      	bls.n	80094ce <__lshift+0x8e>
 80094f0:	f851 2b04 	ldr.w	r2, [r1], #4
 80094f4:	458c      	cmp	ip, r1
 80094f6:	f843 2b04 	str.w	r2, [r3], #4
 80094fa:	d8f3      	bhi.n	80094e4 <__lshift+0xa4>
 80094fc:	e7e7      	b.n	80094ce <__lshift+0x8e>
 80094fe:	bf00      	nop

08009500 <__mcmp>:
 8009500:	4603      	mov	r3, r0
 8009502:	690a      	ldr	r2, [r1, #16]
 8009504:	6900      	ldr	r0, [r0, #16]
 8009506:	1a80      	subs	r0, r0, r2
 8009508:	b430      	push	{r4, r5}
 800950a:	d111      	bne.n	8009530 <__mcmp+0x30>
 800950c:	3204      	adds	r2, #4
 800950e:	0094      	lsls	r4, r2, #2
 8009510:	191a      	adds	r2, r3, r4
 8009512:	1909      	adds	r1, r1, r4
 8009514:	3314      	adds	r3, #20
 8009516:	3204      	adds	r2, #4
 8009518:	3104      	adds	r1, #4
 800951a:	f852 5c04 	ldr.w	r5, [r2, #-4]
 800951e:	f851 4c04 	ldr.w	r4, [r1, #-4]
 8009522:	3a04      	subs	r2, #4
 8009524:	42a5      	cmp	r5, r4
 8009526:	f1a1 0104 	sub.w	r1, r1, #4
 800952a:	d103      	bne.n	8009534 <__mcmp+0x34>
 800952c:	4293      	cmp	r3, r2
 800952e:	d3f4      	bcc.n	800951a <__mcmp+0x1a>
 8009530:	bc30      	pop	{r4, r5}
 8009532:	4770      	bx	lr
 8009534:	bf38      	it	cc
 8009536:	f04f 30ff 	movcc.w	r0, #4294967295	; 0xffffffff
 800953a:	d3f9      	bcc.n	8009530 <__mcmp+0x30>
 800953c:	2001      	movs	r0, #1
 800953e:	e7f7      	b.n	8009530 <__mcmp+0x30>

08009540 <__mdiff>:
 8009540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009544:	460c      	mov	r4, r1
 8009546:	4606      	mov	r6, r0
 8009548:	4611      	mov	r1, r2
 800954a:	4620      	mov	r0, r4
 800954c:	4615      	mov	r5, r2
 800954e:	f7ff ffd7 	bl	8009500 <__mcmp>
 8009552:	1e07      	subs	r7, r0, #0
 8009554:	d058      	beq.n	8009608 <__mdiff+0xc8>
 8009556:	db52      	blt.n	80095fe <__mdiff+0xbe>
 8009558:	2700      	movs	r7, #0
 800955a:	4630      	mov	r0, r6
 800955c:	6861      	ldr	r1, [r4, #4]
 800955e:	f7ff fd75 	bl	800904c <_Balloc>
 8009562:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8009566:	692b      	ldr	r3, [r5, #16]
 8009568:	60c7      	str	r7, [r0, #12]
 800956a:	eb05 0883 	add.w	r8, r5, r3, lsl #2
 800956e:	eb04 078c 	add.w	r7, r4, ip, lsl #2
 8009572:	3714      	adds	r7, #20
 8009574:	f108 0814 	add.w	r8, r8, #20
 8009578:	3414      	adds	r4, #20
 800957a:	3514      	adds	r5, #20
 800957c:	f100 0914 	add.w	r9, r0, #20
 8009580:	2600      	movs	r6, #0
 8009582:	f854 3b04 	ldr.w	r3, [r4], #4
 8009586:	f855 2b04 	ldr.w	r2, [r5], #4
 800958a:	fa16 f183 	uxtah	r1, r6, r3
 800958e:	fa1f fa82 	uxth.w	sl, r2
 8009592:	0c12      	lsrs	r2, r2, #16
 8009594:	ebc2 4613 	rsb	r6, r2, r3, lsr #16
 8009598:	ebca 0101 	rsb	r1, sl, r1
 800959c:	eb06 4621 	add.w	r6, r6, r1, asr #16
 80095a0:	464b      	mov	r3, r9
 80095a2:	b289      	uxth	r1, r1
 80095a4:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 80095a8:	f843 1b04 	str.w	r1, [r3], #4
 80095ac:	1436      	asrs	r6, r6, #16
 80095ae:	45a8      	cmp	r8, r5
 80095b0:	4622      	mov	r2, r4
 80095b2:	4699      	mov	r9, r3
 80095b4:	d8e5      	bhi.n	8009582 <__mdiff+0x42>
 80095b6:	42a7      	cmp	r7, r4
 80095b8:	4698      	mov	r8, r3
 80095ba:	d914      	bls.n	80095e6 <__mdiff+0xa6>
 80095bc:	f852 5b04 	ldr.w	r5, [r2], #4
 80095c0:	fa16 f685 	uxtah	r6, r6, r5
 80095c4:	0c2d      	lsrs	r5, r5, #16
 80095c6:	eb05 4526 	add.w	r5, r5, r6, asr #16
 80095ca:	b2b6      	uxth	r6, r6
 80095cc:	ea46 4105 	orr.w	r1, r6, r5, lsl #16
 80095d0:	142e      	asrs	r6, r5, #16
 80095d2:	4297      	cmp	r7, r2
 80095d4:	f843 1b04 	str.w	r1, [r3], #4
 80095d8:	d8f0      	bhi.n	80095bc <__mdiff+0x7c>
 80095da:	43e3      	mvns	r3, r4
 80095dc:	19db      	adds	r3, r3, r7
 80095de:	f023 0303 	bic.w	r3, r3, #3
 80095e2:	3304      	adds	r3, #4
 80095e4:	4443      	add	r3, r8
 80095e6:	b931      	cbnz	r1, 80095f6 <__mdiff+0xb6>
 80095e8:	3b04      	subs	r3, #4
 80095ea:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80095ee:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80095f2:	2a00      	cmp	r2, #0
 80095f4:	d0f9      	beq.n	80095ea <__mdiff+0xaa>
 80095f6:	f8c0 c010 	str.w	ip, [r0, #16]
 80095fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095fe:	4623      	mov	r3, r4
 8009600:	2701      	movs	r7, #1
 8009602:	462c      	mov	r4, r5
 8009604:	461d      	mov	r5, r3
 8009606:	e7a8      	b.n	800955a <__mdiff+0x1a>
 8009608:	4630      	mov	r0, r6
 800960a:	4639      	mov	r1, r7
 800960c:	f7ff fd1e 	bl	800904c <_Balloc>
 8009610:	2301      	movs	r3, #1
 8009612:	6103      	str	r3, [r0, #16]
 8009614:	6147      	str	r7, [r0, #20]
 8009616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800961a:	bf00      	nop

0800961c <__ulp>:
 800961c:	2300      	movs	r3, #0
 800961e:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8009622:	400b      	ands	r3, r1
 8009624:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8009628:	2b00      	cmp	r3, #0
 800962a:	dd02      	ble.n	8009632 <__ulp+0x16>
 800962c:	4619      	mov	r1, r3
 800962e:	2000      	movs	r0, #0
 8009630:	4770      	bx	lr
 8009632:	425b      	negs	r3, r3
 8009634:	151b      	asrs	r3, r3, #20
 8009636:	2100      	movs	r1, #0
 8009638:	2b13      	cmp	r3, #19
 800963a:	dd0b      	ble.n	8009654 <__ulp+0x38>
 800963c:	2b32      	cmp	r3, #50	; 0x32
 800963e:	dd02      	ble.n	8009646 <__ulp+0x2a>
 8009640:	2301      	movs	r3, #1
 8009642:	4618      	mov	r0, r3
 8009644:	4770      	bx	lr
 8009646:	2201      	movs	r2, #1
 8009648:	f1c3 0333 	rsb	r3, r3, #51	; 0x33
 800964c:	fa12 f303 	lsls.w	r3, r2, r3
 8009650:	4618      	mov	r0, r3
 8009652:	4770      	bx	lr
 8009654:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8009658:	fa52 f103 	asrs.w	r1, r2, r3
 800965c:	2000      	movs	r0, #0
 800965e:	4770      	bx	lr

08009660 <__b2d>:
 8009660:	6902      	ldr	r2, [r0, #16]
 8009662:	3204      	adds	r2, #4
 8009664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009666:	f850 5022 	ldr.w	r5, [r0, r2, lsl #2]
 800966a:	4603      	mov	r3, r0
 800966c:	eb00 0482 	add.w	r4, r0, r2, lsl #2
 8009670:	4628      	mov	r0, r5
 8009672:	460f      	mov	r7, r1
 8009674:	f103 0614 	add.w	r6, r3, #20
 8009678:	f7ff fda8 	bl	80091cc <__hi0bits>
 800967c:	f1c0 0320 	rsb	r3, r0, #32
 8009680:	280a      	cmp	r0, #10
 8009682:	603b      	str	r3, [r7, #0]
 8009684:	4623      	mov	r3, r4
 8009686:	dc14      	bgt.n	80096b2 <__b2d+0x52>
 8009688:	f1c0 010b 	rsb	r1, r0, #11
 800968c:	fa35 f701 	lsrs.w	r7, r5, r1
 8009690:	f047 577f 	orr.w	r7, r7, #1069547520	; 0x3fc00000
 8009694:	42a6      	cmp	r6, r4
 8009696:	f447 1340 	orr.w	r3, r7, #3145728	; 0x300000
 800969a:	d22e      	bcs.n	80096fa <__b2d+0x9a>
 800969c:	f854 4c04 	ldr.w	r4, [r4, #-4]
 80096a0:	fa34 f101 	lsrs.w	r1, r4, r1
 80096a4:	3015      	adds	r0, #21
 80096a6:	4085      	lsls	r5, r0
 80096a8:	ea41 0205 	orr.w	r2, r1, r5
 80096ac:	4610      	mov	r0, r2
 80096ae:	4619      	mov	r1, r3
 80096b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096b2:	2100      	movs	r1, #0
 80096b4:	42a6      	cmp	r6, r4
 80096b6:	d202      	bcs.n	80096be <__b2d+0x5e>
 80096b8:	f853 1c04 	ldr.w	r1, [r3, #-4]
 80096bc:	3c04      	subs	r4, #4
 80096be:	f1b0 070b 	subs.w	r7, r0, #11
 80096c2:	bf02      	ittt	eq
 80096c4:	f045 557f 	orreq.w	r5, r5, #1069547520	; 0x3fc00000
 80096c8:	f445 1340 	orreq.w	r3, r5, #3145728	; 0x300000
 80096cc:	460a      	moveq	r2, r1
 80096ce:	d0ed      	beq.n	80096ac <__b2d+0x4c>
 80096d0:	40bd      	lsls	r5, r7
 80096d2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 80096d6:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 80096da:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80096de:	fa21 fc00 	lsr.w	ip, r1, r0
 80096e2:	42b4      	cmp	r4, r6
 80096e4:	ea45 030c 	orr.w	r3, r5, ip
 80096e8:	d909      	bls.n	80096fe <__b2d+0x9e>
 80096ea:	f854 4c04 	ldr.w	r4, [r4, #-4]
 80096ee:	fa34 f000 	lsrs.w	r0, r4, r0
 80096f2:	40b9      	lsls	r1, r7
 80096f4:	ea40 0201 	orr.w	r2, r0, r1
 80096f8:	e7d8      	b.n	80096ac <__b2d+0x4c>
 80096fa:	2100      	movs	r1, #0
 80096fc:	e7d2      	b.n	80096a4 <__b2d+0x44>
 80096fe:	2000      	movs	r0, #0
 8009700:	e7f7      	b.n	80096f2 <__b2d+0x92>
 8009702:	bf00      	nop

08009704 <__d2b>:
 8009704:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009708:	b083      	sub	sp, #12
 800970a:	2101      	movs	r1, #1
 800970c:	461d      	mov	r5, r3
 800970e:	4614      	mov	r4, r2
 8009710:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8009712:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009714:	f7ff fc9a 	bl	800904c <_Balloc>
 8009718:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
 800971c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8009720:	f3c5 590a 	ubfx	r9, r5, #20, #11
 8009724:	4680      	mov	r8, r0
 8009726:	9301      	str	r3, [sp, #4]
 8009728:	f1b9 0f00 	cmp.w	r9, #0
 800972c:	d002      	beq.n	8009734 <__d2b+0x30>
 800972e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009732:	9301      	str	r3, [sp, #4]
 8009734:	2c00      	cmp	r4, #0
 8009736:	d025      	beq.n	8009784 <__d2b+0x80>
 8009738:	a802      	add	r0, sp, #8
 800973a:	f840 4d08 	str.w	r4, [r0, #-8]!
 800973e:	4668      	mov	r0, sp
 8009740:	f7ff fd62 	bl	8009208 <__lo0bits>
 8009744:	9b01      	ldr	r3, [sp, #4]
 8009746:	2800      	cmp	r0, #0
 8009748:	d132      	bne.n	80097b0 <__d2b+0xac>
 800974a:	9a00      	ldr	r2, [sp, #0]
 800974c:	f8c8 2014 	str.w	r2, [r8, #20]
 8009750:	2b00      	cmp	r3, #0
 8009752:	bf0c      	ite	eq
 8009754:	2401      	moveq	r4, #1
 8009756:	2402      	movne	r4, #2
 8009758:	f8c8 3018 	str.w	r3, [r8, #24]
 800975c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009760:	f1b9 0f00 	cmp.w	r9, #0
 8009764:	d11b      	bne.n	800979e <__d2b+0x9a>
 8009766:	eb08 0284 	add.w	r2, r8, r4, lsl #2
 800976a:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800976e:	6910      	ldr	r0, [r2, #16]
 8009770:	603b      	str	r3, [r7, #0]
 8009772:	f7ff fd2b 	bl	80091cc <__hi0bits>
 8009776:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
 800977a:	6030      	str	r0, [r6, #0]
 800977c:	4640      	mov	r0, r8
 800977e:	b003      	add	sp, #12
 8009780:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009784:	a801      	add	r0, sp, #4
 8009786:	f7ff fd3f 	bl	8009208 <__lo0bits>
 800978a:	9b01      	ldr	r3, [sp, #4]
 800978c:	2401      	movs	r4, #1
 800978e:	f8c8 3014 	str.w	r3, [r8, #20]
 8009792:	f8c8 4010 	str.w	r4, [r8, #16]
 8009796:	3020      	adds	r0, #32
 8009798:	f1b9 0f00 	cmp.w	r9, #0
 800979c:	d0e3      	beq.n	8009766 <__d2b+0x62>
 800979e:	f2a9 4933 	subw	r9, r9, #1075	; 0x433
 80097a2:	eb09 0300 	add.w	r3, r9, r0
 80097a6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80097aa:	603b      	str	r3, [r7, #0]
 80097ac:	6030      	str	r0, [r6, #0]
 80097ae:	e7e5      	b.n	800977c <__d2b+0x78>
 80097b0:	f1c0 0220 	rsb	r2, r0, #32
 80097b4:	9900      	ldr	r1, [sp, #0]
 80097b6:	fa13 f202 	lsls.w	r2, r3, r2
 80097ba:	430a      	orrs	r2, r1
 80097bc:	40c3      	lsrs	r3, r0
 80097be:	f8c8 2014 	str.w	r2, [r8, #20]
 80097c2:	9301      	str	r3, [sp, #4]
 80097c4:	e7c4      	b.n	8009750 <__d2b+0x4c>
 80097c6:	bf00      	nop

080097c8 <__ratio>:
 80097c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097cc:	b083      	sub	sp, #12
 80097ce:	460d      	mov	r5, r1
 80097d0:	4669      	mov	r1, sp
 80097d2:	4604      	mov	r4, r0
 80097d4:	f7ff ff44 	bl	8009660 <__b2d>
 80097d8:	4689      	mov	r9, r1
 80097da:	4680      	mov	r8, r0
 80097dc:	a901      	add	r1, sp, #4
 80097de:	4628      	mov	r0, r5
 80097e0:	f7ff ff3e 	bl	8009660 <__b2d>
 80097e4:	460f      	mov	r7, r1
 80097e6:	e89d 000a 	ldmia.w	sp, {r1, r3}
 80097ea:	692a      	ldr	r2, [r5, #16]
 80097ec:	6924      	ldr	r4, [r4, #16]
 80097ee:	1acb      	subs	r3, r1, r3
 80097f0:	1aa4      	subs	r4, r4, r2
 80097f2:	eb03 1444 	add.w	r4, r3, r4, lsl #5
 80097f6:	2c00      	cmp	r4, #0
 80097f8:	4606      	mov	r6, r0
 80097fa:	464b      	mov	r3, r9
 80097fc:	4639      	mov	r1, r7
 80097fe:	bfcb      	itete	gt
 8009800:	eb09 5304 	addgt.w	r3, r9, r4, lsl #20
 8009804:	eba7 5104 	suble.w	r1, r7, r4, lsl #20
 8009808:	4699      	movgt	r9, r3
 800980a:	460f      	movle	r7, r1
 800980c:	bfcc      	ite	gt
 800980e:	46c0      	nopgt			; (mov r8, r8)
 8009810:	4636      	movle	r6, r6
 8009812:	4640      	mov	r0, r8
 8009814:	4649      	mov	r1, r9
 8009816:	4632      	mov	r2, r6
 8009818:	463b      	mov	r3, r7
 800981a:	f001 fc53 	bl	800b0c4 <__aeabi_ddiv>
 800981e:	b003      	add	sp, #12
 8009820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08009824 <_mprec_log10>:
 8009824:	b510      	push	{r4, lr}
 8009826:	4604      	mov	r4, r0
 8009828:	2100      	movs	r1, #0
 800982a:	2000      	movs	r0, #0
 800982c:	2c17      	cmp	r4, #23
 800982e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8009832:	dd08      	ble.n	8009846 <_mprec_log10+0x22>
 8009834:	2300      	movs	r3, #0
 8009836:	2200      	movs	r2, #0
 8009838:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800983c:	f001 fb18 	bl	800ae70 <__aeabi_dmul>
 8009840:	3c01      	subs	r4, #1
 8009842:	d1f7      	bne.n	8009834 <_mprec_log10+0x10>
 8009844:	bd10      	pop	{r4, pc}
 8009846:	4b03      	ldr	r3, [pc, #12]	; (8009854 <_mprec_log10+0x30>)
 8009848:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800984c:	e9d4 0104 	ldrd	r0, r1, [r4, #16]
 8009850:	bd10      	pop	{r4, pc}
 8009852:	bf00      	nop
 8009854:	0800b5d8 	.word	0x0800b5d8

08009858 <__copybits>:
 8009858:	6913      	ldr	r3, [r2, #16]
 800985a:	3901      	subs	r1, #1
 800985c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009860:	1149      	asrs	r1, r1, #5
 8009862:	b470      	push	{r4, r5, r6}
 8009864:	3314      	adds	r3, #20
 8009866:	f102 0414 	add.w	r4, r2, #20
 800986a:	3101      	adds	r1, #1
 800986c:	429c      	cmp	r4, r3
 800986e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009872:	d20c      	bcs.n	800988e <__copybits+0x36>
 8009874:	4605      	mov	r5, r0
 8009876:	f854 6b04 	ldr.w	r6, [r4], #4
 800987a:	42a3      	cmp	r3, r4
 800987c:	f845 6b04 	str.w	r6, [r5], #4
 8009880:	d8f9      	bhi.n	8009876 <__copybits+0x1e>
 8009882:	1a9b      	subs	r3, r3, r2
 8009884:	3b15      	subs	r3, #21
 8009886:	f023 0303 	bic.w	r3, r3, #3
 800988a:	3304      	adds	r3, #4
 800988c:	18c0      	adds	r0, r0, r3
 800988e:	4281      	cmp	r1, r0
 8009890:	d904      	bls.n	800989c <__copybits+0x44>
 8009892:	2300      	movs	r3, #0
 8009894:	f840 3b04 	str.w	r3, [r0], #4
 8009898:	4281      	cmp	r1, r0
 800989a:	d8fb      	bhi.n	8009894 <__copybits+0x3c>
 800989c:	bc70      	pop	{r4, r5, r6}
 800989e:	4770      	bx	lr

080098a0 <__any_on>:
 80098a0:	6902      	ldr	r2, [r0, #16]
 80098a2:	114b      	asrs	r3, r1, #5
 80098a4:	429a      	cmp	r2, r3
 80098a6:	b410      	push	{r4}
 80098a8:	db01      	blt.n	80098ae <__any_on+0xe>
 80098aa:	461a      	mov	r2, r3
 80098ac:	dc13      	bgt.n	80098d6 <__any_on+0x36>
 80098ae:	3204      	adds	r2, #4
 80098b0:	eb00 0382 	add.w	r3, r0, r2, lsl #2
 80098b4:	f100 0114 	add.w	r1, r0, #20
 80098b8:	1d1c      	adds	r4, r3, #4
 80098ba:	42a1      	cmp	r1, r4
 80098bc:	d218      	bcs.n	80098f0 <__any_on+0x50>
 80098be:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 80098c2:	b92a      	cbnz	r2, 80098d0 <__any_on+0x30>
 80098c4:	4299      	cmp	r1, r3
 80098c6:	d213      	bcs.n	80098f0 <__any_on+0x50>
 80098c8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80098cc:	2a00      	cmp	r2, #0
 80098ce:	d0f9      	beq.n	80098c4 <__any_on+0x24>
 80098d0:	2001      	movs	r0, #1
 80098d2:	bc10      	pop	{r4}
 80098d4:	4770      	bx	lr
 80098d6:	f011 011f 	ands.w	r1, r1, #31
 80098da:	d0e8      	beq.n	80098ae <__any_on+0xe>
 80098dc:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 80098e0:	695b      	ldr	r3, [r3, #20]
 80098e2:	fa33 f401 	lsrs.w	r4, r3, r1
 80098e6:	fa14 f101 	lsls.w	r1, r4, r1
 80098ea:	4299      	cmp	r1, r3
 80098ec:	d1f0      	bne.n	80098d0 <__any_on+0x30>
 80098ee:	e7de      	b.n	80098ae <__any_on+0xe>
 80098f0:	2000      	movs	r0, #0
 80098f2:	e7ee      	b.n	80098d2 <__any_on+0x32>

080098f4 <__fpclassifyd>:
 80098f4:	ea50 0201 	orrs.w	r2, r0, r1
 80098f8:	b410      	push	{r4}
 80098fa:	460b      	mov	r3, r1
 80098fc:	d102      	bne.n	8009904 <__fpclassifyd+0x10>
 80098fe:	2002      	movs	r0, #2
 8009900:	bc10      	pop	{r4}
 8009902:	4770      	bx	lr
 8009904:	f1d0 0101 	rsbs	r1, r0, #1
 8009908:	bf38      	it	cc
 800990a:	2100      	movcc	r1, #0
 800990c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009910:	bf08      	it	eq
 8009912:	2800      	cmpeq	r0, #0
 8009914:	d0f3      	beq.n	80098fe <__fpclassifyd+0xa>
 8009916:	f103 44ff 	add.w	r4, r3, #2139095040	; 0x7f800000
 800991a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800991e:	f504 04e0 	add.w	r4, r4, #7340032	; 0x700000
 8009922:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 8009926:	f5a3 1080 	sub.w	r0, r3, #1048576	; 0x100000
 800992a:	4290      	cmp	r0, r2
 800992c:	bf88      	it	hi
 800992e:	4294      	cmphi	r4, r2
 8009930:	d801      	bhi.n	8009936 <__fpclassifyd+0x42>
 8009932:	2004      	movs	r0, #4
 8009934:	e7e4      	b.n	8009900 <__fpclassifyd+0xc>
 8009936:	f103 4200 	add.w	r2, r3, #2147483648	; 0x80000000
 800993a:	2003      	movs	r0, #3
 800993c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009940:	bf28      	it	cs
 8009942:	f5b2 1f80 	cmpcs.w	r2, #1048576	; 0x100000
 8009946:	d3db      	bcc.n	8009900 <__fpclassifyd+0xc>
 8009948:	2200      	movs	r2, #0
 800994a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 800994e:	f513 1f80 	cmn.w	r3, #1048576	; 0x100000
 8009952:	bf18      	it	ne
 8009954:	4293      	cmpne	r3, r2
 8009956:	bf14      	ite	ne
 8009958:	2300      	movne	r3, #0
 800995a:	2301      	moveq	r3, #1
 800995c:	ea01 0003 	and.w	r0, r1, r3
 8009960:	e7ce      	b.n	8009900 <__fpclassifyd+0xc>
 8009962:	bf00      	nop

08009964 <_sbrk_r>:
 8009964:	b538      	push	{r3, r4, r5, lr}
 8009966:	4c07      	ldr	r4, [pc, #28]	; (8009984 <_sbrk_r+0x20>)
 8009968:	2300      	movs	r3, #0
 800996a:	4605      	mov	r5, r0
 800996c:	4608      	mov	r0, r1
 800996e:	6023      	str	r3, [r4, #0]
 8009970:	f7fc fc08 	bl	8006184 <_sbrk>
 8009974:	1c43      	adds	r3, r0, #1
 8009976:	d000      	beq.n	800997a <_sbrk_r+0x16>
 8009978:	bd38      	pop	{r3, r4, r5, pc}
 800997a:	6823      	ldr	r3, [r4, #0]
 800997c:	2b00      	cmp	r3, #0
 800997e:	d0fb      	beq.n	8009978 <_sbrk_r+0x14>
 8009980:	602b      	str	r3, [r5, #0]
 8009982:	bd38      	pop	{r3, r4, r5, pc}
 8009984:	2000107c 	.word	0x2000107c

08009988 <strcmp>:
 8009988:	ea80 0201 	eor.w	r2, r0, r1
 800998c:	f012 0f03 	tst.w	r2, #3
 8009990:	d13a      	bne.n	8009a08 <strcmp_unaligned>
 8009992:	f010 0203 	ands.w	r2, r0, #3
 8009996:	f020 0003 	bic.w	r0, r0, #3
 800999a:	f021 0103 	bic.w	r1, r1, #3
 800999e:	f850 cb04 	ldr.w	ip, [r0], #4
 80099a2:	bf08      	it	eq
 80099a4:	f851 3b04 	ldreq.w	r3, [r1], #4
 80099a8:	d00d      	beq.n	80099c6 <strcmp+0x3e>
 80099aa:	f082 0203 	eor.w	r2, r2, #3
 80099ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80099b2:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 80099b6:	fa23 f202 	lsr.w	r2, r3, r2
 80099ba:	f851 3b04 	ldr.w	r3, [r1], #4
 80099be:	ea4c 0c02 	orr.w	ip, ip, r2
 80099c2:	ea43 0302 	orr.w	r3, r3, r2
 80099c6:	bf00      	nop
 80099c8:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
 80099cc:	459c      	cmp	ip, r3
 80099ce:	bf01      	itttt	eq
 80099d0:	ea22 020c 	biceq.w	r2, r2, ip
 80099d4:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
 80099d8:	f850 cb04 	ldreq.w	ip, [r0], #4
 80099dc:	f851 3b04 	ldreq.w	r3, [r1], #4
 80099e0:	d0f2      	beq.n	80099c8 <strcmp+0x40>
 80099e2:	ea4f 600c 	mov.w	r0, ip, lsl #24
 80099e6:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
 80099ea:	2801      	cmp	r0, #1
 80099ec:	bf28      	it	cs
 80099ee:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
 80099f2:	bf08      	it	eq
 80099f4:	0a1b      	lsreq	r3, r3, #8
 80099f6:	d0f4      	beq.n	80099e2 <strcmp+0x5a>
 80099f8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 80099fc:	ea4f 6010 	mov.w	r0, r0, lsr #24
 8009a00:	eba0 0003 	sub.w	r0, r0, r3
 8009a04:	4770      	bx	lr
 8009a06:	bf00      	nop

08009a08 <strcmp_unaligned>:
 8009a08:	f010 0f03 	tst.w	r0, #3
 8009a0c:	d00a      	beq.n	8009a24 <strcmp_unaligned+0x1c>
 8009a0e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009a12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a16:	2a01      	cmp	r2, #1
 8009a18:	bf28      	it	cs
 8009a1a:	429a      	cmpcs	r2, r3
 8009a1c:	d0f4      	beq.n	8009a08 <strcmp_unaligned>
 8009a1e:	eba2 0003 	sub.w	r0, r2, r3
 8009a22:	4770      	bx	lr
 8009a24:	f84d 5d04 	str.w	r5, [sp, #-4]!
 8009a28:	f84d 4d04 	str.w	r4, [sp, #-4]!
 8009a2c:	f04f 0201 	mov.w	r2, #1
 8009a30:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
 8009a34:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
 8009a38:	f001 0c03 	and.w	ip, r1, #3
 8009a3c:	f021 0103 	bic.w	r1, r1, #3
 8009a40:	f850 4b04 	ldr.w	r4, [r0], #4
 8009a44:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a48:	f1bc 0f02 	cmp.w	ip, #2
 8009a4c:	d026      	beq.n	8009a9c <strcmp_unaligned+0x94>
 8009a4e:	d84b      	bhi.n	8009ae8 <strcmp_unaligned+0xe0>
 8009a50:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
 8009a54:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
 8009a58:	eba4 0302 	sub.w	r3, r4, r2
 8009a5c:	ea23 0304 	bic.w	r3, r3, r4
 8009a60:	d10d      	bne.n	8009a7e <strcmp_unaligned+0x76>
 8009a62:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8009a66:	bf08      	it	eq
 8009a68:	f851 5b04 	ldreq.w	r5, [r1], #4
 8009a6c:	d10a      	bne.n	8009a84 <strcmp_unaligned+0x7c>
 8009a6e:	ea8c 0c04 	eor.w	ip, ip, r4
 8009a72:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
 8009a76:	d10c      	bne.n	8009a92 <strcmp_unaligned+0x8a>
 8009a78:	f850 4b04 	ldr.w	r4, [r0], #4
 8009a7c:	e7e8      	b.n	8009a50 <strcmp_unaligned+0x48>
 8009a7e:	ea4f 2515 	mov.w	r5, r5, lsr #8
 8009a82:	e05c      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009a84:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
 8009a88:	d152      	bne.n	8009b30 <strcmp_unaligned+0x128>
 8009a8a:	780d      	ldrb	r5, [r1, #0]
 8009a8c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8009a90:	e055      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009a92:	ea4f 6c14 	mov.w	ip, r4, lsr #24
 8009a96:	f005 05ff 	and.w	r5, r5, #255	; 0xff
 8009a9a:	e050      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009a9c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
 8009aa0:	eba4 0302 	sub.w	r3, r4, r2
 8009aa4:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8009aa8:	ea23 0304 	bic.w	r3, r3, r4
 8009aac:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
 8009ab0:	d117      	bne.n	8009ae2 <strcmp_unaligned+0xda>
 8009ab2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8009ab6:	bf08      	it	eq
 8009ab8:	f851 5b04 	ldreq.w	r5, [r1], #4
 8009abc:	d107      	bne.n	8009ace <strcmp_unaligned+0xc6>
 8009abe:	ea8c 0c04 	eor.w	ip, ip, r4
 8009ac2:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
 8009ac6:	d108      	bne.n	8009ada <strcmp_unaligned+0xd2>
 8009ac8:	f850 4b04 	ldr.w	r4, [r0], #4
 8009acc:	e7e6      	b.n	8009a9c <strcmp_unaligned+0x94>
 8009ace:	041b      	lsls	r3, r3, #16
 8009ad0:	d12e      	bne.n	8009b30 <strcmp_unaligned+0x128>
 8009ad2:	880d      	ldrh	r5, [r1, #0]
 8009ad4:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009ad8:	e031      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009ada:	ea4f 4505 	mov.w	r5, r5, lsl #16
 8009ade:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8009ae2:	ea4f 4515 	mov.w	r5, r5, lsr #16
 8009ae6:	e02a      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009ae8:	f004 0cff 	and.w	ip, r4, #255	; 0xff
 8009aec:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
 8009af0:	eba4 0302 	sub.w	r3, r4, r2
 8009af4:	ea23 0304 	bic.w	r3, r3, r4
 8009af8:	d10d      	bne.n	8009b16 <strcmp_unaligned+0x10e>
 8009afa:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
 8009afe:	bf08      	it	eq
 8009b00:	f851 5b04 	ldreq.w	r5, [r1], #4
 8009b04:	d10a      	bne.n	8009b1c <strcmp_unaligned+0x114>
 8009b06:	ea8c 0c04 	eor.w	ip, ip, r4
 8009b0a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
 8009b0e:	d10a      	bne.n	8009b26 <strcmp_unaligned+0x11e>
 8009b10:	f850 4b04 	ldr.w	r4, [r0], #4
 8009b14:	e7e8      	b.n	8009ae8 <strcmp_unaligned+0xe0>
 8009b16:	ea4f 6515 	mov.w	r5, r5, lsr #24
 8009b1a:	e010      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009b1c:	f014 0fff 	tst.w	r4, #255	; 0xff
 8009b20:	d006      	beq.n	8009b30 <strcmp_unaligned+0x128>
 8009b22:	f851 5b04 	ldr.w	r5, [r1], #4
 8009b26:	ea4f 2c14 	mov.w	ip, r4, lsr #8
 8009b2a:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
 8009b2e:	e006      	b.n	8009b3e <strcmp_unaligned+0x136>
 8009b30:	f04f 0000 	mov.w	r0, #0
 8009b34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b38:	f85d 5b04 	ldr.w	r5, [sp], #4
 8009b3c:	4770      	bx	lr
 8009b3e:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
 8009b42:	f005 00ff 	and.w	r0, r5, #255	; 0xff
 8009b46:	2801      	cmp	r0, #1
 8009b48:	bf28      	it	cs
 8009b4a:	4290      	cmpcs	r0, r2
 8009b4c:	bf04      	itt	eq
 8009b4e:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
 8009b52:	0a2d      	lsreq	r5, r5, #8
 8009b54:	d0f3      	beq.n	8009b3e <strcmp_unaligned+0x136>
 8009b56:	eba2 0000 	sub.w	r0, r2, r0
 8009b5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b5e:	f85d 5b04 	ldr.w	r5, [sp], #4
 8009b62:	4770      	bx	lr

08009b64 <strlen>:
 8009b64:	f020 0103 	bic.w	r1, r0, #3
 8009b68:	f010 0003 	ands.w	r0, r0, #3
 8009b6c:	f1c0 0000 	rsb	r0, r0, #0
 8009b70:	f851 3b04 	ldr.w	r3, [r1], #4
 8009b74:	f100 0c04 	add.w	ip, r0, #4
 8009b78:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 8009b7c:	f06f 0200 	mvn.w	r2, #0
 8009b80:	bf1c      	itt	ne
 8009b82:	fa22 f20c 	lsrne.w	r2, r2, ip
 8009b86:	4313      	orrne	r3, r2
 8009b88:	f04f 0c01 	mov.w	ip, #1
 8009b8c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8009b90:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8009b94:	eba3 020c 	sub.w	r2, r3, ip
 8009b98:	ea22 0203 	bic.w	r2, r2, r3
 8009b9c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8009ba0:	bf04      	itt	eq
 8009ba2:	f851 3b04 	ldreq.w	r3, [r1], #4
 8009ba6:	3004      	addeq	r0, #4
 8009ba8:	d0f4      	beq.n	8009b94 <strlen+0x30>
 8009baa:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009bae:	bf1f      	itttt	ne
 8009bb0:	3001      	addne	r0, #1
 8009bb2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8009bb6:	3001      	addne	r0, #1
 8009bb8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 8009bbc:	bf18      	it	ne
 8009bbe:	3001      	addne	r0, #1
 8009bc0:	4770      	bx	lr
 8009bc2:	bf00      	nop

08009bc4 <__ssprint_r>:
 8009bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bc8:	b083      	sub	sp, #12
 8009bca:	4691      	mov	r9, r2
 8009bcc:	9001      	str	r0, [sp, #4]
 8009bce:	6890      	ldr	r0, [r2, #8]
 8009bd0:	6817      	ldr	r7, [r2, #0]
 8009bd2:	460d      	mov	r5, r1
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	d072      	beq.n	8009cbe <__ssprint_r+0xfa>
 8009bd8:	f04f 0a00 	mov.w	sl, #0
 8009bdc:	6808      	ldr	r0, [r1, #0]
 8009bde:	688b      	ldr	r3, [r1, #8]
 8009be0:	4654      	mov	r4, sl
 8009be2:	2c00      	cmp	r4, #0
 8009be4:	d048      	beq.n	8009c78 <__ssprint_r+0xb4>
 8009be6:	429c      	cmp	r4, r3
 8009be8:	461e      	mov	r6, r3
 8009bea:	4698      	mov	r8, r3
 8009bec:	bf3c      	itt	cc
 8009bee:	4626      	movcc	r6, r4
 8009bf0:	46a0      	movcc	r8, r4
 8009bf2:	d331      	bcc.n	8009c58 <__ssprint_r+0x94>
 8009bf4:	89ab      	ldrh	r3, [r5, #12]
 8009bf6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009bfa:	d02d      	beq.n	8009c58 <__ssprint_r+0x94>
 8009bfc:	696e      	ldr	r6, [r5, #20]
 8009bfe:	6929      	ldr	r1, [r5, #16]
 8009c00:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 8009c04:	ebc1 0800 	rsb	r8, r1, r0
 8009c08:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 8009c0c:	1c60      	adds	r0, r4, #1
 8009c0e:	1076      	asrs	r6, r6, #1
 8009c10:	4440      	add	r0, r8
 8009c12:	4286      	cmp	r6, r0
 8009c14:	4632      	mov	r2, r6
 8009c16:	bf3c      	itt	cc
 8009c18:	4606      	movcc	r6, r0
 8009c1a:	4632      	movcc	r2, r6
 8009c1c:	055b      	lsls	r3, r3, #21
 8009c1e:	9801      	ldr	r0, [sp, #4]
 8009c20:	d52f      	bpl.n	8009c82 <__ssprint_r+0xbe>
 8009c22:	4611      	mov	r1, r2
 8009c24:	f7fe fed8 	bl	80089d8 <_malloc_r>
 8009c28:	4683      	mov	fp, r0
 8009c2a:	2800      	cmp	r0, #0
 8009c2c:	d032      	beq.n	8009c94 <__ssprint_r+0xd0>
 8009c2e:	6929      	ldr	r1, [r5, #16]
 8009c30:	4642      	mov	r2, r8
 8009c32:	f7ff f9c3 	bl	8008fbc <memcpy>
 8009c36:	89ab      	ldrh	r3, [r5, #12]
 8009c38:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c3c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c40:	81ab      	strh	r3, [r5, #12]
 8009c42:	ebc8 0306 	rsb	r3, r8, r6
 8009c46:	eb0b 0008 	add.w	r0, fp, r8
 8009c4a:	616e      	str	r6, [r5, #20]
 8009c4c:	f8c5 b010 	str.w	fp, [r5, #16]
 8009c50:	6028      	str	r0, [r5, #0]
 8009c52:	4626      	mov	r6, r4
 8009c54:	60ab      	str	r3, [r5, #8]
 8009c56:	46a0      	mov	r8, r4
 8009c58:	4642      	mov	r2, r8
 8009c5a:	4651      	mov	r1, sl
 8009c5c:	f000 fcb8 	bl	800a5d0 <memmove>
 8009c60:	f8d9 2008 	ldr.w	r2, [r9, #8]
 8009c64:	68ab      	ldr	r3, [r5, #8]
 8009c66:	6828      	ldr	r0, [r5, #0]
 8009c68:	1b9b      	subs	r3, r3, r6
 8009c6a:	4440      	add	r0, r8
 8009c6c:	1b14      	subs	r4, r2, r4
 8009c6e:	60ab      	str	r3, [r5, #8]
 8009c70:	6028      	str	r0, [r5, #0]
 8009c72:	f8c9 4008 	str.w	r4, [r9, #8]
 8009c76:	b1e4      	cbz	r4, 8009cb2 <__ssprint_r+0xee>
 8009c78:	f8d7 a000 	ldr.w	sl, [r7]
 8009c7c:	687c      	ldr	r4, [r7, #4]
 8009c7e:	3708      	adds	r7, #8
 8009c80:	e7af      	b.n	8009be2 <__ssprint_r+0x1e>
 8009c82:	f000 fd47 	bl	800a714 <_realloc_r>
 8009c86:	4683      	mov	fp, r0
 8009c88:	2800      	cmp	r0, #0
 8009c8a:	d1da      	bne.n	8009c42 <__ssprint_r+0x7e>
 8009c8c:	9801      	ldr	r0, [sp, #4]
 8009c8e:	6929      	ldr	r1, [r5, #16]
 8009c90:	f7fe fd96 	bl	80087c0 <_free_r>
 8009c94:	9a01      	ldr	r2, [sp, #4]
 8009c96:	230c      	movs	r3, #12
 8009c98:	6013      	str	r3, [r2, #0]
 8009c9a:	89aa      	ldrh	r2, [r5, #12]
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009ca2:	81aa      	strh	r2, [r5, #12]
 8009ca4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ca8:	f8c9 3008 	str.w	r3, [r9, #8]
 8009cac:	f8c9 3004 	str.w	r3, [r9, #4]
 8009cb0:	e002      	b.n	8009cb8 <__ssprint_r+0xf4>
 8009cb2:	f8c9 4004 	str.w	r4, [r9, #4]
 8009cb6:	4620      	mov	r0, r4
 8009cb8:	b003      	add	sp, #12
 8009cba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cbe:	6050      	str	r0, [r2, #4]
 8009cc0:	e7fa      	b.n	8009cb8 <__ssprint_r+0xf4>
 8009cc2:	bf00      	nop

08009cc4 <_svfiprintf_r>:
 8009cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc8:	468a      	mov	sl, r1
 8009cca:	8989      	ldrh	r1, [r1, #12]
 8009ccc:	b0ad      	sub	sp, #180	; 0xb4
 8009cce:	0609      	lsls	r1, r1, #24
 8009cd0:	9007      	str	r0, [sp, #28]
 8009cd2:	9305      	str	r3, [sp, #20]
 8009cd4:	d504      	bpl.n	8009ce0 <_svfiprintf_r+0x1c>
 8009cd6:	f8da 3010 	ldr.w	r3, [sl, #16]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	f000 8422 	beq.w	800a524 <_svfiprintf_r+0x860>
 8009ce0:	2300      	movs	r3, #0
 8009ce2:	f10d 009f 	add.w	r0, sp, #159	; 0x9f
 8009ce6:	f10d 08a0 	add.w	r8, sp, #160	; 0xa0
 8009cea:	a90e      	add	r1, sp, #56	; 0x38
 8009cec:	930c      	str	r3, [sp, #48]	; 0x30
 8009cee:	932a      	str	r3, [sp, #168]	; 0xa8
 8009cf0:	9329      	str	r3, [sp, #164]	; 0xa4
 8009cf2:	9304      	str	r3, [sp, #16]
 8009cf4:	ebc0 0308 	rsb	r3, r0, r8
 8009cf8:	9001      	str	r0, [sp, #4]
 8009cfa:	9128      	str	r1, [sp, #160]	; 0xa0
 8009cfc:	4617      	mov	r7, r2
 8009cfe:	460c      	mov	r4, r1
 8009d00:	930d      	str	r3, [sp, #52]	; 0x34
 8009d02:	783b      	ldrb	r3, [r7, #0]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	bf18      	it	ne
 8009d08:	2b25      	cmpne	r3, #37	; 0x25
 8009d0a:	463d      	mov	r5, r7
 8009d0c:	d016      	beq.n	8009d3c <_svfiprintf_r+0x78>
 8009d0e:	f815 3f01 	ldrb.w	r3, [r5, #1]!
 8009d12:	2b25      	cmp	r3, #37	; 0x25
 8009d14:	bf18      	it	ne
 8009d16:	2b00      	cmpne	r3, #0
 8009d18:	d1f9      	bne.n	8009d0e <_svfiprintf_r+0x4a>
 8009d1a:	1bee      	subs	r6, r5, r7
 8009d1c:	d00e      	beq.n	8009d3c <_svfiprintf_r+0x78>
 8009d1e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009d20:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8009d22:	6027      	str	r7, [r4, #0]
 8009d24:	3301      	adds	r3, #1
 8009d26:	1992      	adds	r2, r2, r6
 8009d28:	2b07      	cmp	r3, #7
 8009d2a:	6066      	str	r6, [r4, #4]
 8009d2c:	922a      	str	r2, [sp, #168]	; 0xa8
 8009d2e:	9329      	str	r3, [sp, #164]	; 0xa4
 8009d30:	f300 832a 	bgt.w	800a388 <_svfiprintf_r+0x6c4>
 8009d34:	3408      	adds	r4, #8
 8009d36:	9b04      	ldr	r3, [sp, #16]
 8009d38:	199b      	adds	r3, r3, r6
 8009d3a:	9304      	str	r3, [sp, #16]
 8009d3c:	782b      	ldrb	r3, [r5, #0]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	f000 82c5 	beq.w	800a2ce <_svfiprintf_r+0x60a>
 8009d44:	2200      	movs	r2, #0
 8009d46:	1c6f      	adds	r7, r5, #1
 8009d48:	4613      	mov	r3, r2
 8009d4a:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8009d4e:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8009d52:	9206      	str	r2, [sp, #24]
 8009d54:	4693      	mov	fp, r2
 8009d56:	f817 2b01 	ldrb.w	r2, [r7], #1
 8009d5a:	f1a2 0120 	sub.w	r1, r2, #32
 8009d5e:	2958      	cmp	r1, #88	; 0x58
 8009d60:	f200 8178 	bhi.w	800a054 <_svfiprintf_r+0x390>
 8009d64:	e8df f011 	tbh	[pc, r1, lsl #1]
 8009d68:	01760172 	.word	0x01760172
 8009d6c:	016f0176 	.word	0x016f0176
 8009d70:	01760176 	.word	0x01760176
 8009d74:	01760176 	.word	0x01760176
 8009d78:	01760176 	.word	0x01760176
 8009d7c:	01d800af 	.word	0x01d800af
 8009d80:	00ba0176 	.word	0x00ba0176
 8009d84:	017601da 	.word	0x017601da
 8009d88:	01c401d5 	.word	0x01c401d5
 8009d8c:	01c401c4 	.word	0x01c401c4
 8009d90:	01c401c4 	.word	0x01c401c4
 8009d94:	01c401c4 	.word	0x01c401c4
 8009d98:	01c401c4 	.word	0x01c401c4
 8009d9c:	01760176 	.word	0x01760176
 8009da0:	01760176 	.word	0x01760176
 8009da4:	01760176 	.word	0x01760176
 8009da8:	01760176 	.word	0x01760176
 8009dac:	01760176 	.word	0x01760176
 8009db0:	017601a7 	.word	0x017601a7
 8009db4:	01760176 	.word	0x01760176
 8009db8:	01760176 	.word	0x01760176
 8009dbc:	01760176 	.word	0x01760176
 8009dc0:	01760176 	.word	0x01760176
 8009dc4:	005c0176 	.word	0x005c0176
 8009dc8:	01760176 	.word	0x01760176
 8009dcc:	01760176 	.word	0x01760176
 8009dd0:	00a00176 	.word	0x00a00176
 8009dd4:	01760176 	.word	0x01760176
 8009dd8:	0176016a 	.word	0x0176016a
 8009ddc:	01760176 	.word	0x01760176
 8009de0:	01760176 	.word	0x01760176
 8009de4:	01760176 	.word	0x01760176
 8009de8:	01760176 	.word	0x01760176
 8009dec:	01170176 	.word	0x01170176
 8009df0:	01760105 	.word	0x01760105
 8009df4:	01760176 	.word	0x01760176
 8009df8:	01050102 	.word	0x01050102
 8009dfc:	01760176 	.word	0x01760176
 8009e00:	01760059 	.word	0x01760059
 8009e04:	005e00d1 	.word	0x005e00d1
 8009e08:	005900bd 	.word	0x005900bd
 8009e0c:	01870176 	.word	0x01870176
 8009e10:	00a20176 	.word	0x00a20176
 8009e14:	01760176 	.word	0x01760176
 8009e18:	00e2      	.short	0x00e2
 8009e1a:	f04b 0b10 	orr.w	fp, fp, #16
 8009e1e:	e79a      	b.n	8009d56 <_svfiprintf_r+0x92>
 8009e20:	f04b 0b10 	orr.w	fp, fp, #16
 8009e24:	f01b 0210 	ands.w	r2, fp, #16
 8009e28:	f000 8313 	beq.w	800a452 <_svfiprintf_r+0x78e>
 8009e2c:	9805      	ldr	r0, [sp, #20]
 8009e2e:	6803      	ldr	r3, [r0, #0]
 8009e30:	2200      	movs	r2, #0
 8009e32:	1a99      	subs	r1, r3, r2
 8009e34:	bf18      	it	ne
 8009e36:	2101      	movne	r1, #1
 8009e38:	3004      	adds	r0, #4
 8009e3a:	9005      	str	r0, [sp, #20]
 8009e3c:	2000      	movs	r0, #0
 8009e3e:	f88d 00af 	strb.w	r0, [sp, #175]	; 0xaf
 8009e42:	2d00      	cmp	r5, #0
 8009e44:	bfa8      	it	ge
 8009e46:	f02b 0b80 	bicge.w	fp, fp, #128	; 0x80
 8009e4a:	2d00      	cmp	r5, #0
 8009e4c:	bf18      	it	ne
 8009e4e:	f041 0101 	orrne.w	r1, r1, #1
 8009e52:	2900      	cmp	r1, #0
 8009e54:	f000 8228 	beq.w	800a2a8 <_svfiprintf_r+0x5e4>
 8009e58:	2a01      	cmp	r2, #1
 8009e5a:	f000 82cf 	beq.w	800a3fc <_svfiprintf_r+0x738>
 8009e5e:	2a02      	cmp	r2, #2
 8009e60:	bf18      	it	ne
 8009e62:	4642      	movne	r2, r8
 8009e64:	d101      	bne.n	8009e6a <_svfiprintf_r+0x1a6>
 8009e66:	e2b9      	b.n	800a3dc <_svfiprintf_r+0x718>
 8009e68:	4602      	mov	r2, r0
 8009e6a:	f003 0107 	and.w	r1, r3, #7
 8009e6e:	3130      	adds	r1, #48	; 0x30
 8009e70:	1e50      	subs	r0, r2, #1
 8009e72:	08db      	lsrs	r3, r3, #3
 8009e74:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009e78:	d1f6      	bne.n	8009e68 <_svfiprintf_r+0x1a4>
 8009e7a:	f01b 0f01 	tst.w	fp, #1
 8009e7e:	9009      	str	r0, [sp, #36]	; 0x24
 8009e80:	f040 831a 	bne.w	800a4b8 <_svfiprintf_r+0x7f4>
 8009e84:	ebc0 0308 	rsb	r3, r0, r8
 8009e88:	9303      	str	r3, [sp, #12]
 8009e8a:	9508      	str	r5, [sp, #32]
 8009e8c:	9803      	ldr	r0, [sp, #12]
 8009e8e:	9908      	ldr	r1, [sp, #32]
 8009e90:	f89d 30af 	ldrb.w	r3, [sp, #175]	; 0xaf
 8009e94:	4288      	cmp	r0, r1
 8009e96:	bfb8      	it	lt
 8009e98:	4608      	movlt	r0, r1
 8009e9a:	9002      	str	r0, [sp, #8]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	f000 808b 	beq.w	8009fb8 <_svfiprintf_r+0x2f4>
 8009ea2:	3001      	adds	r0, #1
 8009ea4:	9002      	str	r0, [sp, #8]
 8009ea6:	e087      	b.n	8009fb8 <_svfiprintf_r+0x2f4>
 8009ea8:	f04b 0b10 	orr.w	fp, fp, #16
 8009eac:	f01b 0f10 	tst.w	fp, #16
 8009eb0:	f000 82c1 	beq.w	800a436 <_svfiprintf_r+0x772>
 8009eb4:	9805      	ldr	r0, [sp, #20]
 8009eb6:	6803      	ldr	r3, [r0, #0]
 8009eb8:	2201      	movs	r2, #1
 8009eba:	1c19      	adds	r1, r3, #0
 8009ebc:	bf18      	it	ne
 8009ebe:	2101      	movne	r1, #1
 8009ec0:	3004      	adds	r0, #4
 8009ec2:	9005      	str	r0, [sp, #20]
 8009ec4:	e7ba      	b.n	8009e3c <_svfiprintf_r+0x178>
 8009ec6:	9805      	ldr	r0, [sp, #20]
 8009ec8:	9905      	ldr	r1, [sp, #20]
 8009eca:	6800      	ldr	r0, [r0, #0]
 8009ecc:	1d0a      	adds	r2, r1, #4
 8009ece:	2800      	cmp	r0, #0
 8009ed0:	9006      	str	r0, [sp, #24]
 8009ed2:	f280 82e0 	bge.w	800a496 <_svfiprintf_r+0x7d2>
 8009ed6:	4240      	negs	r0, r0
 8009ed8:	9006      	str	r0, [sp, #24]
 8009eda:	9205      	str	r2, [sp, #20]
 8009edc:	f04b 0b04 	orr.w	fp, fp, #4
 8009ee0:	e739      	b.n	8009d56 <_svfiprintf_r+0x92>
 8009ee2:	9b05      	ldr	r3, [sp, #20]
 8009ee4:	9905      	ldr	r1, [sp, #20]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	2230      	movs	r2, #48	; 0x30
 8009eea:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 8009eee:	2278      	movs	r2, #120	; 0x78
 8009ef0:	3104      	adds	r1, #4
 8009ef2:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 8009ef6:	4aaf      	ldr	r2, [pc, #700]	; (800a1b4 <_svfiprintf_r+0x4f0>)
 8009ef8:	9105      	str	r1, [sp, #20]
 8009efa:	1c19      	adds	r1, r3, #0
 8009efc:	bf18      	it	ne
 8009efe:	2101      	movne	r1, #1
 8009f00:	920c      	str	r2, [sp, #48]	; 0x30
 8009f02:	f04b 0b02 	orr.w	fp, fp, #2
 8009f06:	2202      	movs	r2, #2
 8009f08:	e798      	b.n	8009e3c <_svfiprintf_r+0x178>
 8009f0a:	f01b 0f10 	tst.w	fp, #16
 8009f0e:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8009f12:	f040 82dd 	bne.w	800a4d0 <_svfiprintf_r+0x80c>
 8009f16:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009f1a:	f000 82fb 	beq.w	800a514 <_svfiprintf_r+0x850>
 8009f1e:	9a05      	ldr	r2, [sp, #20]
 8009f20:	9804      	ldr	r0, [sp, #16]
 8009f22:	6813      	ldr	r3, [r2, #0]
 8009f24:	3204      	adds	r2, #4
 8009f26:	9205      	str	r2, [sp, #20]
 8009f28:	8018      	strh	r0, [r3, #0]
 8009f2a:	e6ea      	b.n	8009d02 <_svfiprintf_r+0x3e>
 8009f2c:	49a1      	ldr	r1, [pc, #644]	; (800a1b4 <_svfiprintf_r+0x4f0>)
 8009f2e:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8009f32:	910c      	str	r1, [sp, #48]	; 0x30
 8009f34:	f01b 0f10 	tst.w	fp, #16
 8009f38:	d103      	bne.n	8009f42 <_svfiprintf_r+0x27e>
 8009f3a:	f01b 0f40 	tst.w	fp, #64	; 0x40
 8009f3e:	f040 82d3 	bne.w	800a4e8 <_svfiprintf_r+0x824>
 8009f42:	9805      	ldr	r0, [sp, #20]
 8009f44:	6803      	ldr	r3, [r0, #0]
 8009f46:	3004      	adds	r0, #4
 8009f48:	9005      	str	r0, [sp, #20]
 8009f4a:	1c19      	adds	r1, r3, #0
 8009f4c:	bf18      	it	ne
 8009f4e:	2101      	movne	r1, #1
 8009f50:	ea1b 0f01 	tst.w	fp, r1
 8009f54:	f000 8287 	beq.w	800a466 <_svfiprintf_r+0x7a2>
 8009f58:	2130      	movs	r1, #48	; 0x30
 8009f5a:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 8009f5e:	f88d 20ad 	strb.w	r2, [sp, #173]	; 0xad
 8009f62:	f04b 0b02 	orr.w	fp, fp, #2
 8009f66:	2101      	movs	r1, #1
 8009f68:	2202      	movs	r2, #2
 8009f6a:	e767      	b.n	8009e3c <_svfiprintf_r+0x178>
 8009f6c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
 8009f70:	e6f1      	b.n	8009d56 <_svfiprintf_r+0x92>
 8009f72:	f01b 0f10 	tst.w	fp, #16
 8009f76:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 8009f7a:	f000 80a4 	beq.w	800a0c6 <_svfiprintf_r+0x402>
 8009f7e:	9805      	ldr	r0, [sp, #20]
 8009f80:	6803      	ldr	r3, [r0, #0]
 8009f82:	3004      	adds	r0, #4
 8009f84:	9005      	str	r0, [sp, #20]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	f2c0 80a9 	blt.w	800a0de <_svfiprintf_r+0x41a>
 8009f8c:	bf0c      	ite	eq
 8009f8e:	2100      	moveq	r1, #0
 8009f90:	2101      	movne	r1, #1
 8009f92:	2201      	movs	r2, #1
 8009f94:	e755      	b.n	8009e42 <_svfiprintf_r+0x17e>
 8009f96:	9b05      	ldr	r3, [sp, #20]
 8009f98:	9905      	ldr	r1, [sp, #20]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	2001      	movs	r0, #1
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	3104      	adds	r1, #4
 8009fa2:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 8009fa6:	ab1e      	add	r3, sp, #120	; 0x78
 8009fa8:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 8009fac:	9002      	str	r0, [sp, #8]
 8009fae:	9105      	str	r1, [sp, #20]
 8009fb0:	9003      	str	r0, [sp, #12]
 8009fb2:	9309      	str	r3, [sp, #36]	; 0x24
 8009fb4:	2300      	movs	r3, #0
 8009fb6:	9308      	str	r3, [sp, #32]
 8009fb8:	f01b 0302 	ands.w	r3, fp, #2
 8009fbc:	930a      	str	r3, [sp, #40]	; 0x28
 8009fbe:	d002      	beq.n	8009fc6 <_svfiprintf_r+0x302>
 8009fc0:	9b02      	ldr	r3, [sp, #8]
 8009fc2:	3302      	adds	r3, #2
 8009fc4:	9302      	str	r3, [sp, #8]
 8009fc6:	f01b 0384 	ands.w	r3, fp, #132	; 0x84
 8009fca:	930b      	str	r3, [sp, #44]	; 0x2c
 8009fcc:	f040 80c1 	bne.w	800a152 <_svfiprintf_r+0x48e>
 8009fd0:	9b06      	ldr	r3, [sp, #24]
 8009fd2:	9802      	ldr	r0, [sp, #8]
 8009fd4:	1a1d      	subs	r5, r3, r0
 8009fd6:	2d00      	cmp	r5, #0
 8009fd8:	f340 80bb 	ble.w	800a152 <_svfiprintf_r+0x48e>
 8009fdc:	2d10      	cmp	r5, #16
 8009fde:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 8009fe0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8009fe2:	4e75      	ldr	r6, [pc, #468]	; (800a1b8 <_svfiprintf_r+0x4f4>)
 8009fe4:	dd1f      	ble.n	800a026 <_svfiprintf_r+0x362>
 8009fe6:	4621      	mov	r1, r4
 8009fe8:	f04f 0910 	mov.w	r9, #16
 8009fec:	9c07      	ldr	r4, [sp, #28]
 8009fee:	e002      	b.n	8009ff6 <_svfiprintf_r+0x332>
 8009ff0:	3d10      	subs	r5, #16
 8009ff2:	2d10      	cmp	r5, #16
 8009ff4:	dd16      	ble.n	800a024 <_svfiprintf_r+0x360>
 8009ff6:	3301      	adds	r3, #1
 8009ff8:	3210      	adds	r2, #16
 8009ffa:	e881 0240 	stmia.w	r1, {r6, r9}
 8009ffe:	3108      	adds	r1, #8
 800a000:	2b07      	cmp	r3, #7
 800a002:	922a      	str	r2, [sp, #168]	; 0xa8
 800a004:	9329      	str	r3, [sp, #164]	; 0xa4
 800a006:	ddf3      	ble.n	8009ff0 <_svfiprintf_r+0x32c>
 800a008:	4620      	mov	r0, r4
 800a00a:	4651      	mov	r1, sl
 800a00c:	4642      	mov	r2, r8
 800a00e:	f7ff fdd9 	bl	8009bc4 <__ssprint_r>
 800a012:	2800      	cmp	r0, #0
 800a014:	f040 8162 	bne.w	800a2dc <_svfiprintf_r+0x618>
 800a018:	3d10      	subs	r5, #16
 800a01a:	2d10      	cmp	r5, #16
 800a01c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a01e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a020:	a90e      	add	r1, sp, #56	; 0x38
 800a022:	dce8      	bgt.n	8009ff6 <_svfiprintf_r+0x332>
 800a024:	460c      	mov	r4, r1
 800a026:	3301      	adds	r3, #1
 800a028:	1952      	adds	r2, r2, r5
 800a02a:	2b07      	cmp	r3, #7
 800a02c:	6026      	str	r6, [r4, #0]
 800a02e:	6065      	str	r5, [r4, #4]
 800a030:	922a      	str	r2, [sp, #168]	; 0xa8
 800a032:	9329      	str	r3, [sp, #164]	; 0xa4
 800a034:	f300 8219 	bgt.w	800a46a <_svfiprintf_r+0x7a6>
 800a038:	3408      	adds	r4, #8
 800a03a:	e08c      	b.n	800a156 <_svfiprintf_r+0x492>
 800a03c:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800a040:	4b5e      	ldr	r3, [pc, #376]	; (800a1bc <_svfiprintf_r+0x4f8>)
 800a042:	930c      	str	r3, [sp, #48]	; 0x30
 800a044:	e776      	b.n	8009f34 <_svfiprintf_r+0x270>
 800a046:	f04b 0b01 	orr.w	fp, fp, #1
 800a04a:	e684      	b.n	8009d56 <_svfiprintf_r+0x92>
 800a04c:	2b00      	cmp	r3, #0
 800a04e:	bf08      	it	eq
 800a050:	2320      	moveq	r3, #32
 800a052:	e680      	b.n	8009d56 <_svfiprintf_r+0x92>
 800a054:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800a058:	2a00      	cmp	r2, #0
 800a05a:	f000 8138 	beq.w	800a2ce <_svfiprintf_r+0x60a>
 800a05e:	2301      	movs	r3, #1
 800a060:	9302      	str	r3, [sp, #8]
 800a062:	2300      	movs	r3, #0
 800a064:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800a068:	2301      	movs	r3, #1
 800a06a:	9303      	str	r3, [sp, #12]
 800a06c:	ab1e      	add	r3, sp, #120	; 0x78
 800a06e:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 800a072:	9309      	str	r3, [sp, #36]	; 0x24
 800a074:	e79e      	b.n	8009fb4 <_svfiprintf_r+0x2f0>
 800a076:	9b05      	ldr	r3, [sp, #20]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	9309      	str	r3, [sp, #36]	; 0x24
 800a07c:	9b05      	ldr	r3, [sp, #20]
 800a07e:	3304      	adds	r3, #4
 800a080:	9305      	str	r3, [sp, #20]
 800a082:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a084:	2600      	movs	r6, #0
 800a086:	f88d 60af 	strb.w	r6, [sp, #175]	; 0xaf
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	f000 8259 	beq.w	800a542 <_svfiprintf_r+0x87e>
 800a090:	2d00      	cmp	r5, #0
 800a092:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a094:	f2c0 822d 	blt.w	800a4f2 <_svfiprintf_r+0x82e>
 800a098:	4631      	mov	r1, r6
 800a09a:	462a      	mov	r2, r5
 800a09c:	f7fe ff50 	bl	8008f40 <memchr>
 800a0a0:	2800      	cmp	r0, #0
 800a0a2:	f000 8258 	beq.w	800a556 <_svfiprintf_r+0x892>
 800a0a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a0a8:	9608      	str	r6, [sp, #32]
 800a0aa:	1ac0      	subs	r0, r0, r3
 800a0ac:	42a8      	cmp	r0, r5
 800a0ae:	9003      	str	r0, [sp, #12]
 800a0b0:	bfc8      	it	gt
 800a0b2:	9503      	strgt	r5, [sp, #12]
 800a0b4:	e6ea      	b.n	8009e8c <_svfiprintf_r+0x1c8>
 800a0b6:	f04b 0b10 	orr.w	fp, fp, #16
 800a0ba:	f01b 0f10 	tst.w	fp, #16
 800a0be:	f88d 30af 	strb.w	r3, [sp, #175]	; 0xaf
 800a0c2:	f47f af5c 	bne.w	8009f7e <_svfiprintf_r+0x2ba>
 800a0c6:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a0ca:	f000 8208 	beq.w	800a4de <_svfiprintf_r+0x81a>
 800a0ce:	9905      	ldr	r1, [sp, #20]
 800a0d0:	f9b1 3000 	ldrsh.w	r3, [r1]
 800a0d4:	3104      	adds	r1, #4
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	9105      	str	r1, [sp, #20]
 800a0da:	f6bf af57 	bge.w	8009f8c <_svfiprintf_r+0x2c8>
 800a0de:	425b      	negs	r3, r3
 800a0e0:	222d      	movs	r2, #45	; 0x2d
 800a0e2:	1c19      	adds	r1, r3, #0
 800a0e4:	f88d 20af 	strb.w	r2, [sp, #175]	; 0xaf
 800a0e8:	bf18      	it	ne
 800a0ea:	2101      	movne	r1, #1
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	e6a8      	b.n	8009e42 <_svfiprintf_r+0x17e>
 800a0f0:	4638      	mov	r0, r7
 800a0f2:	2100      	movs	r1, #0
 800a0f4:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 800a0f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0fc:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800a100:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a104:	2e09      	cmp	r6, #9
 800a106:	eb07 0141 	add.w	r1, r7, r1, lsl #1
 800a10a:	4607      	mov	r7, r0
 800a10c:	d9f2      	bls.n	800a0f4 <_svfiprintf_r+0x430>
 800a10e:	9106      	str	r1, [sp, #24]
 800a110:	e623      	b.n	8009d5a <_svfiprintf_r+0x96>
 800a112:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800a116:	e61e      	b.n	8009d56 <_svfiprintf_r+0x92>
 800a118:	232b      	movs	r3, #43	; 0x2b
 800a11a:	e61c      	b.n	8009d56 <_svfiprintf_r+0x92>
 800a11c:	f817 2b01 	ldrb.w	r2, [r7], #1
 800a120:	2a2a      	cmp	r2, #42	; 0x2a
 800a122:	f000 81ae 	beq.w	800a482 <_svfiprintf_r+0x7be>
 800a126:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a12a:	2500      	movs	r5, #0
 800a12c:	2909      	cmp	r1, #9
 800a12e:	f63f ae14 	bhi.w	8009d5a <_svfiprintf_r+0x96>
 800a132:	4638      	mov	r0, r7
 800a134:	2500      	movs	r5, #0
 800a136:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a13a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800a13e:	eb01 0545 	add.w	r5, r1, r5, lsl #1
 800a142:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800a146:	2909      	cmp	r1, #9
 800a148:	4607      	mov	r7, r0
 800a14a:	d9f4      	bls.n	800a136 <_svfiprintf_r+0x472>
 800a14c:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
 800a150:	e603      	b.n	8009d5a <_svfiprintf_r+0x96>
 800a152:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a154:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a156:	f89d 10af 	ldrb.w	r1, [sp, #175]	; 0xaf
 800a15a:	b161      	cbz	r1, 800a176 <_svfiprintf_r+0x4b2>
 800a15c:	3301      	adds	r3, #1
 800a15e:	f10d 01af 	add.w	r1, sp, #175	; 0xaf
 800a162:	3201      	adds	r2, #1
 800a164:	6021      	str	r1, [r4, #0]
 800a166:	2101      	movs	r1, #1
 800a168:	2b07      	cmp	r3, #7
 800a16a:	6061      	str	r1, [r4, #4]
 800a16c:	922a      	str	r2, [sp, #168]	; 0xa8
 800a16e:	9329      	str	r3, [sp, #164]	; 0xa4
 800a170:	f300 811e 	bgt.w	800a3b0 <_svfiprintf_r+0x6ec>
 800a174:	3408      	adds	r4, #8
 800a176:	990a      	ldr	r1, [sp, #40]	; 0x28
 800a178:	b159      	cbz	r1, 800a192 <_svfiprintf_r+0x4ce>
 800a17a:	3301      	adds	r3, #1
 800a17c:	a92b      	add	r1, sp, #172	; 0xac
 800a17e:	3202      	adds	r2, #2
 800a180:	6021      	str	r1, [r4, #0]
 800a182:	2102      	movs	r1, #2
 800a184:	2b07      	cmp	r3, #7
 800a186:	6061      	str	r1, [r4, #4]
 800a188:	922a      	str	r2, [sp, #168]	; 0xa8
 800a18a:	9329      	str	r3, [sp, #164]	; 0xa4
 800a18c:	f300 811b 	bgt.w	800a3c6 <_svfiprintf_r+0x702>
 800a190:	3408      	adds	r4, #8
 800a192:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800a194:	2880      	cmp	r0, #128	; 0x80
 800a196:	f000 80ae 	beq.w	800a2f6 <_svfiprintf_r+0x632>
 800a19a:	9808      	ldr	r0, [sp, #32]
 800a19c:	9903      	ldr	r1, [sp, #12]
 800a19e:	1a45      	subs	r5, r0, r1
 800a1a0:	2d00      	cmp	r5, #0
 800a1a2:	dd33      	ble.n	800a20c <_svfiprintf_r+0x548>
 800a1a4:	2d10      	cmp	r5, #16
 800a1a6:	4e06      	ldr	r6, [pc, #24]	; (800a1c0 <_svfiprintf_r+0x4fc>)
 800a1a8:	dd26      	ble.n	800a1f8 <_svfiprintf_r+0x534>
 800a1aa:	4621      	mov	r1, r4
 800a1ac:	f04f 0910 	mov.w	r9, #16
 800a1b0:	9c07      	ldr	r4, [sp, #28]
 800a1b2:	e00a      	b.n	800a1ca <_svfiprintf_r+0x506>
 800a1b4:	0800b788 	.word	0x0800b788
 800a1b8:	0800b700 	.word	0x0800b700
 800a1bc:	0800b774 	.word	0x0800b774
 800a1c0:	0800b710 	.word	0x0800b710
 800a1c4:	3d10      	subs	r5, #16
 800a1c6:	2d10      	cmp	r5, #16
 800a1c8:	dd15      	ble.n	800a1f6 <_svfiprintf_r+0x532>
 800a1ca:	3301      	adds	r3, #1
 800a1cc:	3210      	adds	r2, #16
 800a1ce:	e881 0240 	stmia.w	r1, {r6, r9}
 800a1d2:	3108      	adds	r1, #8
 800a1d4:	2b07      	cmp	r3, #7
 800a1d6:	922a      	str	r2, [sp, #168]	; 0xa8
 800a1d8:	9329      	str	r3, [sp, #164]	; 0xa4
 800a1da:	ddf3      	ble.n	800a1c4 <_svfiprintf_r+0x500>
 800a1dc:	4620      	mov	r0, r4
 800a1de:	4651      	mov	r1, sl
 800a1e0:	4642      	mov	r2, r8
 800a1e2:	f7ff fcef 	bl	8009bc4 <__ssprint_r>
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d178      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a1ea:	3d10      	subs	r5, #16
 800a1ec:	2d10      	cmp	r5, #16
 800a1ee:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a1f0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a1f2:	a90e      	add	r1, sp, #56	; 0x38
 800a1f4:	dce9      	bgt.n	800a1ca <_svfiprintf_r+0x506>
 800a1f6:	460c      	mov	r4, r1
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	1952      	adds	r2, r2, r5
 800a1fc:	2b07      	cmp	r3, #7
 800a1fe:	6026      	str	r6, [r4, #0]
 800a200:	6065      	str	r5, [r4, #4]
 800a202:	922a      	str	r2, [sp, #168]	; 0xa8
 800a204:	9329      	str	r3, [sp, #164]	; 0xa4
 800a206:	f300 80c8 	bgt.w	800a39a <_svfiprintf_r+0x6d6>
 800a20a:	3408      	adds	r4, #8
 800a20c:	9903      	ldr	r1, [sp, #12]
 800a20e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a210:	3301      	adds	r3, #1
 800a212:	1852      	adds	r2, r2, r1
 800a214:	2b07      	cmp	r3, #7
 800a216:	e884 0003 	stmia.w	r4, {r0, r1}
 800a21a:	922a      	str	r2, [sp, #168]	; 0xa8
 800a21c:	9329      	str	r3, [sp, #164]	; 0xa4
 800a21e:	bfd8      	it	le
 800a220:	f104 0108 	addle.w	r1, r4, #8
 800a224:	f300 809a 	bgt.w	800a35c <_svfiprintf_r+0x698>
 800a228:	f01b 0f04 	tst.w	fp, #4
 800a22c:	d02e      	beq.n	800a28c <_svfiprintf_r+0x5c8>
 800a22e:	9b06      	ldr	r3, [sp, #24]
 800a230:	9802      	ldr	r0, [sp, #8]
 800a232:	1a1d      	subs	r5, r3, r0
 800a234:	2d00      	cmp	r5, #0
 800a236:	dd29      	ble.n	800a28c <_svfiprintf_r+0x5c8>
 800a238:	2d10      	cmp	r5, #16
 800a23a:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a23c:	4e97      	ldr	r6, [pc, #604]	; (800a49c <_svfiprintf_r+0x7d8>)
 800a23e:	dd1c      	ble.n	800a27a <_svfiprintf_r+0x5b6>
 800a240:	2410      	movs	r4, #16
 800a242:	f8dd 901c 	ldr.w	r9, [sp, #28]
 800a246:	e002      	b.n	800a24e <_svfiprintf_r+0x58a>
 800a248:	3d10      	subs	r5, #16
 800a24a:	2d10      	cmp	r5, #16
 800a24c:	dd15      	ble.n	800a27a <_svfiprintf_r+0x5b6>
 800a24e:	3301      	adds	r3, #1
 800a250:	3210      	adds	r2, #16
 800a252:	600e      	str	r6, [r1, #0]
 800a254:	604c      	str	r4, [r1, #4]
 800a256:	3108      	adds	r1, #8
 800a258:	2b07      	cmp	r3, #7
 800a25a:	922a      	str	r2, [sp, #168]	; 0xa8
 800a25c:	9329      	str	r3, [sp, #164]	; 0xa4
 800a25e:	ddf3      	ble.n	800a248 <_svfiprintf_r+0x584>
 800a260:	4648      	mov	r0, r9
 800a262:	4651      	mov	r1, sl
 800a264:	4642      	mov	r2, r8
 800a266:	f7ff fcad 	bl	8009bc4 <__ssprint_r>
 800a26a:	2800      	cmp	r0, #0
 800a26c:	d136      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a26e:	3d10      	subs	r5, #16
 800a270:	2d10      	cmp	r5, #16
 800a272:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a274:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a276:	a90e      	add	r1, sp, #56	; 0x38
 800a278:	dce9      	bgt.n	800a24e <_svfiprintf_r+0x58a>
 800a27a:	3301      	adds	r3, #1
 800a27c:	18aa      	adds	r2, r5, r2
 800a27e:	2b07      	cmp	r3, #7
 800a280:	600e      	str	r6, [r1, #0]
 800a282:	604d      	str	r5, [r1, #4]
 800a284:	922a      	str	r2, [sp, #168]	; 0xa8
 800a286:	9329      	str	r3, [sp, #164]	; 0xa4
 800a288:	f300 810c 	bgt.w	800a4a4 <_svfiprintf_r+0x7e0>
 800a28c:	9b04      	ldr	r3, [sp, #16]
 800a28e:	9902      	ldr	r1, [sp, #8]
 800a290:	9806      	ldr	r0, [sp, #24]
 800a292:	4281      	cmp	r1, r0
 800a294:	bfac      	ite	ge
 800a296:	185b      	addge	r3, r3, r1
 800a298:	181b      	addlt	r3, r3, r0
 800a29a:	9304      	str	r3, [sp, #16]
 800a29c:	2a00      	cmp	r2, #0
 800a29e:	d167      	bne.n	800a370 <_svfiprintf_r+0x6ac>
 800a2a0:	2300      	movs	r3, #0
 800a2a2:	9329      	str	r3, [sp, #164]	; 0xa4
 800a2a4:	ac0e      	add	r4, sp, #56	; 0x38
 800a2a6:	e52c      	b.n	8009d02 <_svfiprintf_r+0x3e>
 800a2a8:	2a00      	cmp	r2, #0
 800a2aa:	d169      	bne.n	800a380 <_svfiprintf_r+0x6bc>
 800a2ac:	f01b 0f01 	tst.w	fp, #1
 800a2b0:	bf04      	itt	eq
 800a2b2:	9203      	streq	r2, [sp, #12]
 800a2b4:	f8cd 8024 	streq.w	r8, [sp, #36]	; 0x24
 800a2b8:	f43f ade7 	beq.w	8009e8a <_svfiprintf_r+0x1c6>
 800a2bc:	2330      	movs	r3, #48	; 0x30
 800a2be:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 800a2c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a2c4:	9303      	str	r3, [sp, #12]
 800a2c6:	f10d 039f 	add.w	r3, sp, #159	; 0x9f
 800a2ca:	9309      	str	r3, [sp, #36]	; 0x24
 800a2cc:	e5dd      	b.n	8009e8a <_svfiprintf_r+0x1c6>
 800a2ce:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800a2d0:	b123      	cbz	r3, 800a2dc <_svfiprintf_r+0x618>
 800a2d2:	9807      	ldr	r0, [sp, #28]
 800a2d4:	4651      	mov	r1, sl
 800a2d6:	aa28      	add	r2, sp, #160	; 0xa0
 800a2d8:	f7ff fc74 	bl	8009bc4 <__ssprint_r>
 800a2dc:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a2e0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a2e4:	9b04      	ldr	r3, [sp, #16]
 800a2e6:	bf18      	it	ne
 800a2e8:	f04f 33ff 	movne.w	r3, #4294967295	; 0xffffffff
 800a2ec:	9304      	str	r3, [sp, #16]
 800a2ee:	9804      	ldr	r0, [sp, #16]
 800a2f0:	b02d      	add	sp, #180	; 0xb4
 800a2f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f6:	9906      	ldr	r1, [sp, #24]
 800a2f8:	9802      	ldr	r0, [sp, #8]
 800a2fa:	1a0d      	subs	r5, r1, r0
 800a2fc:	2d00      	cmp	r5, #0
 800a2fe:	f77f af4c 	ble.w	800a19a <_svfiprintf_r+0x4d6>
 800a302:	2d10      	cmp	r5, #16
 800a304:	4e66      	ldr	r6, [pc, #408]	; (800a4a0 <_svfiprintf_r+0x7dc>)
 800a306:	dd1e      	ble.n	800a346 <_svfiprintf_r+0x682>
 800a308:	4621      	mov	r1, r4
 800a30a:	f04f 0910 	mov.w	r9, #16
 800a30e:	9c07      	ldr	r4, [sp, #28]
 800a310:	e002      	b.n	800a318 <_svfiprintf_r+0x654>
 800a312:	3d10      	subs	r5, #16
 800a314:	2d10      	cmp	r5, #16
 800a316:	dd15      	ble.n	800a344 <_svfiprintf_r+0x680>
 800a318:	3301      	adds	r3, #1
 800a31a:	3210      	adds	r2, #16
 800a31c:	e881 0240 	stmia.w	r1, {r6, r9}
 800a320:	3108      	adds	r1, #8
 800a322:	2b07      	cmp	r3, #7
 800a324:	922a      	str	r2, [sp, #168]	; 0xa8
 800a326:	9329      	str	r3, [sp, #164]	; 0xa4
 800a328:	ddf3      	ble.n	800a312 <_svfiprintf_r+0x64e>
 800a32a:	4620      	mov	r0, r4
 800a32c:	4651      	mov	r1, sl
 800a32e:	4642      	mov	r2, r8
 800a330:	f7ff fc48 	bl	8009bc4 <__ssprint_r>
 800a334:	2800      	cmp	r0, #0
 800a336:	d1d1      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a338:	3d10      	subs	r5, #16
 800a33a:	2d10      	cmp	r5, #16
 800a33c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a33e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a340:	a90e      	add	r1, sp, #56	; 0x38
 800a342:	dce9      	bgt.n	800a318 <_svfiprintf_r+0x654>
 800a344:	460c      	mov	r4, r1
 800a346:	3301      	adds	r3, #1
 800a348:	1952      	adds	r2, r2, r5
 800a34a:	2b07      	cmp	r3, #7
 800a34c:	6026      	str	r6, [r4, #0]
 800a34e:	6065      	str	r5, [r4, #4]
 800a350:	922a      	str	r2, [sp, #168]	; 0xa8
 800a352:	9329      	str	r3, [sp, #164]	; 0xa4
 800a354:	f300 80d2 	bgt.w	800a4fc <_svfiprintf_r+0x838>
 800a358:	3408      	adds	r4, #8
 800a35a:	e71e      	b.n	800a19a <_svfiprintf_r+0x4d6>
 800a35c:	9807      	ldr	r0, [sp, #28]
 800a35e:	4651      	mov	r1, sl
 800a360:	4642      	mov	r2, r8
 800a362:	f7ff fc2f 	bl	8009bc4 <__ssprint_r>
 800a366:	2800      	cmp	r0, #0
 800a368:	d1b8      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a36a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a36c:	a90e      	add	r1, sp, #56	; 0x38
 800a36e:	e75b      	b.n	800a228 <_svfiprintf_r+0x564>
 800a370:	9807      	ldr	r0, [sp, #28]
 800a372:	4651      	mov	r1, sl
 800a374:	4642      	mov	r2, r8
 800a376:	f7ff fc25 	bl	8009bc4 <__ssprint_r>
 800a37a:	2800      	cmp	r0, #0
 800a37c:	d090      	beq.n	800a2a0 <_svfiprintf_r+0x5dc>
 800a37e:	e7ad      	b.n	800a2dc <_svfiprintf_r+0x618>
 800a380:	9103      	str	r1, [sp, #12]
 800a382:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800a386:	e580      	b.n	8009e8a <_svfiprintf_r+0x1c6>
 800a388:	9807      	ldr	r0, [sp, #28]
 800a38a:	4651      	mov	r1, sl
 800a38c:	4642      	mov	r2, r8
 800a38e:	f7ff fc19 	bl	8009bc4 <__ssprint_r>
 800a392:	2800      	cmp	r0, #0
 800a394:	d1a2      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a396:	ac0e      	add	r4, sp, #56	; 0x38
 800a398:	e4cd      	b.n	8009d36 <_svfiprintf_r+0x72>
 800a39a:	9807      	ldr	r0, [sp, #28]
 800a39c:	4651      	mov	r1, sl
 800a39e:	4642      	mov	r2, r8
 800a3a0:	f7ff fc10 	bl	8009bc4 <__ssprint_r>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d199      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a3a8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a3aa:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a3ac:	ac0e      	add	r4, sp, #56	; 0x38
 800a3ae:	e72d      	b.n	800a20c <_svfiprintf_r+0x548>
 800a3b0:	9807      	ldr	r0, [sp, #28]
 800a3b2:	4651      	mov	r1, sl
 800a3b4:	4642      	mov	r2, r8
 800a3b6:	f7ff fc05 	bl	8009bc4 <__ssprint_r>
 800a3ba:	2800      	cmp	r0, #0
 800a3bc:	d18e      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a3be:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a3c0:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a3c2:	ac0e      	add	r4, sp, #56	; 0x38
 800a3c4:	e6d7      	b.n	800a176 <_svfiprintf_r+0x4b2>
 800a3c6:	9807      	ldr	r0, [sp, #28]
 800a3c8:	4651      	mov	r1, sl
 800a3ca:	4642      	mov	r2, r8
 800a3cc:	f7ff fbfa 	bl	8009bc4 <__ssprint_r>
 800a3d0:	2800      	cmp	r0, #0
 800a3d2:	d183      	bne.n	800a2dc <_svfiprintf_r+0x618>
 800a3d4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a3d6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a3d8:	ac0e      	add	r4, sp, #56	; 0x38
 800a3da:	e6da      	b.n	800a192 <_svfiprintf_r+0x4ce>
 800a3dc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800a3de:	f10d 029f 	add.w	r2, sp, #159	; 0x9f
 800a3e2:	f003 000f 	and.w	r0, r3, #15
 800a3e6:	4611      	mov	r1, r2
 800a3e8:	5c30      	ldrb	r0, [r6, r0]
 800a3ea:	3a01      	subs	r2, #1
 800a3ec:	091b      	lsrs	r3, r3, #4
 800a3ee:	7008      	strb	r0, [r1, #0]
 800a3f0:	d1f7      	bne.n	800a3e2 <_svfiprintf_r+0x71e>
 800a3f2:	ebc1 0308 	rsb	r3, r1, r8
 800a3f6:	9109      	str	r1, [sp, #36]	; 0x24
 800a3f8:	9303      	str	r3, [sp, #12]
 800a3fa:	e546      	b.n	8009e8a <_svfiprintf_r+0x1c6>
 800a3fc:	2b09      	cmp	r3, #9
 800a3fe:	bf82      	ittt	hi
 800a400:	f64c 46cd 	movwhi	r6, #52429	; 0xcccd
 800a404:	f10d 019f 	addhi.w	r1, sp, #159	; 0x9f
 800a408:	f6cc 46cc 	movthi	r6, #52428	; 0xcccc
 800a40c:	d801      	bhi.n	800a412 <_svfiprintf_r+0x74e>
 800a40e:	3330      	adds	r3, #48	; 0x30
 800a410:	e755      	b.n	800a2be <_svfiprintf_r+0x5fa>
 800a412:	fba6 0203 	umull	r0, r2, r6, r3
 800a416:	08d2      	lsrs	r2, r2, #3
 800a418:	eb02 0c82 	add.w	ip, r2, r2, lsl #2
 800a41c:	eba3 0c4c 	sub.w	ip, r3, ip, lsl #1
 800a420:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800a424:	4608      	mov	r0, r1
 800a426:	f881 c000 	strb.w	ip, [r1]
 800a42a:	4613      	mov	r3, r2
 800a42c:	3901      	subs	r1, #1
 800a42e:	2a00      	cmp	r2, #0
 800a430:	d1ef      	bne.n	800a412 <_svfiprintf_r+0x74e>
 800a432:	9009      	str	r0, [sp, #36]	; 0x24
 800a434:	e526      	b.n	8009e84 <_svfiprintf_r+0x1c0>
 800a436:	9905      	ldr	r1, [sp, #20]
 800a438:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a43c:	bf14      	ite	ne
 800a43e:	880b      	ldrhne	r3, [r1, #0]
 800a440:	680b      	ldreq	r3, [r1, #0]
 800a442:	2201      	movs	r2, #1
 800a444:	9805      	ldr	r0, [sp, #20]
 800a446:	1c19      	adds	r1, r3, #0
 800a448:	bf18      	it	ne
 800a44a:	2101      	movne	r1, #1
 800a44c:	3004      	adds	r0, #4
 800a44e:	9005      	str	r0, [sp, #20]
 800a450:	e4f4      	b.n	8009e3c <_svfiprintf_r+0x178>
 800a452:	f01b 0140 	ands.w	r1, fp, #64	; 0x40
 800a456:	bf0b      	itete	eq
 800a458:	9a05      	ldreq	r2, [sp, #20]
 800a45a:	9905      	ldrne	r1, [sp, #20]
 800a45c:	6813      	ldreq	r3, [r2, #0]
 800a45e:	880b      	ldrhne	r3, [r1, #0]
 800a460:	bf08      	it	eq
 800a462:	460a      	moveq	r2, r1
 800a464:	e7ee      	b.n	800a444 <_svfiprintf_r+0x780>
 800a466:	2202      	movs	r2, #2
 800a468:	e4e8      	b.n	8009e3c <_svfiprintf_r+0x178>
 800a46a:	9807      	ldr	r0, [sp, #28]
 800a46c:	4651      	mov	r1, sl
 800a46e:	4642      	mov	r2, r8
 800a470:	f7ff fba8 	bl	8009bc4 <__ssprint_r>
 800a474:	2800      	cmp	r0, #0
 800a476:	f47f af31 	bne.w	800a2dc <_svfiprintf_r+0x618>
 800a47a:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a47c:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a47e:	ac0e      	add	r4, sp, #56	; 0x38
 800a480:	e669      	b.n	800a156 <_svfiprintf_r+0x492>
 800a482:	9a05      	ldr	r2, [sp, #20]
 800a484:	6815      	ldr	r5, [r2, #0]
 800a486:	3204      	adds	r2, #4
 800a488:	2d00      	cmp	r5, #0
 800a48a:	bfbc      	itt	lt
 800a48c:	9205      	strlt	r2, [sp, #20]
 800a48e:	f04f 35ff 	movlt.w	r5, #4294967295	; 0xffffffff
 800a492:	f6ff ac60 	blt.w	8009d56 <_svfiprintf_r+0x92>
 800a496:	9205      	str	r2, [sp, #20]
 800a498:	e45d      	b.n	8009d56 <_svfiprintf_r+0x92>
 800a49a:	bf00      	nop
 800a49c:	0800b700 	.word	0x0800b700
 800a4a0:	0800b710 	.word	0x0800b710
 800a4a4:	9807      	ldr	r0, [sp, #28]
 800a4a6:	4651      	mov	r1, sl
 800a4a8:	4642      	mov	r2, r8
 800a4aa:	f7ff fb8b 	bl	8009bc4 <__ssprint_r>
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	f47f af14 	bne.w	800a2dc <_svfiprintf_r+0x618>
 800a4b4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a4b6:	e6e9      	b.n	800a28c <_svfiprintf_r+0x5c8>
 800a4b8:	2930      	cmp	r1, #48	; 0x30
 800a4ba:	d004      	beq.n	800a4c6 <_svfiprintf_r+0x802>
 800a4bc:	1e93      	subs	r3, r2, #2
 800a4be:	9309      	str	r3, [sp, #36]	; 0x24
 800a4c0:	2330      	movs	r3, #48	; 0x30
 800a4c2:	f802 3c02 	strb.w	r3, [r2, #-2]
 800a4c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c8:	ebc3 0308 	rsb	r3, r3, r8
 800a4cc:	9303      	str	r3, [sp, #12]
 800a4ce:	e4dc      	b.n	8009e8a <_svfiprintf_r+0x1c6>
 800a4d0:	9805      	ldr	r0, [sp, #20]
 800a4d2:	9904      	ldr	r1, [sp, #16]
 800a4d4:	6803      	ldr	r3, [r0, #0]
 800a4d6:	3004      	adds	r0, #4
 800a4d8:	9005      	str	r0, [sp, #20]
 800a4da:	6019      	str	r1, [r3, #0]
 800a4dc:	e411      	b.n	8009d02 <_svfiprintf_r+0x3e>
 800a4de:	9a05      	ldr	r2, [sp, #20]
 800a4e0:	6813      	ldr	r3, [r2, #0]
 800a4e2:	3204      	adds	r2, #4
 800a4e4:	9205      	str	r2, [sp, #20]
 800a4e6:	e54e      	b.n	8009f86 <_svfiprintf_r+0x2c2>
 800a4e8:	9905      	ldr	r1, [sp, #20]
 800a4ea:	880b      	ldrh	r3, [r1, #0]
 800a4ec:	3104      	adds	r1, #4
 800a4ee:	9105      	str	r1, [sp, #20]
 800a4f0:	e52b      	b.n	8009f4a <_svfiprintf_r+0x286>
 800a4f2:	f7ff fb37 	bl	8009b64 <strlen>
 800a4f6:	9608      	str	r6, [sp, #32]
 800a4f8:	9003      	str	r0, [sp, #12]
 800a4fa:	e4c7      	b.n	8009e8c <_svfiprintf_r+0x1c8>
 800a4fc:	9807      	ldr	r0, [sp, #28]
 800a4fe:	4651      	mov	r1, sl
 800a500:	4642      	mov	r2, r8
 800a502:	f7ff fb5f 	bl	8009bc4 <__ssprint_r>
 800a506:	2800      	cmp	r0, #0
 800a508:	f47f aee8 	bne.w	800a2dc <_svfiprintf_r+0x618>
 800a50c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800a50e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 800a510:	ac0e      	add	r4, sp, #56	; 0x38
 800a512:	e642      	b.n	800a19a <_svfiprintf_r+0x4d6>
 800a514:	9905      	ldr	r1, [sp, #20]
 800a516:	9a04      	ldr	r2, [sp, #16]
 800a518:	680b      	ldr	r3, [r1, #0]
 800a51a:	3104      	adds	r1, #4
 800a51c:	9105      	str	r1, [sp, #20]
 800a51e:	601a      	str	r2, [r3, #0]
 800a520:	f7ff bbef 	b.w	8009d02 <_svfiprintf_r+0x3e>
 800a524:	2140      	movs	r1, #64	; 0x40
 800a526:	9200      	str	r2, [sp, #0]
 800a528:	f7fe fa56 	bl	80089d8 <_malloc_r>
 800a52c:	9a00      	ldr	r2, [sp, #0]
 800a52e:	f8ca 0000 	str.w	r0, [sl]
 800a532:	f8ca 0010 	str.w	r0, [sl, #16]
 800a536:	b188      	cbz	r0, 800a55c <_svfiprintf_r+0x898>
 800a538:	2340      	movs	r3, #64	; 0x40
 800a53a:	f8ca 3014 	str.w	r3, [sl, #20]
 800a53e:	f7ff bbcf 	b.w	8009ce0 <_svfiprintf_r+0x1c>
 800a542:	2d06      	cmp	r5, #6
 800a544:	bf28      	it	cs
 800a546:	2506      	movcs	r5, #6
 800a548:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 800a54c:	9302      	str	r3, [sp, #8]
 800a54e:	4b07      	ldr	r3, [pc, #28]	; (800a56c <_svfiprintf_r+0x8a8>)
 800a550:	9503      	str	r5, [sp, #12]
 800a552:	9309      	str	r3, [sp, #36]	; 0x24
 800a554:	e52e      	b.n	8009fb4 <_svfiprintf_r+0x2f0>
 800a556:	9503      	str	r5, [sp, #12]
 800a558:	9008      	str	r0, [sp, #32]
 800a55a:	e497      	b.n	8009e8c <_svfiprintf_r+0x1c8>
 800a55c:	9807      	ldr	r0, [sp, #28]
 800a55e:	230c      	movs	r3, #12
 800a560:	6003      	str	r3, [r0, #0]
 800a562:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a566:	9304      	str	r3, [sp, #16]
 800a568:	e6c1      	b.n	800a2ee <_svfiprintf_r+0x62a>
 800a56a:	bf00      	nop
 800a56c:	0800b79c 	.word	0x0800b79c

0800a570 <_calloc_r>:
 800a570:	b510      	push	{r4, lr}
 800a572:	fb01 f102 	mul.w	r1, r1, r2
 800a576:	f7fe fa2f 	bl	80089d8 <_malloc_r>
 800a57a:	4604      	mov	r4, r0
 800a57c:	b300      	cbz	r0, 800a5c0 <_calloc_r+0x50>
 800a57e:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800a582:	f022 0203 	bic.w	r2, r2, #3
 800a586:	3a04      	subs	r2, #4
 800a588:	2a24      	cmp	r2, #36	; 0x24
 800a58a:	d81b      	bhi.n	800a5c4 <_calloc_r+0x54>
 800a58c:	2a13      	cmp	r2, #19
 800a58e:	bf98      	it	ls
 800a590:	4602      	movls	r2, r0
 800a592:	d911      	bls.n	800a5b8 <_calloc_r+0x48>
 800a594:	2300      	movs	r3, #0
 800a596:	2a1b      	cmp	r2, #27
 800a598:	6003      	str	r3, [r0, #0]
 800a59a:	6043      	str	r3, [r0, #4]
 800a59c:	bf98      	it	ls
 800a59e:	f100 0208 	addls.w	r2, r0, #8
 800a5a2:	d909      	bls.n	800a5b8 <_calloc_r+0x48>
 800a5a4:	2a24      	cmp	r2, #36	; 0x24
 800a5a6:	6083      	str	r3, [r0, #8]
 800a5a8:	60c3      	str	r3, [r0, #12]
 800a5aa:	bf11      	iteee	ne
 800a5ac:	f100 0210 	addne.w	r2, r0, #16
 800a5b0:	6103      	streq	r3, [r0, #16]
 800a5b2:	6143      	streq	r3, [r0, #20]
 800a5b4:	f100 0218 	addeq.w	r2, r0, #24
 800a5b8:	2300      	movs	r3, #0
 800a5ba:	6013      	str	r3, [r2, #0]
 800a5bc:	6053      	str	r3, [r2, #4]
 800a5be:	6093      	str	r3, [r2, #8]
 800a5c0:	4620      	mov	r0, r4
 800a5c2:	bd10      	pop	{r4, pc}
 800a5c4:	2100      	movs	r1, #0
 800a5c6:	f000 f85b 	bl	800a680 <memset>
 800a5ca:	4620      	mov	r0, r4
 800a5cc:	bd10      	pop	{r4, pc}
 800a5ce:	bf00      	nop

0800a5d0 <memmove>:
 800a5d0:	4288      	cmp	r0, r1
 800a5d2:	b4f0      	push	{r4, r5, r6, r7}
 800a5d4:	d912      	bls.n	800a5fc <memmove+0x2c>
 800a5d6:	188d      	adds	r5, r1, r2
 800a5d8:	42a8      	cmp	r0, r5
 800a5da:	d20f      	bcs.n	800a5fc <memmove+0x2c>
 800a5dc:	b162      	cbz	r2, 800a5f8 <memmove+0x28>
 800a5de:	4251      	negs	r1, r2
 800a5e0:	4613      	mov	r3, r2
 800a5e2:	1882      	adds	r2, r0, r2
 800a5e4:	186d      	adds	r5, r5, r1
 800a5e6:	1852      	adds	r2, r2, r1
 800a5e8:	18ec      	adds	r4, r5, r3
 800a5ea:	18d1      	adds	r1, r2, r3
 800a5ec:	f814 4c01 	ldrb.w	r4, [r4, #-1]
 800a5f0:	3b01      	subs	r3, #1
 800a5f2:	f801 4c01 	strb.w	r4, [r1, #-1]
 800a5f6:	d1f7      	bne.n	800a5e8 <memmove+0x18>
 800a5f8:	bcf0      	pop	{r4, r5, r6, r7}
 800a5fa:	4770      	bx	lr
 800a5fc:	2a0f      	cmp	r2, #15
 800a5fe:	bf98      	it	ls
 800a600:	4603      	movls	r3, r0
 800a602:	d931      	bls.n	800a668 <memmove+0x98>
 800a604:	ea41 0300 	orr.w	r3, r1, r0
 800a608:	079b      	lsls	r3, r3, #30
 800a60a:	d137      	bne.n	800a67c <memmove+0xac>
 800a60c:	460c      	mov	r4, r1
 800a60e:	4603      	mov	r3, r0
 800a610:	4615      	mov	r5, r2
 800a612:	6826      	ldr	r6, [r4, #0]
 800a614:	601e      	str	r6, [r3, #0]
 800a616:	6866      	ldr	r6, [r4, #4]
 800a618:	605e      	str	r6, [r3, #4]
 800a61a:	68a6      	ldr	r6, [r4, #8]
 800a61c:	609e      	str	r6, [r3, #8]
 800a61e:	68e6      	ldr	r6, [r4, #12]
 800a620:	3d10      	subs	r5, #16
 800a622:	60de      	str	r6, [r3, #12]
 800a624:	3410      	adds	r4, #16
 800a626:	3310      	adds	r3, #16
 800a628:	2d0f      	cmp	r5, #15
 800a62a:	d8f2      	bhi.n	800a612 <memmove+0x42>
 800a62c:	f1a2 0410 	sub.w	r4, r2, #16
 800a630:	f024 040f 	bic.w	r4, r4, #15
 800a634:	f002 020f 	and.w	r2, r2, #15
 800a638:	3410      	adds	r4, #16
 800a63a:	2a03      	cmp	r2, #3
 800a63c:	eb00 0304 	add.w	r3, r0, r4
 800a640:	4421      	add	r1, r4
 800a642:	d911      	bls.n	800a668 <memmove+0x98>
 800a644:	1f0e      	subs	r6, r1, #4
 800a646:	461d      	mov	r5, r3
 800a648:	4614      	mov	r4, r2
 800a64a:	f856 7f04 	ldr.w	r7, [r6, #4]!
 800a64e:	3c04      	subs	r4, #4
 800a650:	2c03      	cmp	r4, #3
 800a652:	f845 7b04 	str.w	r7, [r5], #4
 800a656:	d8f8      	bhi.n	800a64a <memmove+0x7a>
 800a658:	1f14      	subs	r4, r2, #4
 800a65a:	f024 0403 	bic.w	r4, r4, #3
 800a65e:	3404      	adds	r4, #4
 800a660:	f002 0203 	and.w	r2, r2, #3
 800a664:	1909      	adds	r1, r1, r4
 800a666:	191b      	adds	r3, r3, r4
 800a668:	2a00      	cmp	r2, #0
 800a66a:	d0c5      	beq.n	800a5f8 <memmove+0x28>
 800a66c:	3901      	subs	r1, #1
 800a66e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a672:	3a01      	subs	r2, #1
 800a674:	f803 4b01 	strb.w	r4, [r3], #1
 800a678:	d1f9      	bne.n	800a66e <memmove+0x9e>
 800a67a:	e7bd      	b.n	800a5f8 <memmove+0x28>
 800a67c:	4603      	mov	r3, r0
 800a67e:	e7f5      	b.n	800a66c <memmove+0x9c>

0800a680 <memset>:
 800a680:	f010 0f03 	tst.w	r0, #3
 800a684:	b470      	push	{r4, r5, r6}
 800a686:	4603      	mov	r3, r0
 800a688:	d042      	beq.n	800a710 <memset+0x90>
 800a68a:	2a00      	cmp	r2, #0
 800a68c:	d03e      	beq.n	800a70c <memset+0x8c>
 800a68e:	3a01      	subs	r2, #1
 800a690:	b2cd      	uxtb	r5, r1
 800a692:	e003      	b.n	800a69c <memset+0x1c>
 800a694:	1e54      	subs	r4, r2, #1
 800a696:	2a00      	cmp	r2, #0
 800a698:	d038      	beq.n	800a70c <memset+0x8c>
 800a69a:	4622      	mov	r2, r4
 800a69c:	f803 5b01 	strb.w	r5, [r3], #1
 800a6a0:	f013 0f03 	tst.w	r3, #3
 800a6a4:	461c      	mov	r4, r3
 800a6a6:	d1f5      	bne.n	800a694 <memset+0x14>
 800a6a8:	2a03      	cmp	r2, #3
 800a6aa:	d929      	bls.n	800a700 <memset+0x80>
 800a6ac:	b2cd      	uxtb	r5, r1
 800a6ae:	2a0f      	cmp	r2, #15
 800a6b0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800a6b4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800a6b8:	bf84      	itt	hi
 800a6ba:	4623      	movhi	r3, r4
 800a6bc:	4616      	movhi	r6, r2
 800a6be:	d911      	bls.n	800a6e4 <memset+0x64>
 800a6c0:	3e10      	subs	r6, #16
 800a6c2:	601d      	str	r5, [r3, #0]
 800a6c4:	605d      	str	r5, [r3, #4]
 800a6c6:	609d      	str	r5, [r3, #8]
 800a6c8:	60dd      	str	r5, [r3, #12]
 800a6ca:	3310      	adds	r3, #16
 800a6cc:	2e0f      	cmp	r6, #15
 800a6ce:	d8f7      	bhi.n	800a6c0 <memset+0x40>
 800a6d0:	f1a2 0310 	sub.w	r3, r2, #16
 800a6d4:	f023 030f 	bic.w	r3, r3, #15
 800a6d8:	f002 020f 	and.w	r2, r2, #15
 800a6dc:	3310      	adds	r3, #16
 800a6de:	2a03      	cmp	r2, #3
 800a6e0:	441c      	add	r4, r3
 800a6e2:	d90d      	bls.n	800a700 <memset+0x80>
 800a6e4:	4626      	mov	r6, r4
 800a6e6:	4613      	mov	r3, r2
 800a6e8:	3b04      	subs	r3, #4
 800a6ea:	2b03      	cmp	r3, #3
 800a6ec:	f846 5b04 	str.w	r5, [r6], #4
 800a6f0:	d8fa      	bhi.n	800a6e8 <memset+0x68>
 800a6f2:	1f13      	subs	r3, r2, #4
 800a6f4:	f023 0303 	bic.w	r3, r3, #3
 800a6f8:	3304      	adds	r3, #4
 800a6fa:	f002 0203 	and.w	r2, r2, #3
 800a6fe:	18e4      	adds	r4, r4, r3
 800a700:	b2c9      	uxtb	r1, r1
 800a702:	b11a      	cbz	r2, 800a70c <memset+0x8c>
 800a704:	3a01      	subs	r2, #1
 800a706:	f804 1b01 	strb.w	r1, [r4], #1
 800a70a:	d1fb      	bne.n	800a704 <memset+0x84>
 800a70c:	bc70      	pop	{r4, r5, r6}
 800a70e:	4770      	bx	lr
 800a710:	4604      	mov	r4, r0
 800a712:	e7c9      	b.n	800a6a8 <memset+0x28>

0800a714 <_realloc_r>:
 800a714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a718:	460c      	mov	r4, r1
 800a71a:	b083      	sub	sp, #12
 800a71c:	4607      	mov	r7, r0
 800a71e:	4690      	mov	r8, r2
 800a720:	2900      	cmp	r1, #0
 800a722:	f000 80fe 	beq.w	800a922 <_realloc_r+0x20e>
 800a726:	f108 050b 	add.w	r5, r8, #11
 800a72a:	f7fe fc8b 	bl	8009044 <__malloc_lock>
 800a72e:	2d16      	cmp	r5, #22
 800a730:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800a734:	d87d      	bhi.n	800a832 <_realloc_r+0x11e>
 800a736:	2210      	movs	r2, #16
 800a738:	2600      	movs	r6, #0
 800a73a:	4615      	mov	r5, r2
 800a73c:	4545      	cmp	r5, r8
 800a73e:	bf38      	it	cc
 800a740:	f046 0601 	orrcc.w	r6, r6, #1
 800a744:	2e00      	cmp	r6, #0
 800a746:	f040 80f2 	bne.w	800a92e <_realloc_r+0x21a>
 800a74a:	f021 0a03 	bic.w	sl, r1, #3
 800a74e:	4592      	cmp	sl, r2
 800a750:	f1a4 0b08 	sub.w	fp, r4, #8
 800a754:	bfa8      	it	ge
 800a756:	4656      	movge	r6, sl
 800a758:	da55      	bge.n	800a806 <_realloc_r+0xf2>
 800a75a:	4ba0      	ldr	r3, [pc, #640]	; (800a9dc <_realloc_r+0x2c8>)
 800a75c:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800a760:	eb0b 000a 	add.w	r0, fp, sl
 800a764:	4584      	cmp	ip, r0
 800a766:	f000 80e7 	beq.w	800a938 <_realloc_r+0x224>
 800a76a:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800a76e:	f02e 0901 	bic.w	r9, lr, #1
 800a772:	4481      	add	r9, r0
 800a774:	f8d9 9004 	ldr.w	r9, [r9, #4]
 800a778:	f019 0f01 	tst.w	r9, #1
 800a77c:	bf1c      	itt	ne
 800a77e:	46b6      	movne	lr, r6
 800a780:	4670      	movne	r0, lr
 800a782:	d05b      	beq.n	800a83c <_realloc_r+0x128>
 800a784:	07c9      	lsls	r1, r1, #31
 800a786:	d479      	bmi.n	800a87c <_realloc_r+0x168>
 800a788:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800a78c:	ebc1 090b 	rsb	r9, r1, fp
 800a790:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a794:	f021 0103 	bic.w	r1, r1, #3
 800a798:	2800      	cmp	r0, #0
 800a79a:	f000 8097 	beq.w	800a8cc <_realloc_r+0x1b8>
 800a79e:	4560      	cmp	r0, ip
 800a7a0:	eb01 0c0a 	add.w	ip, r1, sl
 800a7a4:	eb0e 060c 	add.w	r6, lr, ip
 800a7a8:	f000 811a 	beq.w	800a9e0 <_realloc_r+0x2cc>
 800a7ac:	42b2      	cmp	r2, r6
 800a7ae:	f300 808f 	bgt.w	800a8d0 <_realloc_r+0x1bc>
 800a7b2:	68c3      	ldr	r3, [r0, #12]
 800a7b4:	6882      	ldr	r2, [r0, #8]
 800a7b6:	46c8      	mov	r8, r9
 800a7b8:	609a      	str	r2, [r3, #8]
 800a7ba:	60d3      	str	r3, [r2, #12]
 800a7bc:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a7c0:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800a7c4:	f1aa 0204 	sub.w	r2, sl, #4
 800a7c8:	2a24      	cmp	r2, #36	; 0x24
 800a7ca:	60cb      	str	r3, [r1, #12]
 800a7cc:	6099      	str	r1, [r3, #8]
 800a7ce:	f200 8144 	bhi.w	800aa5a <_realloc_r+0x346>
 800a7d2:	2a13      	cmp	r2, #19
 800a7d4:	bf98      	it	ls
 800a7d6:	4643      	movls	r3, r8
 800a7d8:	d90b      	bls.n	800a7f2 <_realloc_r+0xde>
 800a7da:	6823      	ldr	r3, [r4, #0]
 800a7dc:	f8c9 3008 	str.w	r3, [r9, #8]
 800a7e0:	6863      	ldr	r3, [r4, #4]
 800a7e2:	2a1b      	cmp	r2, #27
 800a7e4:	f8c9 300c 	str.w	r3, [r9, #12]
 800a7e8:	f200 8140 	bhi.w	800aa6c <_realloc_r+0x358>
 800a7ec:	f109 0310 	add.w	r3, r9, #16
 800a7f0:	3408      	adds	r4, #8
 800a7f2:	6822      	ldr	r2, [r4, #0]
 800a7f4:	601a      	str	r2, [r3, #0]
 800a7f6:	6862      	ldr	r2, [r4, #4]
 800a7f8:	605a      	str	r2, [r3, #4]
 800a7fa:	68a2      	ldr	r2, [r4, #8]
 800a7fc:	609a      	str	r2, [r3, #8]
 800a7fe:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a802:	4644      	mov	r4, r8
 800a804:	46cb      	mov	fp, r9
 800a806:	1b72      	subs	r2, r6, r5
 800a808:	2a0f      	cmp	r2, #15
 800a80a:	d822      	bhi.n	800a852 <_realloc_r+0x13e>
 800a80c:	f001 0101 	and.w	r1, r1, #1
 800a810:	eb0b 0306 	add.w	r3, fp, r6
 800a814:	430e      	orrs	r6, r1
 800a816:	f8cb 6004 	str.w	r6, [fp, #4]
 800a81a:	685a      	ldr	r2, [r3, #4]
 800a81c:	f042 0201 	orr.w	r2, r2, #1
 800a820:	605a      	str	r2, [r3, #4]
 800a822:	4638      	mov	r0, r7
 800a824:	f7fe fc10 	bl	8009048 <__malloc_unlock>
 800a828:	46a0      	mov	r8, r4
 800a82a:	4640      	mov	r0, r8
 800a82c:	b003      	add	sp, #12
 800a82e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a832:	f025 0507 	bic.w	r5, r5, #7
 800a836:	462a      	mov	r2, r5
 800a838:	0fee      	lsrs	r6, r5, #31
 800a83a:	e77f      	b.n	800a73c <_realloc_r+0x28>
 800a83c:	f02e 0e03 	bic.w	lr, lr, #3
 800a840:	eb0e 060a 	add.w	r6, lr, sl
 800a844:	42b2      	cmp	r2, r6
 800a846:	dc9d      	bgt.n	800a784 <_realloc_r+0x70>
 800a848:	68c3      	ldr	r3, [r0, #12]
 800a84a:	6882      	ldr	r2, [r0, #8]
 800a84c:	60d3      	str	r3, [r2, #12]
 800a84e:	609a      	str	r2, [r3, #8]
 800a850:	e7d9      	b.n	800a806 <_realloc_r+0xf2>
 800a852:	eb0b 0305 	add.w	r3, fp, r5
 800a856:	f001 0101 	and.w	r1, r1, #1
 800a85a:	1898      	adds	r0, r3, r2
 800a85c:	430d      	orrs	r5, r1
 800a85e:	f042 0201 	orr.w	r2, r2, #1
 800a862:	f8cb 5004 	str.w	r5, [fp, #4]
 800a866:	605a      	str	r2, [r3, #4]
 800a868:	6842      	ldr	r2, [r0, #4]
 800a86a:	f042 0201 	orr.w	r2, r2, #1
 800a86e:	6042      	str	r2, [r0, #4]
 800a870:	f103 0108 	add.w	r1, r3, #8
 800a874:	4638      	mov	r0, r7
 800a876:	f7fd ffa3 	bl	80087c0 <_free_r>
 800a87a:	e7d2      	b.n	800a822 <_realloc_r+0x10e>
 800a87c:	4641      	mov	r1, r8
 800a87e:	4638      	mov	r0, r7
 800a880:	f7fe f8aa 	bl	80089d8 <_malloc_r>
 800a884:	4680      	mov	r8, r0
 800a886:	b1e8      	cbz	r0, 800a8c4 <_realloc_r+0x1b0>
 800a888:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800a88c:	f021 0301 	bic.w	r3, r1, #1
 800a890:	f1a0 0208 	sub.w	r2, r0, #8
 800a894:	445b      	add	r3, fp
 800a896:	429a      	cmp	r2, r3
 800a898:	f000 80d9 	beq.w	800aa4e <_realloc_r+0x33a>
 800a89c:	f1aa 0204 	sub.w	r2, sl, #4
 800a8a0:	2a24      	cmp	r2, #36	; 0x24
 800a8a2:	f200 8096 	bhi.w	800a9d2 <_realloc_r+0x2be>
 800a8a6:	2a13      	cmp	r2, #19
 800a8a8:	bf9c      	itt	ls
 800a8aa:	4603      	movls	r3, r0
 800a8ac:	4622      	movls	r2, r4
 800a8ae:	d863      	bhi.n	800a978 <_realloc_r+0x264>
 800a8b0:	6811      	ldr	r1, [r2, #0]
 800a8b2:	6019      	str	r1, [r3, #0]
 800a8b4:	6851      	ldr	r1, [r2, #4]
 800a8b6:	6059      	str	r1, [r3, #4]
 800a8b8:	6892      	ldr	r2, [r2, #8]
 800a8ba:	609a      	str	r2, [r3, #8]
 800a8bc:	4638      	mov	r0, r7
 800a8be:	4621      	mov	r1, r4
 800a8c0:	f7fd ff7e 	bl	80087c0 <_free_r>
 800a8c4:	4638      	mov	r0, r7
 800a8c6:	f7fe fbbf 	bl	8009048 <__malloc_unlock>
 800a8ca:	e7ae      	b.n	800a82a <_realloc_r+0x116>
 800a8cc:	eb01 0c0a 	add.w	ip, r1, sl
 800a8d0:	4562      	cmp	r2, ip
 800a8d2:	dcd3      	bgt.n	800a87c <_realloc_r+0x168>
 800a8d4:	464e      	mov	r6, r9
 800a8d6:	f8d9 300c 	ldr.w	r3, [r9, #12]
 800a8da:	f856 1f08 	ldr.w	r1, [r6, #8]!
 800a8de:	f1aa 0204 	sub.w	r2, sl, #4
 800a8e2:	2a24      	cmp	r2, #36	; 0x24
 800a8e4:	60cb      	str	r3, [r1, #12]
 800a8e6:	6099      	str	r1, [r3, #8]
 800a8e8:	d865      	bhi.n	800a9b6 <_realloc_r+0x2a2>
 800a8ea:	2a13      	cmp	r2, #19
 800a8ec:	bf98      	it	ls
 800a8ee:	4633      	movls	r3, r6
 800a8f0:	d90b      	bls.n	800a90a <_realloc_r+0x1f6>
 800a8f2:	6823      	ldr	r3, [r4, #0]
 800a8f4:	f8c9 3008 	str.w	r3, [r9, #8]
 800a8f8:	6863      	ldr	r3, [r4, #4]
 800a8fa:	2a1b      	cmp	r2, #27
 800a8fc:	f8c9 300c 	str.w	r3, [r9, #12]
 800a900:	f200 80c0 	bhi.w	800aa84 <_realloc_r+0x370>
 800a904:	f109 0310 	add.w	r3, r9, #16
 800a908:	3408      	adds	r4, #8
 800a90a:	6822      	ldr	r2, [r4, #0]
 800a90c:	601a      	str	r2, [r3, #0]
 800a90e:	6862      	ldr	r2, [r4, #4]
 800a910:	605a      	str	r2, [r3, #4]
 800a912:	68a2      	ldr	r2, [r4, #8]
 800a914:	609a      	str	r2, [r3, #8]
 800a916:	4634      	mov	r4, r6
 800a918:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a91c:	4666      	mov	r6, ip
 800a91e:	46cb      	mov	fp, r9
 800a920:	e771      	b.n	800a806 <_realloc_r+0xf2>
 800a922:	4611      	mov	r1, r2
 800a924:	b003      	add	sp, #12
 800a926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a92a:	f7fe b855 	b.w	80089d8 <_malloc_r>
 800a92e:	230c      	movs	r3, #12
 800a930:	603b      	str	r3, [r7, #0]
 800a932:	f04f 0800 	mov.w	r8, #0
 800a936:	e778      	b.n	800a82a <_realloc_r+0x116>
 800a938:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800a93c:	f026 0e03 	bic.w	lr, r6, #3
 800a940:	eb0e 000a 	add.w	r0, lr, sl
 800a944:	f105 0610 	add.w	r6, r5, #16
 800a948:	42b0      	cmp	r0, r6
 800a94a:	bfb8      	it	lt
 800a94c:	4660      	movlt	r0, ip
 800a94e:	f6ff af19 	blt.w	800a784 <_realloc_r+0x70>
 800a952:	eb0b 0205 	add.w	r2, fp, r5
 800a956:	1b41      	subs	r1, r0, r5
 800a958:	f041 0101 	orr.w	r1, r1, #1
 800a95c:	6051      	str	r1, [r2, #4]
 800a95e:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800a962:	609a      	str	r2, [r3, #8]
 800a964:	f001 0301 	and.w	r3, r1, #1
 800a968:	431d      	orrs	r5, r3
 800a96a:	f844 5c04 	str.w	r5, [r4, #-4]
 800a96e:	4638      	mov	r0, r7
 800a970:	f7fe fb6a 	bl	8009048 <__malloc_unlock>
 800a974:	46a0      	mov	r8, r4
 800a976:	e758      	b.n	800a82a <_realloc_r+0x116>
 800a978:	6823      	ldr	r3, [r4, #0]
 800a97a:	6003      	str	r3, [r0, #0]
 800a97c:	6863      	ldr	r3, [r4, #4]
 800a97e:	2a1b      	cmp	r2, #27
 800a980:	6043      	str	r3, [r0, #4]
 800a982:	bf9c      	itt	ls
 800a984:	f104 0208 	addls.w	r2, r4, #8
 800a988:	f100 0308 	addls.w	r3, r0, #8
 800a98c:	d990      	bls.n	800a8b0 <_realloc_r+0x19c>
 800a98e:	68a3      	ldr	r3, [r4, #8]
 800a990:	6083      	str	r3, [r0, #8]
 800a992:	68e3      	ldr	r3, [r4, #12]
 800a994:	2a24      	cmp	r2, #36	; 0x24
 800a996:	60c3      	str	r3, [r0, #12]
 800a998:	bf03      	ittte	eq
 800a99a:	6923      	ldreq	r3, [r4, #16]
 800a99c:	6103      	streq	r3, [r0, #16]
 800a99e:	6962      	ldreq	r2, [r4, #20]
 800a9a0:	f100 0310 	addne.w	r3, r0, #16
 800a9a4:	bf09      	itett	eq
 800a9a6:	6142      	streq	r2, [r0, #20]
 800a9a8:	f104 0210 	addne.w	r2, r4, #16
 800a9ac:	f100 0318 	addeq.w	r3, r0, #24
 800a9b0:	f104 0218 	addeq.w	r2, r4, #24
 800a9b4:	e77c      	b.n	800a8b0 <_realloc_r+0x19c>
 800a9b6:	4621      	mov	r1, r4
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	f8cd c004 	str.w	ip, [sp, #4]
 800a9be:	f7ff fe07 	bl	800a5d0 <memmove>
 800a9c2:	f8dd c004 	ldr.w	ip, [sp, #4]
 800a9c6:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a9ca:	4634      	mov	r4, r6
 800a9cc:	46cb      	mov	fp, r9
 800a9ce:	4666      	mov	r6, ip
 800a9d0:	e719      	b.n	800a806 <_realloc_r+0xf2>
 800a9d2:	4621      	mov	r1, r4
 800a9d4:	f7ff fdfc 	bl	800a5d0 <memmove>
 800a9d8:	e770      	b.n	800a8bc <_realloc_r+0x1a8>
 800a9da:	bf00      	nop
 800a9dc:	200005fc 	.word	0x200005fc
 800a9e0:	f105 0110 	add.w	r1, r5, #16
 800a9e4:	428e      	cmp	r6, r1
 800a9e6:	f6ff af73 	blt.w	800a8d0 <_realloc_r+0x1bc>
 800a9ea:	46c8      	mov	r8, r9
 800a9ec:	f8d9 100c 	ldr.w	r1, [r9, #12]
 800a9f0:	f858 0f08 	ldr.w	r0, [r8, #8]!
 800a9f4:	f1aa 0204 	sub.w	r2, sl, #4
 800a9f8:	2a24      	cmp	r2, #36	; 0x24
 800a9fa:	60c1      	str	r1, [r0, #12]
 800a9fc:	6088      	str	r0, [r1, #8]
 800a9fe:	d861      	bhi.n	800aac4 <_realloc_r+0x3b0>
 800aa00:	2a13      	cmp	r2, #19
 800aa02:	bf98      	it	ls
 800aa04:	4642      	movls	r2, r8
 800aa06:	d90a      	bls.n	800aa1e <_realloc_r+0x30a>
 800aa08:	6821      	ldr	r1, [r4, #0]
 800aa0a:	f8c9 1008 	str.w	r1, [r9, #8]
 800aa0e:	6861      	ldr	r1, [r4, #4]
 800aa10:	2a1b      	cmp	r2, #27
 800aa12:	f8c9 100c 	str.w	r1, [r9, #12]
 800aa16:	d85c      	bhi.n	800aad2 <_realloc_r+0x3be>
 800aa18:	f109 0210 	add.w	r2, r9, #16
 800aa1c:	3408      	adds	r4, #8
 800aa1e:	6821      	ldr	r1, [r4, #0]
 800aa20:	6011      	str	r1, [r2, #0]
 800aa22:	6861      	ldr	r1, [r4, #4]
 800aa24:	6051      	str	r1, [r2, #4]
 800aa26:	68a1      	ldr	r1, [r4, #8]
 800aa28:	6091      	str	r1, [r2, #8]
 800aa2a:	eb09 0205 	add.w	r2, r9, r5
 800aa2e:	1b71      	subs	r1, r6, r5
 800aa30:	f041 0101 	orr.w	r1, r1, #1
 800aa34:	6051      	str	r1, [r2, #4]
 800aa36:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa3a:	609a      	str	r2, [r3, #8]
 800aa3c:	f001 0301 	and.w	r3, r1, #1
 800aa40:	431d      	orrs	r5, r3
 800aa42:	f8c9 5004 	str.w	r5, [r9, #4]
 800aa46:	4638      	mov	r0, r7
 800aa48:	f7fe fafe 	bl	8009048 <__malloc_unlock>
 800aa4c:	e6ed      	b.n	800a82a <_realloc_r+0x116>
 800aa4e:	f850 6c04 	ldr.w	r6, [r0, #-4]
 800aa52:	f026 0603 	bic.w	r6, r6, #3
 800aa56:	4456      	add	r6, sl
 800aa58:	e6d5      	b.n	800a806 <_realloc_r+0xf2>
 800aa5a:	4621      	mov	r1, r4
 800aa5c:	4640      	mov	r0, r8
 800aa5e:	f7ff fdb7 	bl	800a5d0 <memmove>
 800aa62:	4644      	mov	r4, r8
 800aa64:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800aa68:	46cb      	mov	fp, r9
 800aa6a:	e6cc      	b.n	800a806 <_realloc_r+0xf2>
 800aa6c:	68a3      	ldr	r3, [r4, #8]
 800aa6e:	f8c9 3010 	str.w	r3, [r9, #16]
 800aa72:	68e3      	ldr	r3, [r4, #12]
 800aa74:	2a24      	cmp	r2, #36	; 0x24
 800aa76:	f8c9 3014 	str.w	r3, [r9, #20]
 800aa7a:	d00f      	beq.n	800aa9c <_realloc_r+0x388>
 800aa7c:	f109 0318 	add.w	r3, r9, #24
 800aa80:	3410      	adds	r4, #16
 800aa82:	e6b6      	b.n	800a7f2 <_realloc_r+0xde>
 800aa84:	68a3      	ldr	r3, [r4, #8]
 800aa86:	f8c9 3010 	str.w	r3, [r9, #16]
 800aa8a:	68e3      	ldr	r3, [r4, #12]
 800aa8c:	2a24      	cmp	r2, #36	; 0x24
 800aa8e:	f8c9 3014 	str.w	r3, [r9, #20]
 800aa92:	d00d      	beq.n	800aab0 <_realloc_r+0x39c>
 800aa94:	f109 0318 	add.w	r3, r9, #24
 800aa98:	3410      	adds	r4, #16
 800aa9a:	e736      	b.n	800a90a <_realloc_r+0x1f6>
 800aa9c:	6923      	ldr	r3, [r4, #16]
 800aa9e:	f8c9 3018 	str.w	r3, [r9, #24]
 800aaa2:	6962      	ldr	r2, [r4, #20]
 800aaa4:	f109 0320 	add.w	r3, r9, #32
 800aaa8:	f8c9 201c 	str.w	r2, [r9, #28]
 800aaac:	3418      	adds	r4, #24
 800aaae:	e6a0      	b.n	800a7f2 <_realloc_r+0xde>
 800aab0:	6923      	ldr	r3, [r4, #16]
 800aab2:	f8c9 3018 	str.w	r3, [r9, #24]
 800aab6:	6962      	ldr	r2, [r4, #20]
 800aab8:	f109 0320 	add.w	r3, r9, #32
 800aabc:	f8c9 201c 	str.w	r2, [r9, #28]
 800aac0:	3418      	adds	r4, #24
 800aac2:	e722      	b.n	800a90a <_realloc_r+0x1f6>
 800aac4:	4640      	mov	r0, r8
 800aac6:	4621      	mov	r1, r4
 800aac8:	9301      	str	r3, [sp, #4]
 800aaca:	f7ff fd81 	bl	800a5d0 <memmove>
 800aace:	9b01      	ldr	r3, [sp, #4]
 800aad0:	e7ab      	b.n	800aa2a <_realloc_r+0x316>
 800aad2:	68a1      	ldr	r1, [r4, #8]
 800aad4:	f8c9 1010 	str.w	r1, [r9, #16]
 800aad8:	68e1      	ldr	r1, [r4, #12]
 800aada:	2a24      	cmp	r2, #36	; 0x24
 800aadc:	f8c9 1014 	str.w	r1, [r9, #20]
 800aae0:	d003      	beq.n	800aaea <_realloc_r+0x3d6>
 800aae2:	f109 0218 	add.w	r2, r9, #24
 800aae6:	3410      	adds	r4, #16
 800aae8:	e799      	b.n	800aa1e <_realloc_r+0x30a>
 800aaea:	6922      	ldr	r2, [r4, #16]
 800aaec:	f8c9 2018 	str.w	r2, [r9, #24]
 800aaf0:	6961      	ldr	r1, [r4, #20]
 800aaf2:	f109 0220 	add.w	r2, r9, #32
 800aaf6:	f8c9 101c 	str.w	r1, [r9, #28]
 800aafa:	3418      	adds	r4, #24
 800aafc:	e78f      	b.n	800aa1e <_realloc_r+0x30a>
 800aafe:	bf00      	nop

0800ab00 <__aeabi_drsub>:
 800ab00:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800ab04:	e002      	b.n	800ab0c <__adddf3>
 800ab06:	bf00      	nop

0800ab08 <__aeabi_dsub>:
 800ab08:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800ab0c <__adddf3>:
 800ab0c:	b530      	push	{r4, r5, lr}
 800ab0e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800ab12:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800ab16:	ea94 0f05 	teq	r4, r5
 800ab1a:	bf08      	it	eq
 800ab1c:	ea90 0f02 	teqeq	r0, r2
 800ab20:	bf1f      	itttt	ne
 800ab22:	ea54 0c00 	orrsne.w	ip, r4, r0
 800ab26:	ea55 0c02 	orrsne.w	ip, r5, r2
 800ab2a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800ab2e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800ab32:	f000 80e2 	beq.w	800acfa <__adddf3+0x1ee>
 800ab36:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800ab3a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800ab3e:	bfb8      	it	lt
 800ab40:	426d      	neglt	r5, r5
 800ab42:	dd0c      	ble.n	800ab5e <__adddf3+0x52>
 800ab44:	442c      	add	r4, r5
 800ab46:	ea80 0202 	eor.w	r2, r0, r2
 800ab4a:	ea81 0303 	eor.w	r3, r1, r3
 800ab4e:	ea82 0000 	eor.w	r0, r2, r0
 800ab52:	ea83 0101 	eor.w	r1, r3, r1
 800ab56:	ea80 0202 	eor.w	r2, r0, r2
 800ab5a:	ea81 0303 	eor.w	r3, r1, r3
 800ab5e:	2d36      	cmp	r5, #54	; 0x36
 800ab60:	bf88      	it	hi
 800ab62:	bd30      	pophi	{r4, r5, pc}
 800ab64:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800ab68:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800ab6c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800ab70:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800ab74:	d002      	beq.n	800ab7c <__adddf3+0x70>
 800ab76:	4240      	negs	r0, r0
 800ab78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800ab7c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800ab80:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800ab84:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800ab88:	d002      	beq.n	800ab90 <__adddf3+0x84>
 800ab8a:	4252      	negs	r2, r2
 800ab8c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800ab90:	ea94 0f05 	teq	r4, r5
 800ab94:	f000 80a7 	beq.w	800ace6 <__adddf3+0x1da>
 800ab98:	f1a4 0401 	sub.w	r4, r4, #1
 800ab9c:	f1d5 0e20 	rsbs	lr, r5, #32
 800aba0:	db0d      	blt.n	800abbe <__adddf3+0xb2>
 800aba2:	fa02 fc0e 	lsl.w	ip, r2, lr
 800aba6:	fa22 f205 	lsr.w	r2, r2, r5
 800abaa:	1880      	adds	r0, r0, r2
 800abac:	f141 0100 	adc.w	r1, r1, #0
 800abb0:	fa03 f20e 	lsl.w	r2, r3, lr
 800abb4:	1880      	adds	r0, r0, r2
 800abb6:	fa43 f305 	asr.w	r3, r3, r5
 800abba:	4159      	adcs	r1, r3
 800abbc:	e00e      	b.n	800abdc <__adddf3+0xd0>
 800abbe:	f1a5 0520 	sub.w	r5, r5, #32
 800abc2:	f10e 0e20 	add.w	lr, lr, #32
 800abc6:	2a01      	cmp	r2, #1
 800abc8:	fa03 fc0e 	lsl.w	ip, r3, lr
 800abcc:	bf28      	it	cs
 800abce:	f04c 0c02 	orrcs.w	ip, ip, #2
 800abd2:	fa43 f305 	asr.w	r3, r3, r5
 800abd6:	18c0      	adds	r0, r0, r3
 800abd8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800abdc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800abe0:	d507      	bpl.n	800abf2 <__adddf3+0xe6>
 800abe2:	f04f 0e00 	mov.w	lr, #0
 800abe6:	f1dc 0c00 	rsbs	ip, ip, #0
 800abea:	eb7e 0000 	sbcs.w	r0, lr, r0
 800abee:	eb6e 0101 	sbc.w	r1, lr, r1
 800abf2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800abf6:	d31b      	bcc.n	800ac30 <__adddf3+0x124>
 800abf8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800abfc:	d30c      	bcc.n	800ac18 <__adddf3+0x10c>
 800abfe:	0849      	lsrs	r1, r1, #1
 800ac00:	ea5f 0030 	movs.w	r0, r0, rrx
 800ac04:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800ac08:	f104 0401 	add.w	r4, r4, #1
 800ac0c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800ac10:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800ac14:	f080 809a 	bcs.w	800ad4c <__adddf3+0x240>
 800ac18:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800ac1c:	bf08      	it	eq
 800ac1e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800ac22:	f150 0000 	adcs.w	r0, r0, #0
 800ac26:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800ac2a:	ea41 0105 	orr.w	r1, r1, r5
 800ac2e:	bd30      	pop	{r4, r5, pc}
 800ac30:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800ac34:	4140      	adcs	r0, r0
 800ac36:	eb41 0101 	adc.w	r1, r1, r1
 800ac3a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ac3e:	f1a4 0401 	sub.w	r4, r4, #1
 800ac42:	d1e9      	bne.n	800ac18 <__adddf3+0x10c>
 800ac44:	f091 0f00 	teq	r1, #0
 800ac48:	bf04      	itt	eq
 800ac4a:	4601      	moveq	r1, r0
 800ac4c:	2000      	moveq	r0, #0
 800ac4e:	fab1 f381 	clz	r3, r1
 800ac52:	bf08      	it	eq
 800ac54:	3320      	addeq	r3, #32
 800ac56:	f1a3 030b 	sub.w	r3, r3, #11
 800ac5a:	f1b3 0220 	subs.w	r2, r3, #32
 800ac5e:	da0c      	bge.n	800ac7a <__adddf3+0x16e>
 800ac60:	320c      	adds	r2, #12
 800ac62:	dd08      	ble.n	800ac76 <__adddf3+0x16a>
 800ac64:	f102 0c14 	add.w	ip, r2, #20
 800ac68:	f1c2 020c 	rsb	r2, r2, #12
 800ac6c:	fa01 f00c 	lsl.w	r0, r1, ip
 800ac70:	fa21 f102 	lsr.w	r1, r1, r2
 800ac74:	e00c      	b.n	800ac90 <__adddf3+0x184>
 800ac76:	f102 0214 	add.w	r2, r2, #20
 800ac7a:	bfd8      	it	le
 800ac7c:	f1c2 0c20 	rsble	ip, r2, #32
 800ac80:	fa01 f102 	lsl.w	r1, r1, r2
 800ac84:	fa20 fc0c 	lsr.w	ip, r0, ip
 800ac88:	bfdc      	itt	le
 800ac8a:	ea41 010c 	orrle.w	r1, r1, ip
 800ac8e:	4090      	lslle	r0, r2
 800ac90:	1ae4      	subs	r4, r4, r3
 800ac92:	bfa2      	ittt	ge
 800ac94:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800ac98:	4329      	orrge	r1, r5
 800ac9a:	bd30      	popge	{r4, r5, pc}
 800ac9c:	ea6f 0404 	mvn.w	r4, r4
 800aca0:	3c1f      	subs	r4, #31
 800aca2:	da1c      	bge.n	800acde <__adddf3+0x1d2>
 800aca4:	340c      	adds	r4, #12
 800aca6:	dc0e      	bgt.n	800acc6 <__adddf3+0x1ba>
 800aca8:	f104 0414 	add.w	r4, r4, #20
 800acac:	f1c4 0220 	rsb	r2, r4, #32
 800acb0:	fa20 f004 	lsr.w	r0, r0, r4
 800acb4:	fa01 f302 	lsl.w	r3, r1, r2
 800acb8:	ea40 0003 	orr.w	r0, r0, r3
 800acbc:	fa21 f304 	lsr.w	r3, r1, r4
 800acc0:	ea45 0103 	orr.w	r1, r5, r3
 800acc4:	bd30      	pop	{r4, r5, pc}
 800acc6:	f1c4 040c 	rsb	r4, r4, #12
 800acca:	f1c4 0220 	rsb	r2, r4, #32
 800acce:	fa20 f002 	lsr.w	r0, r0, r2
 800acd2:	fa01 f304 	lsl.w	r3, r1, r4
 800acd6:	ea40 0003 	orr.w	r0, r0, r3
 800acda:	4629      	mov	r1, r5
 800acdc:	bd30      	pop	{r4, r5, pc}
 800acde:	fa21 f004 	lsr.w	r0, r1, r4
 800ace2:	4629      	mov	r1, r5
 800ace4:	bd30      	pop	{r4, r5, pc}
 800ace6:	f094 0f00 	teq	r4, #0
 800acea:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800acee:	bf06      	itte	eq
 800acf0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800acf4:	3401      	addeq	r4, #1
 800acf6:	3d01      	subne	r5, #1
 800acf8:	e74e      	b.n	800ab98 <__adddf3+0x8c>
 800acfa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800acfe:	bf18      	it	ne
 800ad00:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800ad04:	d029      	beq.n	800ad5a <__adddf3+0x24e>
 800ad06:	ea94 0f05 	teq	r4, r5
 800ad0a:	bf08      	it	eq
 800ad0c:	ea90 0f02 	teqeq	r0, r2
 800ad10:	d005      	beq.n	800ad1e <__adddf3+0x212>
 800ad12:	ea54 0c00 	orrs.w	ip, r4, r0
 800ad16:	bf04      	itt	eq
 800ad18:	4619      	moveq	r1, r3
 800ad1a:	4610      	moveq	r0, r2
 800ad1c:	bd30      	pop	{r4, r5, pc}
 800ad1e:	ea91 0f03 	teq	r1, r3
 800ad22:	bf1e      	ittt	ne
 800ad24:	2100      	movne	r1, #0
 800ad26:	2000      	movne	r0, #0
 800ad28:	bd30      	popne	{r4, r5, pc}
 800ad2a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800ad2e:	d105      	bne.n	800ad3c <__adddf3+0x230>
 800ad30:	0040      	lsls	r0, r0, #1
 800ad32:	4149      	adcs	r1, r1
 800ad34:	bf28      	it	cs
 800ad36:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800ad3a:	bd30      	pop	{r4, r5, pc}
 800ad3c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800ad40:	bf3c      	itt	cc
 800ad42:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800ad46:	bd30      	popcc	{r4, r5, pc}
 800ad48:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800ad4c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800ad50:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800ad54:	f04f 0000 	mov.w	r0, #0
 800ad58:	bd30      	pop	{r4, r5, pc}
 800ad5a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800ad5e:	bf1a      	itte	ne
 800ad60:	4619      	movne	r1, r3
 800ad62:	4610      	movne	r0, r2
 800ad64:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800ad68:	bf1c      	itt	ne
 800ad6a:	460b      	movne	r3, r1
 800ad6c:	4602      	movne	r2, r0
 800ad6e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800ad72:	bf06      	itte	eq
 800ad74:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800ad78:	ea91 0f03 	teqeq	r1, r3
 800ad7c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800ad80:	bd30      	pop	{r4, r5, pc}
 800ad82:	bf00      	nop

0800ad84 <__aeabi_ui2d>:
 800ad84:	f090 0f00 	teq	r0, #0
 800ad88:	bf04      	itt	eq
 800ad8a:	2100      	moveq	r1, #0
 800ad8c:	4770      	bxeq	lr
 800ad8e:	b530      	push	{r4, r5, lr}
 800ad90:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800ad94:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800ad98:	f04f 0500 	mov.w	r5, #0
 800ad9c:	f04f 0100 	mov.w	r1, #0
 800ada0:	e750      	b.n	800ac44 <__adddf3+0x138>
 800ada2:	bf00      	nop

0800ada4 <__aeabi_i2d>:
 800ada4:	f090 0f00 	teq	r0, #0
 800ada8:	bf04      	itt	eq
 800adaa:	2100      	moveq	r1, #0
 800adac:	4770      	bxeq	lr
 800adae:	b530      	push	{r4, r5, lr}
 800adb0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800adb4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800adb8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800adbc:	bf48      	it	mi
 800adbe:	4240      	negmi	r0, r0
 800adc0:	f04f 0100 	mov.w	r1, #0
 800adc4:	e73e      	b.n	800ac44 <__adddf3+0x138>
 800adc6:	bf00      	nop

0800adc8 <__aeabi_f2d>:
 800adc8:	0042      	lsls	r2, r0, #1
 800adca:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800adce:	ea4f 0131 	mov.w	r1, r1, rrx
 800add2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800add6:	bf1f      	itttt	ne
 800add8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800addc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800ade0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800ade4:	4770      	bxne	lr
 800ade6:	f092 0f00 	teq	r2, #0
 800adea:	bf14      	ite	ne
 800adec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800adf0:	4770      	bxeq	lr
 800adf2:	b530      	push	{r4, r5, lr}
 800adf4:	f44f 7460 	mov.w	r4, #896	; 0x380
 800adf8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800adfc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ae00:	e720      	b.n	800ac44 <__adddf3+0x138>
 800ae02:	bf00      	nop

0800ae04 <__aeabi_ul2d>:
 800ae04:	ea50 0201 	orrs.w	r2, r0, r1
 800ae08:	bf08      	it	eq
 800ae0a:	4770      	bxeq	lr
 800ae0c:	b530      	push	{r4, r5, lr}
 800ae0e:	f04f 0500 	mov.w	r5, #0
 800ae12:	e00a      	b.n	800ae2a <__aeabi_l2d+0x16>

0800ae14 <__aeabi_l2d>:
 800ae14:	ea50 0201 	orrs.w	r2, r0, r1
 800ae18:	bf08      	it	eq
 800ae1a:	4770      	bxeq	lr
 800ae1c:	b530      	push	{r4, r5, lr}
 800ae1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800ae22:	d502      	bpl.n	800ae2a <__aeabi_l2d+0x16>
 800ae24:	4240      	negs	r0, r0
 800ae26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800ae2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800ae2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800ae32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800ae36:	f43f aedc 	beq.w	800abf2 <__adddf3+0xe6>
 800ae3a:	f04f 0203 	mov.w	r2, #3
 800ae3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ae42:	bf18      	it	ne
 800ae44:	3203      	addne	r2, #3
 800ae46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800ae4a:	bf18      	it	ne
 800ae4c:	3203      	addne	r2, #3
 800ae4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800ae52:	f1c2 0320 	rsb	r3, r2, #32
 800ae56:	fa00 fc03 	lsl.w	ip, r0, r3
 800ae5a:	fa20 f002 	lsr.w	r0, r0, r2
 800ae5e:	fa01 fe03 	lsl.w	lr, r1, r3
 800ae62:	ea40 000e 	orr.w	r0, r0, lr
 800ae66:	fa21 f102 	lsr.w	r1, r1, r2
 800ae6a:	4414      	add	r4, r2
 800ae6c:	e6c1      	b.n	800abf2 <__adddf3+0xe6>
 800ae6e:	bf00      	nop

0800ae70 <__aeabi_dmul>:
 800ae70:	b570      	push	{r4, r5, r6, lr}
 800ae72:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800ae76:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800ae7a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800ae7e:	bf1d      	ittte	ne
 800ae80:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800ae84:	ea94 0f0c 	teqne	r4, ip
 800ae88:	ea95 0f0c 	teqne	r5, ip
 800ae8c:	f000 f8de 	bleq	800b04c <__aeabi_dmul+0x1dc>
 800ae90:	442c      	add	r4, r5
 800ae92:	ea81 0603 	eor.w	r6, r1, r3
 800ae96:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800ae9a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800ae9e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800aea2:	bf18      	it	ne
 800aea4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800aea8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800aeac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aeb0:	d038      	beq.n	800af24 <__aeabi_dmul+0xb4>
 800aeb2:	fba0 ce02 	umull	ip, lr, r0, r2
 800aeb6:	f04f 0500 	mov.w	r5, #0
 800aeba:	fbe1 e502 	umlal	lr, r5, r1, r2
 800aebe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800aec2:	fbe0 e503 	umlal	lr, r5, r0, r3
 800aec6:	f04f 0600 	mov.w	r6, #0
 800aeca:	fbe1 5603 	umlal	r5, r6, r1, r3
 800aece:	f09c 0f00 	teq	ip, #0
 800aed2:	bf18      	it	ne
 800aed4:	f04e 0e01 	orrne.w	lr, lr, #1
 800aed8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800aedc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800aee0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800aee4:	d204      	bcs.n	800aef0 <__aeabi_dmul+0x80>
 800aee6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800aeea:	416d      	adcs	r5, r5
 800aeec:	eb46 0606 	adc.w	r6, r6, r6
 800aef0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800aef4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800aef8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800aefc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800af00:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800af04:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800af08:	bf88      	it	hi
 800af0a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800af0e:	d81e      	bhi.n	800af4e <__aeabi_dmul+0xde>
 800af10:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800af14:	bf08      	it	eq
 800af16:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800af1a:	f150 0000 	adcs.w	r0, r0, #0
 800af1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800af22:	bd70      	pop	{r4, r5, r6, pc}
 800af24:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800af28:	ea46 0101 	orr.w	r1, r6, r1
 800af2c:	ea40 0002 	orr.w	r0, r0, r2
 800af30:	ea81 0103 	eor.w	r1, r1, r3
 800af34:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800af38:	bfc2      	ittt	gt
 800af3a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800af3e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800af42:	bd70      	popgt	{r4, r5, r6, pc}
 800af44:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800af48:	f04f 0e00 	mov.w	lr, #0
 800af4c:	3c01      	subs	r4, #1
 800af4e:	f300 80ab 	bgt.w	800b0a8 <__aeabi_dmul+0x238>
 800af52:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800af56:	bfde      	ittt	le
 800af58:	2000      	movle	r0, #0
 800af5a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800af5e:	bd70      	pople	{r4, r5, r6, pc}
 800af60:	f1c4 0400 	rsb	r4, r4, #0
 800af64:	3c20      	subs	r4, #32
 800af66:	da35      	bge.n	800afd4 <__aeabi_dmul+0x164>
 800af68:	340c      	adds	r4, #12
 800af6a:	dc1b      	bgt.n	800afa4 <__aeabi_dmul+0x134>
 800af6c:	f104 0414 	add.w	r4, r4, #20
 800af70:	f1c4 0520 	rsb	r5, r4, #32
 800af74:	fa00 f305 	lsl.w	r3, r0, r5
 800af78:	fa20 f004 	lsr.w	r0, r0, r4
 800af7c:	fa01 f205 	lsl.w	r2, r1, r5
 800af80:	ea40 0002 	orr.w	r0, r0, r2
 800af84:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800af88:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800af8c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800af90:	fa21 f604 	lsr.w	r6, r1, r4
 800af94:	eb42 0106 	adc.w	r1, r2, r6
 800af98:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800af9c:	bf08      	it	eq
 800af9e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800afa2:	bd70      	pop	{r4, r5, r6, pc}
 800afa4:	f1c4 040c 	rsb	r4, r4, #12
 800afa8:	f1c4 0520 	rsb	r5, r4, #32
 800afac:	fa00 f304 	lsl.w	r3, r0, r4
 800afb0:	fa20 f005 	lsr.w	r0, r0, r5
 800afb4:	fa01 f204 	lsl.w	r2, r1, r4
 800afb8:	ea40 0002 	orr.w	r0, r0, r2
 800afbc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800afc0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800afc4:	f141 0100 	adc.w	r1, r1, #0
 800afc8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800afcc:	bf08      	it	eq
 800afce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800afd2:	bd70      	pop	{r4, r5, r6, pc}
 800afd4:	f1c4 0520 	rsb	r5, r4, #32
 800afd8:	fa00 f205 	lsl.w	r2, r0, r5
 800afdc:	ea4e 0e02 	orr.w	lr, lr, r2
 800afe0:	fa20 f304 	lsr.w	r3, r0, r4
 800afe4:	fa01 f205 	lsl.w	r2, r1, r5
 800afe8:	ea43 0302 	orr.w	r3, r3, r2
 800afec:	fa21 f004 	lsr.w	r0, r1, r4
 800aff0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800aff4:	fa21 f204 	lsr.w	r2, r1, r4
 800aff8:	ea20 0002 	bic.w	r0, r0, r2
 800affc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800b000:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800b004:	bf08      	it	eq
 800b006:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800b00a:	bd70      	pop	{r4, r5, r6, pc}
 800b00c:	f094 0f00 	teq	r4, #0
 800b010:	d10f      	bne.n	800b032 <__aeabi_dmul+0x1c2>
 800b012:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800b016:	0040      	lsls	r0, r0, #1
 800b018:	eb41 0101 	adc.w	r1, r1, r1
 800b01c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800b020:	bf08      	it	eq
 800b022:	3c01      	subeq	r4, #1
 800b024:	d0f7      	beq.n	800b016 <__aeabi_dmul+0x1a6>
 800b026:	ea41 0106 	orr.w	r1, r1, r6
 800b02a:	f095 0f00 	teq	r5, #0
 800b02e:	bf18      	it	ne
 800b030:	4770      	bxne	lr
 800b032:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800b036:	0052      	lsls	r2, r2, #1
 800b038:	eb43 0303 	adc.w	r3, r3, r3
 800b03c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800b040:	bf08      	it	eq
 800b042:	3d01      	subeq	r5, #1
 800b044:	d0f7      	beq.n	800b036 <__aeabi_dmul+0x1c6>
 800b046:	ea43 0306 	orr.w	r3, r3, r6
 800b04a:	4770      	bx	lr
 800b04c:	ea94 0f0c 	teq	r4, ip
 800b050:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800b054:	bf18      	it	ne
 800b056:	ea95 0f0c 	teqne	r5, ip
 800b05a:	d00c      	beq.n	800b076 <__aeabi_dmul+0x206>
 800b05c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800b060:	bf18      	it	ne
 800b062:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800b066:	d1d1      	bne.n	800b00c <__aeabi_dmul+0x19c>
 800b068:	ea81 0103 	eor.w	r1, r1, r3
 800b06c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800b070:	f04f 0000 	mov.w	r0, #0
 800b074:	bd70      	pop	{r4, r5, r6, pc}
 800b076:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800b07a:	bf06      	itte	eq
 800b07c:	4610      	moveq	r0, r2
 800b07e:	4619      	moveq	r1, r3
 800b080:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800b084:	d019      	beq.n	800b0ba <__aeabi_dmul+0x24a>
 800b086:	ea94 0f0c 	teq	r4, ip
 800b08a:	d102      	bne.n	800b092 <__aeabi_dmul+0x222>
 800b08c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800b090:	d113      	bne.n	800b0ba <__aeabi_dmul+0x24a>
 800b092:	ea95 0f0c 	teq	r5, ip
 800b096:	d105      	bne.n	800b0a4 <__aeabi_dmul+0x234>
 800b098:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800b09c:	bf1c      	itt	ne
 800b09e:	4610      	movne	r0, r2
 800b0a0:	4619      	movne	r1, r3
 800b0a2:	d10a      	bne.n	800b0ba <__aeabi_dmul+0x24a>
 800b0a4:	ea81 0103 	eor.w	r1, r1, r3
 800b0a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800b0ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800b0b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800b0b4:	f04f 0000 	mov.w	r0, #0
 800b0b8:	bd70      	pop	{r4, r5, r6, pc}
 800b0ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800b0be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800b0c2:	bd70      	pop	{r4, r5, r6, pc}

0800b0c4 <__aeabi_ddiv>:
 800b0c4:	b570      	push	{r4, r5, r6, lr}
 800b0c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800b0ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800b0ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800b0d2:	bf1d      	ittte	ne
 800b0d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800b0d8:	ea94 0f0c 	teqne	r4, ip
 800b0dc:	ea95 0f0c 	teqne	r5, ip
 800b0e0:	f000 f8a7 	bleq	800b232 <__aeabi_ddiv+0x16e>
 800b0e4:	eba4 0405 	sub.w	r4, r4, r5
 800b0e8:	ea81 0e03 	eor.w	lr, r1, r3
 800b0ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800b0f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800b0f4:	f000 8088 	beq.w	800b208 <__aeabi_ddiv+0x144>
 800b0f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800b0fc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800b100:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800b104:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800b108:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800b10c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800b110:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800b114:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800b118:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800b11c:	429d      	cmp	r5, r3
 800b11e:	bf08      	it	eq
 800b120:	4296      	cmpeq	r6, r2
 800b122:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800b126:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800b12a:	d202      	bcs.n	800b132 <__aeabi_ddiv+0x6e>
 800b12c:	085b      	lsrs	r3, r3, #1
 800b12e:	ea4f 0232 	mov.w	r2, r2, rrx
 800b132:	1ab6      	subs	r6, r6, r2
 800b134:	eb65 0503 	sbc.w	r5, r5, r3
 800b138:	085b      	lsrs	r3, r3, #1
 800b13a:	ea4f 0232 	mov.w	r2, r2, rrx
 800b13e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800b142:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800b146:	ebb6 0e02 	subs.w	lr, r6, r2
 800b14a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800b14e:	bf22      	ittt	cs
 800b150:	1ab6      	subcs	r6, r6, r2
 800b152:	4675      	movcs	r5, lr
 800b154:	ea40 000c 	orrcs.w	r0, r0, ip
 800b158:	085b      	lsrs	r3, r3, #1
 800b15a:	ea4f 0232 	mov.w	r2, r2, rrx
 800b15e:	ebb6 0e02 	subs.w	lr, r6, r2
 800b162:	eb75 0e03 	sbcs.w	lr, r5, r3
 800b166:	bf22      	ittt	cs
 800b168:	1ab6      	subcs	r6, r6, r2
 800b16a:	4675      	movcs	r5, lr
 800b16c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800b170:	085b      	lsrs	r3, r3, #1
 800b172:	ea4f 0232 	mov.w	r2, r2, rrx
 800b176:	ebb6 0e02 	subs.w	lr, r6, r2
 800b17a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800b17e:	bf22      	ittt	cs
 800b180:	1ab6      	subcs	r6, r6, r2
 800b182:	4675      	movcs	r5, lr
 800b184:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800b188:	085b      	lsrs	r3, r3, #1
 800b18a:	ea4f 0232 	mov.w	r2, r2, rrx
 800b18e:	ebb6 0e02 	subs.w	lr, r6, r2
 800b192:	eb75 0e03 	sbcs.w	lr, r5, r3
 800b196:	bf22      	ittt	cs
 800b198:	1ab6      	subcs	r6, r6, r2
 800b19a:	4675      	movcs	r5, lr
 800b19c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800b1a0:	ea55 0e06 	orrs.w	lr, r5, r6
 800b1a4:	d018      	beq.n	800b1d8 <__aeabi_ddiv+0x114>
 800b1a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800b1aa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800b1ae:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800b1b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800b1b6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800b1ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800b1be:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800b1c2:	d1c0      	bne.n	800b146 <__aeabi_ddiv+0x82>
 800b1c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800b1c8:	d10b      	bne.n	800b1e2 <__aeabi_ddiv+0x11e>
 800b1ca:	ea41 0100 	orr.w	r1, r1, r0
 800b1ce:	f04f 0000 	mov.w	r0, #0
 800b1d2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800b1d6:	e7b6      	b.n	800b146 <__aeabi_ddiv+0x82>
 800b1d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800b1dc:	bf04      	itt	eq
 800b1de:	4301      	orreq	r1, r0
 800b1e0:	2000      	moveq	r0, #0
 800b1e2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800b1e6:	bf88      	it	hi
 800b1e8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800b1ec:	f63f aeaf 	bhi.w	800af4e <__aeabi_dmul+0xde>
 800b1f0:	ebb5 0c03 	subs.w	ip, r5, r3
 800b1f4:	bf04      	itt	eq
 800b1f6:	ebb6 0c02 	subseq.w	ip, r6, r2
 800b1fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800b1fe:	f150 0000 	adcs.w	r0, r0, #0
 800b202:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800b206:	bd70      	pop	{r4, r5, r6, pc}
 800b208:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800b20c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800b210:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800b214:	bfc2      	ittt	gt
 800b216:	ebd4 050c 	rsbsgt	r5, r4, ip
 800b21a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800b21e:	bd70      	popgt	{r4, r5, r6, pc}
 800b220:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800b224:	f04f 0e00 	mov.w	lr, #0
 800b228:	3c01      	subs	r4, #1
 800b22a:	e690      	b.n	800af4e <__aeabi_dmul+0xde>
 800b22c:	ea45 0e06 	orr.w	lr, r5, r6
 800b230:	e68d      	b.n	800af4e <__aeabi_dmul+0xde>
 800b232:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800b236:	ea94 0f0c 	teq	r4, ip
 800b23a:	bf08      	it	eq
 800b23c:	ea95 0f0c 	teqeq	r5, ip
 800b240:	f43f af3b 	beq.w	800b0ba <__aeabi_dmul+0x24a>
 800b244:	ea94 0f0c 	teq	r4, ip
 800b248:	d10a      	bne.n	800b260 <__aeabi_ddiv+0x19c>
 800b24a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800b24e:	f47f af34 	bne.w	800b0ba <__aeabi_dmul+0x24a>
 800b252:	ea95 0f0c 	teq	r5, ip
 800b256:	f47f af25 	bne.w	800b0a4 <__aeabi_dmul+0x234>
 800b25a:	4610      	mov	r0, r2
 800b25c:	4619      	mov	r1, r3
 800b25e:	e72c      	b.n	800b0ba <__aeabi_dmul+0x24a>
 800b260:	ea95 0f0c 	teq	r5, ip
 800b264:	d106      	bne.n	800b274 <__aeabi_ddiv+0x1b0>
 800b266:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800b26a:	f43f aefd 	beq.w	800b068 <__aeabi_dmul+0x1f8>
 800b26e:	4610      	mov	r0, r2
 800b270:	4619      	mov	r1, r3
 800b272:	e722      	b.n	800b0ba <__aeabi_dmul+0x24a>
 800b274:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800b278:	bf18      	it	ne
 800b27a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800b27e:	f47f aec5 	bne.w	800b00c <__aeabi_dmul+0x19c>
 800b282:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800b286:	f47f af0d 	bne.w	800b0a4 <__aeabi_dmul+0x234>
 800b28a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800b28e:	f47f aeeb 	bne.w	800b068 <__aeabi_dmul+0x1f8>
 800b292:	e712      	b.n	800b0ba <__aeabi_dmul+0x24a>

0800b294 <__gedf2>:
 800b294:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800b298:	e006      	b.n	800b2a8 <__cmpdf2+0x4>
 800b29a:	bf00      	nop

0800b29c <__ledf2>:
 800b29c:	f04f 0c01 	mov.w	ip, #1
 800b2a0:	e002      	b.n	800b2a8 <__cmpdf2+0x4>
 800b2a2:	bf00      	nop

0800b2a4 <__cmpdf2>:
 800b2a4:	f04f 0c01 	mov.w	ip, #1
 800b2a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 800b2ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800b2b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800b2b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800b2b8:	bf18      	it	ne
 800b2ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800b2be:	d01b      	beq.n	800b2f8 <__cmpdf2+0x54>
 800b2c0:	b001      	add	sp, #4
 800b2c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800b2c6:	bf0c      	ite	eq
 800b2c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800b2cc:	ea91 0f03 	teqne	r1, r3
 800b2d0:	bf02      	ittt	eq
 800b2d2:	ea90 0f02 	teqeq	r0, r2
 800b2d6:	2000      	moveq	r0, #0
 800b2d8:	4770      	bxeq	lr
 800b2da:	f110 0f00 	cmn.w	r0, #0
 800b2de:	ea91 0f03 	teq	r1, r3
 800b2e2:	bf58      	it	pl
 800b2e4:	4299      	cmppl	r1, r3
 800b2e6:	bf08      	it	eq
 800b2e8:	4290      	cmpeq	r0, r2
 800b2ea:	bf2c      	ite	cs
 800b2ec:	17d8      	asrcs	r0, r3, #31
 800b2ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800b2f2:	f040 0001 	orr.w	r0, r0, #1
 800b2f6:	4770      	bx	lr
 800b2f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800b2fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800b300:	d102      	bne.n	800b308 <__cmpdf2+0x64>
 800b302:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800b306:	d107      	bne.n	800b318 <__cmpdf2+0x74>
 800b308:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800b30c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800b310:	d1d6      	bne.n	800b2c0 <__cmpdf2+0x1c>
 800b312:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800b316:	d0d3      	beq.n	800b2c0 <__cmpdf2+0x1c>
 800b318:	f85d 0b04 	ldr.w	r0, [sp], #4
 800b31c:	4770      	bx	lr
 800b31e:	bf00      	nop

0800b320 <__aeabi_cdrcmple>:
 800b320:	4684      	mov	ip, r0
 800b322:	4610      	mov	r0, r2
 800b324:	4662      	mov	r2, ip
 800b326:	468c      	mov	ip, r1
 800b328:	4619      	mov	r1, r3
 800b32a:	4663      	mov	r3, ip
 800b32c:	e000      	b.n	800b330 <__aeabi_cdcmpeq>
 800b32e:	bf00      	nop

0800b330 <__aeabi_cdcmpeq>:
 800b330:	b501      	push	{r0, lr}
 800b332:	f7ff ffb7 	bl	800b2a4 <__cmpdf2>
 800b336:	2800      	cmp	r0, #0
 800b338:	bf48      	it	mi
 800b33a:	f110 0f00 	cmnmi.w	r0, #0
 800b33e:	bd01      	pop	{r0, pc}

0800b340 <__aeabi_dcmpeq>:
 800b340:	f84d ed08 	str.w	lr, [sp, #-8]!
 800b344:	f7ff fff4 	bl	800b330 <__aeabi_cdcmpeq>
 800b348:	bf0c      	ite	eq
 800b34a:	2001      	moveq	r0, #1
 800b34c:	2000      	movne	r0, #0
 800b34e:	f85d fb08 	ldr.w	pc, [sp], #8
 800b352:	bf00      	nop

0800b354 <__aeabi_dcmplt>:
 800b354:	f84d ed08 	str.w	lr, [sp, #-8]!
 800b358:	f7ff ffea 	bl	800b330 <__aeabi_cdcmpeq>
 800b35c:	bf34      	ite	cc
 800b35e:	2001      	movcc	r0, #1
 800b360:	2000      	movcs	r0, #0
 800b362:	f85d fb08 	ldr.w	pc, [sp], #8
 800b366:	bf00      	nop

0800b368 <__aeabi_dcmple>:
 800b368:	f84d ed08 	str.w	lr, [sp, #-8]!
 800b36c:	f7ff ffe0 	bl	800b330 <__aeabi_cdcmpeq>
 800b370:	bf94      	ite	ls
 800b372:	2001      	movls	r0, #1
 800b374:	2000      	movhi	r0, #0
 800b376:	f85d fb08 	ldr.w	pc, [sp], #8
 800b37a:	bf00      	nop

0800b37c <__aeabi_dcmpge>:
 800b37c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800b380:	f7ff ffce 	bl	800b320 <__aeabi_cdrcmple>
 800b384:	bf94      	ite	ls
 800b386:	2001      	movls	r0, #1
 800b388:	2000      	movhi	r0, #0
 800b38a:	f85d fb08 	ldr.w	pc, [sp], #8
 800b38e:	bf00      	nop

0800b390 <__aeabi_dcmpgt>:
 800b390:	f84d ed08 	str.w	lr, [sp, #-8]!
 800b394:	f7ff ffc4 	bl	800b320 <__aeabi_cdrcmple>
 800b398:	bf34      	ite	cc
 800b39a:	2001      	movcc	r0, #1
 800b39c:	2000      	movcs	r0, #0
 800b39e:	f85d fb08 	ldr.w	pc, [sp], #8
 800b3a2:	bf00      	nop

0800b3a4 <__aeabi_d2iz>:
 800b3a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800b3a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800b3ac:	d215      	bcs.n	800b3da <__aeabi_d2iz+0x36>
 800b3ae:	d511      	bpl.n	800b3d4 <__aeabi_d2iz+0x30>
 800b3b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800b3b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800b3b8:	d912      	bls.n	800b3e0 <__aeabi_d2iz+0x3c>
 800b3ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800b3be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b3c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800b3c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800b3ca:	fa23 f002 	lsr.w	r0, r3, r2
 800b3ce:	bf18      	it	ne
 800b3d0:	4240      	negne	r0, r0
 800b3d2:	4770      	bx	lr
 800b3d4:	f04f 0000 	mov.w	r0, #0
 800b3d8:	4770      	bx	lr
 800b3da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800b3de:	d105      	bne.n	800b3ec <__aeabi_d2iz+0x48>
 800b3e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800b3e4:	bf08      	it	eq
 800b3e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800b3ea:	4770      	bx	lr
 800b3ec:	f04f 0000 	mov.w	r0, #0
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop

0800b3f4 <main>:
/**
 * @brief  Main program.
 * @param  None
 * @retval : None
 */
int main(void) {
 800b3f4:	b510      	push	{r4, lr}
	GPIOPin_Type led = PD12;
	char tmp[32];
	int32_t i = 0;

	pinMode(led, OUTPUT);
 800b3f6:	2101      	movs	r1, #1
/**
 * @brief  Main program.
 * @param  None
 * @retval : None
 */
int main(void) {
 800b3f8:	b088      	sub	sp, #32
	GPIOPin_Type led = PD12;
	char tmp[32];
	int32_t i = 0;

	pinMode(led, OUTPUT);
 800b3fa:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b3fe:	f7fa fb13 	bl	8005a28 <pinMode>
	digitalWrite(led, LOW);
 800b402:	2100      	movs	r1, #0
 800b404:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b408:	f7fa fb52 	bl	8005ab0 <digitalWrite>
//  COM_Configuration();

	//Send welcome messages
	// cprintf(Welcome_Message);

	digitalWrite(led, HIGH);
 800b40c:	2101      	movs	r1, #1
 800b40e:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b412:	f7fa fb4d 	bl	8005ab0 <digitalWrite>
	delay_ms(10);
 800b416:	200a      	movs	r0, #10
 800b418:	f7fa face 	bl	80059b8 <delay_ms>
	digitalWrite(led, LOW);
 800b41c:	2100      	movs	r1, #0
 800b41e:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b422:	f7fa fb45 	bl	8005ab0 <digitalWrite>
	delay_ms(20);
 800b426:	2014      	movs	r0, #20
 800b428:	f7fa fac6 	bl	80059b8 <delay_ms>
	digitalWrite(led, HIGH);
 800b42c:	2101      	movs	r1, #1
 800b42e:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b432:	f7fa fb3d 	bl	8005ab0 <digitalWrite>
	delay_ms(40);
 800b436:	2028      	movs	r0, #40	; 0x28
 800b438:	f7fa fabe 	bl	80059b8 <delay_ms>
	digitalWrite(led, LOW);
 800b43c:	2100      	movs	r1, #0
 800b43e:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b442:	f7fa fb35 	bl	8005ab0 <digitalWrite>
	/*
	digitalWrite(PE2, HIGH);
	delay_ms(5);
	digitalWrite(PE2, LOW);
*/
	i2c_begin(I2C1, 100000);
 800b446:	4837      	ldr	r0, [pc, #220]	; (800b524 <main+0x130>)
 800b448:	4937      	ldr	r1, [pc, #220]	; (800b528 <main+0x134>)
 800b44a:	f7fa fb6d 	bl	8005b28 <i2c_begin>
	digitalWrite(led, HIGH);
 800b44e:	2101      	movs	r1, #1
 800b450:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b454:	f7fa fb2c 	bl	8005ab0 <digitalWrite>
	delay_us(27);
 800b458:	201b      	movs	r0, #27
 800b45a:	f7fa fa83 	bl	8005964 <delay_us>
	digitalWrite(led, LOW);
 800b45e:	2100      	movs	r1, #0
 800b460:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b464:	f7fa fb24 	bl	8005ab0 <digitalWrite>

	//Function Set
	ST7032i_command(0x38); //(0b00111000);
 800b468:	2038      	movs	r0, #56	; 0x38
 800b46a:	f7fa fdc9 	bl	8006000 <ST7032i_command>
	digitalWrite(led, HIGH);
 800b46e:	2101      	movs	r1, #1
 800b470:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b474:	f7fa fb1c 	bl	8005ab0 <digitalWrite>
	delay_us(27);
 800b478:	201b      	movs	r0, #27
 800b47a:	f7fa fa73 	bl	8005964 <delay_us>
	digitalWrite(led, LOW);
 800b47e:	2100      	movs	r1, #0
 800b480:	f44f 2082 	mov.w	r0, #266240	; 0x41000
 800b484:	f7fa fb14 	bl	8005ab0 <digitalWrite>

	//Function Set
	ST7032i_command(0x39); //(0b00111001);
 800b488:	2039      	movs	r0, #57	; 0x39
 800b48a:	f7fa fdb9 	bl	8006000 <ST7032i_command>

	delay_us(27);
 800b48e:	201b      	movs	r0, #27
 800b490:	f7fa fa68 	bl	8005964 <delay_us>

	//Bias and OSC frequency
	ST7032i_command(0x14); //(0b00010100);
 800b494:	2014      	movs	r0, #20
 800b496:	f7fa fdb3 	bl	8006000 <ST7032i_command>

	delay_us(27);
 800b49a:	201b      	movs	r0, #27
 800b49c:	f7fa fa62 	bl	8005964 <delay_us>

	//Contrast set
	ST7032i_command(0x70 | (40 & 0x0f));
 800b4a0:	2078      	movs	r0, #120	; 0x78
 800b4a2:	f7fa fdad 	bl	8006000 <ST7032i_command>

	delay_us(27);
 800b4a6:	201b      	movs	r0, #27
 800b4a8:	f7fa fa5c 	bl	8005964 <delay_us>

	//Power/Icon/Contrast control
	ST7032i_command(0x56 | (40 >> 4 & 0x03));
 800b4ac:	2056      	movs	r0, #86	; 0x56
 800b4ae:	f7fa fda7 	bl	8006000 <ST7032i_command>

	delay_us(27);
 800b4b2:	201b      	movs	r0, #27
 800b4b4:	f7fa fa56 	bl	8005964 <delay_us>

	//Follower control
	ST7032i_command(0x6c);
 800b4b8:	206c      	movs	r0, #108	; 0x6c
 800b4ba:	f7fa fda1 	bl	8006000 <ST7032i_command>

	delay_ms(200);
 800b4be:	20c8      	movs	r0, #200	; 0xc8
 800b4c0:	f7fa fa7a 	bl	80059b8 <delay_ms>

	//Function Set
	ST7032i_command(0x38);
 800b4c4:	2038      	movs	r0, #56	; 0x38
 800b4c6:	f7fa fd9b 	bl	8006000 <ST7032i_command>

	//Display control : on
	ST7032i_command(0x0c);
 800b4ca:	200c      	movs	r0, #12
 800b4cc:	f7fa fd98 	bl	8006000 <ST7032i_command>

	delay_us(27);
 800b4d0:	201b      	movs	r0, #27
 800b4d2:	f7fa fa47 	bl	8005964 <delay_us>

	//Clear
	ST7032i_command(0x01);
 800b4d6:	2001      	movs	r0, #1
 800b4d8:	f7fa fd92 	bl	8006000 <ST7032i_command>

	delay_ms(2);
 800b4dc:	2002      	movs	r0, #2
 800b4de:	f7fa fa6b 	bl	80059b8 <delay_ms>

	ST7032i_print("Hi friends!");
 800b4e2:	4812      	ldr	r0, [pc, #72]	; (800b52c <main+0x138>)
 800b4e4:	f7fa fdac 	bl	8006040 <ST7032i_print>

	ST7032i_command(0x80 | 0x40);
 800b4e8:	20c0      	movs	r0, #192	; 0xc0
 800b4ea:	f7fa fd89 	bl	8006000 <ST7032i_command>

	ST7032i_print("My World!");
 800b4ee:	4810      	ldr	r0, [pc, #64]	; (800b530 <main+0x13c>)
 800b4f0:	f7fa fda6 	bl	8006040 <ST7032i_print>
 * @retval : None
 */
int main(void) {
	GPIOPin_Type led = PD12;
	char tmp[32];
	int32_t i = 0;
 800b4f4:	2400      	movs	r4, #0

//  cprintf("Done! Confirm a message is on LCD.");

	while (1) {
		//Clear
		ST7032i_command(0x80 | 0x40);
 800b4f6:	20c0      	movs	r0, #192	; 0xc0
 800b4f8:	f7fa fd82 	bl	8006000 <ST7032i_command>
		ST7032i_print("        ");
 800b4fc:	480d      	ldr	r0, [pc, #52]	; (800b534 <main+0x140>)
 800b4fe:	f7fa fd9f 	bl	8006040 <ST7032i_print>
		ST7032i_command(0x80 | 0x40);
 800b502:	20c0      	movs	r0, #192	; 0xc0
 800b504:	f7fa fd7c 	bl	8006000 <ST7032i_command>
		sprintf(tmp, (char *)"> %d", (int16_t)i);
 800b508:	b222      	sxth	r2, r4
 800b50a:	490b      	ldr	r1, [pc, #44]	; (800b538 <main+0x144>)
 800b50c:	4668      	mov	r0, sp
 800b50e:	f7fa ffbf 	bl	8006490 <sprintf>
		ST7032i_print(tmp);
 800b512:	4668      	mov	r0, sp
 800b514:	f7fa fd94 	bl	8006040 <ST7032i_print>
		i++;
		delay_ms(100);
 800b518:	2064      	movs	r0, #100	; 0x64
		ST7032i_command(0x80 | 0x40);
		ST7032i_print("        ");
		ST7032i_command(0x80 | 0x40);
		sprintf(tmp, (char *)"> %d", (int16_t)i);
		ST7032i_print(tmp);
		i++;
 800b51a:	3401      	adds	r4, #1
		delay_ms(100);
 800b51c:	f7fa fa4c 	bl	80059b8 <delay_ms>
 800b520:	e7e9      	b.n	800b4f6 <main+0x102>
 800b522:	bf00      	nop
 800b524:	40005400 	.word	0x40005400
 800b528:	000186a0 	.word	0x000186a0
 800b52c:	0800b720 	.word	0x0800b720
 800b530:	0800b72c 	.word	0x0800b72c
 800b534:	0800b736 	.word	0x0800b736
 800b538:	0800b73f 	.word	0x0800b73f

0800b53c <Reset_Handler>:
 800b53c:	2100      	movs	r1, #0
 800b53e:	e003      	b.n	800b548 <LoopCopyDataInit>

0800b540 <CopyDataInit>:
 800b540:	4b0a      	ldr	r3, [pc, #40]	; (800b56c <LoopFillZerobss+0x10>)
 800b542:	585b      	ldr	r3, [r3, r1]
 800b544:	5043      	str	r3, [r0, r1]
 800b546:	3104      	adds	r1, #4

0800b548 <LoopCopyDataInit>:
 800b548:	4809      	ldr	r0, [pc, #36]	; (800b570 <LoopFillZerobss+0x14>)
 800b54a:	4b0a      	ldr	r3, [pc, #40]	; (800b574 <LoopFillZerobss+0x18>)
 800b54c:	1842      	adds	r2, r0, r1
 800b54e:	429a      	cmp	r2, r3
 800b550:	d3f6      	bcc.n	800b540 <CopyDataInit>
 800b552:	4a09      	ldr	r2, [pc, #36]	; (800b578 <LoopFillZerobss+0x1c>)
 800b554:	e002      	b.n	800b55c <LoopFillZerobss>

0800b556 <FillZerobss>:
 800b556:	2300      	movs	r3, #0
 800b558:	f842 3b04 	str.w	r3, [r2], #4

0800b55c <LoopFillZerobss>:
 800b55c:	4b07      	ldr	r3, [pc, #28]	; (800b57c <LoopFillZerobss+0x20>)
 800b55e:	429a      	cmp	r2, r3
 800b560:	d3f9      	bcc.n	800b556 <FillZerobss>
 800b562:	f7fa fe4f 	bl	8006204 <SystemInit>
 800b566:	f7ff ff45 	bl	800b3f4 <main>
 800b56a:	4770      	bx	lr
 800b56c:	0800b7c8 	.word	0x0800b7c8
 800b570:	20000000 	.word	0x20000000
 800b574:	20000a0c 	.word	0x20000a0c
 800b578:	20000a0c 	.word	0x20000a0c
 800b57c:	20001080 	.word	0x20001080

0800b580 <ADC_IRQHandler>:
 800b580:	e7fe      	b.n	800b580 <ADC_IRQHandler>

0800b582 <Welcome_Message>:
 800b582:	6e49 7469 6169 696c 657a 6120 646e 7020     Initialize and p
 800b592:	7475 6320 6168 6172 7463 7265 6f20 206e     ut character on 
 800b5a2:	5453 3037 3233 2069 434c 2e44 0a0d 0a0d     ST7032i LCD.....
	...

0800b5b4 <blanks.3927>:
 800b5b4:	2020 2020 2020 2020 2020 2020 2020 2020                     

0800b5c4 <zeroes.3928>:
 800b5c4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

0800b5d4 <_global_impure_ptr>:
 800b5d4:	0158 2000                                   X.. 

0800b5d8 <p05.2449>:
 800b5d8:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

0800b5e8 <__mprec_tens>:
 800b5e8:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
 800b5f8:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
 800b608:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
 800b618:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
 800b628:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
 800b638:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
 800b648:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
 800b658:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
 800b668:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
 800b678:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
 800b688:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
 800b698:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
 800b6a8:	9db4 79d9 7843 44ea                         ...yCx.D

0800b6b0 <__mprec_tinytens>:
 800b6b0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
 800b6c0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
 800b6d0:	6f43 64ac 0628 0ac8                         Co.d(...

0800b6d8 <__mprec_bigtens>:
 800b6d8:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
 800b6e8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
 800b6f8:	bf3c 7f73 4fdd 7515                         <.s..O.u

0800b700 <blanks.3871>:
 800b700:	2020 2020 2020 2020 2020 2020 2020 2020                     

0800b710 <zeroes.3872>:
 800b710:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
 800b720:	6948 6620 6972 6e65 7364 0021 794d 5720     Hi friends!.My W
 800b730:	726f 646c 0021 2020 2020 2020 2020 3e00     orld!.        .>
 800b740:	2520 0064 6548 7061 6120 646e 7320 6174      %d.Heap and sta
 800b750:	6b63 6320 6c6f 696c 6973 6e6f 000a 7865     ck collision..ex
 800b760:	7469 0000 4e49 0046 6e69 0066 414e 004e     it..INF.inf.NAN.
 800b770:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
 800b780:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
 800b790:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
 800b7a0:	296c 0000 0030 0000 6e49 6966 696e 7974     l)..0...Infinity
 800b7b0:	0000 0000 614e 004e 0043 0000 4f50 4953     ....NaN.C...POSI
 800b7c0:	0058 0000 002e 0000                         X.......
