<stg><name>mmult_Pipeline_LOOP3_LOOP4</name>


<trans_list>

<trans id="1451" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1284" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1286" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1287" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1288" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1289" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1290" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1291" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1292" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1293" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1294" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1295" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1296" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1297" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1298" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1299" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1300" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1301" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1302" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1303" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1304" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1305" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1306" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1307" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1308" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1309" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1310" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1311" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1312" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1313" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1314" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1315" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1316" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1317" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1318" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1319" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1320" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1321" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1322" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1323" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1324" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1325" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1326" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1327" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1328" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1329" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1330" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1331" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1332" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1333" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1334" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1335" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1336" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1337" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1338" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1339" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1340" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1341" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1342" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1343" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1344" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1345" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1346" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1347" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1348" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1349" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1350" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1351" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1352" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1353" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1354" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1355" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1356" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1357" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1358" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1359" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1360" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1361" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1362" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1363" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1364" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1365" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1366" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1367" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1368" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1369" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1370" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1371" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1372" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1373" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1374" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1375" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1376" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1377" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1378" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1379" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1380" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1381" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1382" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1383" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1384" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1385" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1386" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1387" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1388" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1389" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1390" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1391" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1392" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1393" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1394" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1395" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1396" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1397" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1398" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1399" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1400" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1401" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1402" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1403" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1404" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1405" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1406" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1407" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1408" from="126" to="127">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1409" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1410" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1411" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1412" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1413" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1414" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1415" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1416" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1417" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1418" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1419" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1420" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1421" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1422" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1423" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1424" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1425" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1426" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1427" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1428" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1429" from="147" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1430" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1431" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1432" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1433" from="151" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1434" from="152" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1435" from="153" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1436" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1437" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1438" from="156" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1439" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1440" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1441" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1442" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1444" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten70 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten70"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %Abuf_15_load_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_15_load_11"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %Abuf_15_load3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_15_load3"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %Abuf_14_load_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_14_load_15"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %Abuf_14_load7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_14_load7"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %Abuf_13_load_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_13_load_19"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %Abuf_13_load11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_13_load11"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %Abuf_12_load_113 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_12_load_113"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %Abuf_12_load15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_12_load15"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:11 %Abuf_11_load_117 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_11_load_117"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:12 %Abuf_11_load19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_11_load19"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:13 %Abuf_10_load_121 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_10_load_121"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %Abuf_10_load23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_10_load23"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %Abuf_9_load_125 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_9_load_125"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %Abuf_9_load27 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_9_load27"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:17 %Abuf_8_load_129 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_8_load_129"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:18 %Abuf_8_load31 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_8_load31"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:19 %Abuf_7_load_133 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_7_load_133"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:20 %Abuf_7_load35 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_7_load35"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:21 %Abuf_6_load_137 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_6_load_137"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:22 %Abuf_6_load39 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_6_load39"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:23 %Abuf_5_load_141 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_5_load_141"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:24 %Abuf_5_load43 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_5_load43"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:25 %Abuf_4_load_145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_4_load_145"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:26 %Abuf_4_load47 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_4_load47"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:27 %Abuf_3_load_149 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_3_load_149"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:28 %Abuf_3_load51 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_3_load51"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:29 %Abuf_2_load_153 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_2_load_153"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:30 %Abuf_2_load55 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_2_load55"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:31 %Abuf_1_load_157 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_1_load_157"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:32 %Abuf_1_load59 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_1_load59"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:33 %Abuf_load_161 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_load_161"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:34 %Abuf_load63 = alloca i32 1

]]></Node>
<StgValue><ssdm name="Abuf_load63"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
newFuncRoot:35 %sext_ln37_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln37

]]></Node>
<StgValue><ssdm name="sext_ln37_read"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="62">
<![CDATA[
newFuncRoot:36 %sext_ln37_cast = sext i62 %sext_ln37_read

]]></Node>
<StgValue><ssdm name="sext_ln37_cast"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i11 0, i11 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:39 %store_ln37 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:40 %store_ln38 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:41 %br_ln0 = br void %LOOP5

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
LOOP5:0 %first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %LOOP5.split

]]></Node>
<StgValue><ssdm name="first_iter_1"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
LOOP5:1 %indvar_flatten70_load = load i11 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="indvar_flatten70_load"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
LOOP5:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
LOOP5:3 %icmp_ln37 = icmp_eq  i11 %indvar_flatten70_load, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
LOOP5:4 %add_ln37_1 = add i11 %indvar_flatten70_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
LOOP5:5 %br_ln37 = br i1 %icmp_ln37, void %for.inc54, void %for.end56.exitStub

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc54:0 %j_load = load i6 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc54:1 %i_load = load i6 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54:3 %add_ln37 = add i6 %i_load, i6 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54:6 %icmp_ln38 = icmp_eq  i6 %j_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc54:7 %or_ln37 = or i1 %icmp_ln38, i1 %first_iter_1

]]></Node>
<StgValue><ssdm name="or_ln37"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc54:8 %select_ln37 = select i1 %icmp_ln38, i6 0, i6 %j_load

]]></Node>
<StgValue><ssdm name="select_ln37"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc54:9 %select_ln37_1 = select i1 %icmp_ln38, i6 %add_ln37, i6 %i_load

]]></Node>
<StgValue><ssdm name="select_ln37_1"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54:10 %shl_ln42 = shl i6 %select_ln37_1, i6 1

]]></Node>
<StgValue><ssdm name="shl_ln42"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="6">
<![CDATA[
for.inc54:11 %zext_ln42 = zext i6 %shl_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:12 %Abuf_addr = getelementptr i32 %Abuf, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_addr"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc54:46 %br_ln38 = br i1 %or_ln37, void %LOOP5.split, void %for.first.iter.LOOP5

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
<literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:0 %Abuf_load = load i6 %Abuf_addr

]]></Node>
<StgValue><ssdm name="Abuf_load"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="6">
<![CDATA[
LOOP5.split:32 %zext_ln38 = zext i6 %select_ln37

]]></Node>
<StgValue><ssdm name="zext_ln38"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:33 %Bbuf_addr = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_addr"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:68 %Bbuf_load = load i6 %Bbuf_addr

]]></Node>
<StgValue><ssdm name="Bbuf_load"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP5.split:166 %add_ln38 = add i6 %select_ln37, i6 1

]]></Node>
<StgValue><ssdm name="add_ln38"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP5.split:167 %store_ln37 = store i11 %add_ln37_1, i11 %indvar_flatten70

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP5.split:168 %store_ln37 = store i6 %select_ln37_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
LOOP5.split:169 %store_ln38 = store i6 %add_ln38, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln38"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
LOOP5.split:170 %br_ln38 = br void %LOOP5

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="238" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:0 %Abuf_load = load i6 %Abuf_addr

]]></Node>
<StgValue><ssdm name="Abuf_load"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:32 %store_ln42 = store i32 %Abuf_load, i32 %Abuf_load63

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:68 %Bbuf_load = load i6 %Bbuf_addr

]]></Node>
<StgValue><ssdm name="Bbuf_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:31 %Abuf_load_3 = load i32 %Abuf_load63

]]></Node>
<StgValue><ssdm name="Abuf_load_3"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:69 %term = fmul i32 %Abuf_load_3, i32 %Bbuf_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="243" st_id="4" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:69 %term = fmul i32 %Abuf_load_3, i32 %Bbuf_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="244" st_id="5" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:69 %term = fmul i32 %Abuf_load_3, i32 %Bbuf_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="245" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc54:13 %tmp_4 = or i6 %shl_ln42, i6 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="6">
<![CDATA[
for.inc54:14 %tmp_4_cast = zext i6 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:15 %Abuf_addr_1 = getelementptr i32 %Abuf, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_addr_1"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:1 %Abuf_load_1 = load i6 %Abuf_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_load_1"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
LOOP5.split:34 %xor_ln42 = xor i6 %select_ln37, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln42"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="6">
<![CDATA[
LOOP5.split:35 %zext_ln42_1 = zext i6 %xor_ln42

]]></Node>
<StgValue><ssdm name="zext_ln42_1"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:36 %Bbuf_addr_1 = getelementptr i32 %Bbuf, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_addr_1"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:69 %term = fmul i32 %Abuf_load_3, i32 %Bbuf_load

]]></Node>
<StgValue><ssdm name="term"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:71 %Bbuf_load_1 = load i6 %Bbuf_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="254" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:1 %Abuf_load_1 = load i6 %Abuf_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_load_1"/></StgValue>
</operation>

<operation id="255" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:33 %store_ln42 = store i32 %Abuf_load_1, i32 %Abuf_load_161

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="256" st_id="7" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:70 %result = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="257" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:71 %Bbuf_load_1 = load i6 %Bbuf_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_load_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="258" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:30 %Abuf_load_2 = load i32 %Abuf_load_161

]]></Node>
<StgValue><ssdm name="Abuf_load_2"/></StgValue>
</operation>

<operation id="259" st_id="8" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:70 %result = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="260" st_id="8" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:72 %term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="261" st_id="9" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:70 %result = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:72 %term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="263" st_id="10" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:70 %result = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:72 %term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:16 %Abuf_1_addr = getelementptr i32 %Abuf_1, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_1_addr"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:2 %Abuf_1_load = load i6 %Abuf_1_addr

]]></Node>
<StgValue><ssdm name="Abuf_1_load"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:37 %Bbuf_1_addr = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_1_addr"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:70 %result = fadd i32 %term, i32 0

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:72 %term_1 = fmul i32 %Abuf_load_2, i32 %Bbuf_load_1

]]></Node>
<StgValue><ssdm name="term_1"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:74 %Bbuf_1_load = load i6 %Bbuf_1_addr

]]></Node>
<StgValue><ssdm name="Bbuf_1_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="271" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:2 %Abuf_1_load = load i6 %Abuf_1_addr

]]></Node>
<StgValue><ssdm name="Abuf_1_load"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:34 %store_ln42 = store i32 %Abuf_1_load, i32 %Abuf_1_load59

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:73 %result_1 = fadd i32 %result, i32 %term_1

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:74 %Bbuf_1_load = load i6 %Bbuf_1_addr

]]></Node>
<StgValue><ssdm name="Bbuf_1_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:29 %Abuf_1_load_3 = load i32 %Abuf_1_load59

]]></Node>
<StgValue><ssdm name="Abuf_1_load_3"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:73 %result_1 = fadd i32 %result, i32 %term_1

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:75 %term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="278" st_id="14" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:73 %result_1 = fadd i32 %result, i32 %term_1

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:75 %term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="280" st_id="15" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:73 %result_1 = fadd i32 %result, i32 %term_1

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="281" st_id="15" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:75 %term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:17 %Abuf_1_addr_1 = getelementptr i32 %Abuf_1, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_1_addr_1"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:3 %Abuf_1_load_1 = load i6 %Abuf_1_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_1_load_1"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:38 %Bbuf_1_addr_1 = getelementptr i32 %Bbuf_1, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_1_addr_1"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:73 %result_1 = fadd i32 %result, i32 %term_1

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:75 %term_2 = fmul i32 %Abuf_1_load_3, i32 %Bbuf_1_load

]]></Node>
<StgValue><ssdm name="term_2"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:77 %Bbuf_1_load_1 = load i6 %Bbuf_1_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_1_load_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="288" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:3 %Abuf_1_load_1 = load i6 %Abuf_1_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_1_load_1"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:35 %store_ln42 = store i32 %Abuf_1_load_1, i32 %Abuf_1_load_157

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:76 %result_2 = fadd i32 %result_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:77 %Bbuf_1_load_1 = load i6 %Bbuf_1_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_1_load_1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:28 %Abuf_1_load_2 = load i32 %Abuf_1_load_157

]]></Node>
<StgValue><ssdm name="Abuf_1_load_2"/></StgValue>
</operation>

<operation id="293" st_id="18" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:76 %result_2 = fadd i32 %result_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="294" st_id="18" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:78 %term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="295" st_id="19" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:76 %result_2 = fadd i32 %result_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:78 %term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="297" st_id="20" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:76 %result_2 = fadd i32 %result_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:78 %term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:18 %Abuf_2_addr = getelementptr i32 %Abuf_2, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_2_addr"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:4 %Abuf_2_load = load i6 %Abuf_2_addr

]]></Node>
<StgValue><ssdm name="Abuf_2_load"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:39 %Bbuf_2_addr = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_2_addr"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:76 %result_2 = fadd i32 %result_1, i32 %term_2

]]></Node>
<StgValue><ssdm name="result_2"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:78 %term_3 = fmul i32 %Abuf_1_load_2, i32 %Bbuf_1_load_1

]]></Node>
<StgValue><ssdm name="term_3"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:80 %Bbuf_2_load = load i6 %Bbuf_2_addr

]]></Node>
<StgValue><ssdm name="Bbuf_2_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="305" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:4 %Abuf_2_load = load i6 %Abuf_2_addr

]]></Node>
<StgValue><ssdm name="Abuf_2_load"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:36 %store_ln42 = store i32 %Abuf_2_load, i32 %Abuf_2_load55

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:79 %result_3 = fadd i32 %result_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:80 %Bbuf_2_load = load i6 %Bbuf_2_addr

]]></Node>
<StgValue><ssdm name="Bbuf_2_load"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:27 %Abuf_2_load_3 = load i32 %Abuf_2_load55

]]></Node>
<StgValue><ssdm name="Abuf_2_load_3"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:79 %result_3 = fadd i32 %result_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:81 %term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="312" st_id="24" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:79 %result_3 = fadd i32 %result_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:81 %term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="314" st_id="25" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:79 %result_3 = fadd i32 %result_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="315" st_id="25" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:81 %term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="316" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:19 %Abuf_2_addr_1 = getelementptr i32 %Abuf_2, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_2_addr_1"/></StgValue>
</operation>

<operation id="317" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:5 %Abuf_2_load_1 = load i6 %Abuf_2_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_2_load_1"/></StgValue>
</operation>

<operation id="318" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:40 %Bbuf_2_addr_1 = getelementptr i32 %Bbuf_2, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_2_addr_1"/></StgValue>
</operation>

<operation id="319" st_id="26" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:79 %result_3 = fadd i32 %result_2, i32 %term_3

]]></Node>
<StgValue><ssdm name="result_3"/></StgValue>
</operation>

<operation id="320" st_id="26" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:81 %term_4 = fmul i32 %Abuf_2_load_3, i32 %Bbuf_2_load

]]></Node>
<StgValue><ssdm name="term_4"/></StgValue>
</operation>

<operation id="321" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:83 %Bbuf_2_load_1 = load i6 %Bbuf_2_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_2_load_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="322" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:5 %Abuf_2_load_1 = load i6 %Abuf_2_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_2_load_1"/></StgValue>
</operation>

<operation id="323" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:37 %store_ln42 = store i32 %Abuf_2_load_1, i32 %Abuf_2_load_153

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="324" st_id="27" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:82 %result_4 = fadd i32 %result_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="325" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:83 %Bbuf_2_load_1 = load i6 %Bbuf_2_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_2_load_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="326" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:26 %Abuf_2_load_2 = load i32 %Abuf_2_load_153

]]></Node>
<StgValue><ssdm name="Abuf_2_load_2"/></StgValue>
</operation>

<operation id="327" st_id="28" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:82 %result_4 = fadd i32 %result_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="328" st_id="28" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:84 %term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="329" st_id="29" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:82 %result_4 = fadd i32 %result_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="330" st_id="29" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:84 %term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="331" st_id="30" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:82 %result_4 = fadd i32 %result_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="332" st_id="30" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:84 %term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="333" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:20 %Abuf_3_addr = getelementptr i32 %Abuf_3, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_3_addr"/></StgValue>
</operation>

<operation id="334" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:6 %Abuf_3_load = load i6 %Abuf_3_addr

]]></Node>
<StgValue><ssdm name="Abuf_3_load"/></StgValue>
</operation>

<operation id="335" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:41 %Bbuf_3_addr = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_3_addr"/></StgValue>
</operation>

<operation id="336" st_id="31" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:82 %result_4 = fadd i32 %result_3, i32 %term_4

]]></Node>
<StgValue><ssdm name="result_4"/></StgValue>
</operation>

<operation id="337" st_id="31" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:84 %term_5 = fmul i32 %Abuf_2_load_2, i32 %Bbuf_2_load_1

]]></Node>
<StgValue><ssdm name="term_5"/></StgValue>
</operation>

<operation id="338" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:86 %Bbuf_3_load = load i6 %Bbuf_3_addr

]]></Node>
<StgValue><ssdm name="Bbuf_3_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="339" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:6 %Abuf_3_load = load i6 %Abuf_3_addr

]]></Node>
<StgValue><ssdm name="Abuf_3_load"/></StgValue>
</operation>

<operation id="340" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:38 %store_ln42 = store i32 %Abuf_3_load, i32 %Abuf_3_load51

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="341" st_id="32" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:85 %result_5 = fadd i32 %result_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="342" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:86 %Bbuf_3_load = load i6 %Bbuf_3_addr

]]></Node>
<StgValue><ssdm name="Bbuf_3_load"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="343" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:25 %Abuf_3_load_3 = load i32 %Abuf_3_load51

]]></Node>
<StgValue><ssdm name="Abuf_3_load_3"/></StgValue>
</operation>

<operation id="344" st_id="33" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:85 %result_5 = fadd i32 %result_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="345" st_id="33" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:87 %term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="346" st_id="34" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:85 %result_5 = fadd i32 %result_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="347" st_id="34" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:87 %term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="36">

<operation id="348" st_id="35" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:85 %result_5 = fadd i32 %result_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="349" st_id="35" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:87 %term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="37">

<operation id="350" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:21 %Abuf_3_addr_1 = getelementptr i32 %Abuf_3, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_3_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:7 %Abuf_3_load_1 = load i6 %Abuf_3_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_3_load_1"/></StgValue>
</operation>

<operation id="352" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:42 %Bbuf_3_addr_1 = getelementptr i32 %Bbuf_3, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_3_addr_1"/></StgValue>
</operation>

<operation id="353" st_id="36" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:85 %result_5 = fadd i32 %result_4, i32 %term_5

]]></Node>
<StgValue><ssdm name="result_5"/></StgValue>
</operation>

<operation id="354" st_id="36" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:87 %term_6 = fmul i32 %Abuf_3_load_3, i32 %Bbuf_3_load

]]></Node>
<StgValue><ssdm name="term_6"/></StgValue>
</operation>

<operation id="355" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:89 %Bbuf_3_load_1 = load i6 %Bbuf_3_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_3_load_1"/></StgValue>
</operation>
</state>

<state id="37" st_id="38">

<operation id="356" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:7 %Abuf_3_load_1 = load i6 %Abuf_3_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_3_load_1"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:39 %store_ln42 = store i32 %Abuf_3_load_1, i32 %Abuf_3_load_149

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:88 %result_6 = fadd i32 %result_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:89 %Bbuf_3_load_1 = load i6 %Bbuf_3_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_3_load_1"/></StgValue>
</operation>
</state>

<state id="38" st_id="39">

<operation id="360" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:24 %Abuf_3_load_2 = load i32 %Abuf_3_load_149

]]></Node>
<StgValue><ssdm name="Abuf_3_load_2"/></StgValue>
</operation>

<operation id="361" st_id="38" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:88 %result_6 = fadd i32 %result_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="362" st_id="38" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:90 %term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="39" st_id="40">

<operation id="363" st_id="39" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:88 %result_6 = fadd i32 %result_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="364" st_id="39" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:90 %term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="40" st_id="41">

<operation id="365" st_id="40" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:88 %result_6 = fadd i32 %result_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="366" st_id="40" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:90 %term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>
</state>

<state id="41" st_id="42">

<operation id="367" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:22 %Abuf_4_addr = getelementptr i32 %Abuf_4, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_4_addr"/></StgValue>
</operation>

<operation id="368" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:8 %Abuf_4_load = load i6 %Abuf_4_addr

]]></Node>
<StgValue><ssdm name="Abuf_4_load"/></StgValue>
</operation>

<operation id="369" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:43 %Bbuf_4_addr = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_4_addr"/></StgValue>
</operation>

<operation id="370" st_id="41" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:88 %result_6 = fadd i32 %result_5, i32 %term_6

]]></Node>
<StgValue><ssdm name="result_6"/></StgValue>
</operation>

<operation id="371" st_id="41" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:90 %term_7 = fmul i32 %Abuf_3_load_2, i32 %Bbuf_3_load_1

]]></Node>
<StgValue><ssdm name="term_7"/></StgValue>
</operation>

<operation id="372" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:92 %Bbuf_4_load = load i6 %Bbuf_4_addr

]]></Node>
<StgValue><ssdm name="Bbuf_4_load"/></StgValue>
</operation>
</state>

<state id="42" st_id="43">

<operation id="373" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:8 %Abuf_4_load = load i6 %Abuf_4_addr

]]></Node>
<StgValue><ssdm name="Abuf_4_load"/></StgValue>
</operation>

<operation id="374" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:40 %store_ln42 = store i32 %Abuf_4_load, i32 %Abuf_4_load47

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="375" st_id="42" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:91 %result_7 = fadd i32 %result_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="376" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:92 %Bbuf_4_load = load i6 %Bbuf_4_addr

]]></Node>
<StgValue><ssdm name="Bbuf_4_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="44">

<operation id="377" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:23 %Abuf_4_load_3 = load i32 %Abuf_4_load47

]]></Node>
<StgValue><ssdm name="Abuf_4_load_3"/></StgValue>
</operation>

<operation id="378" st_id="43" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:91 %result_7 = fadd i32 %result_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="379" st_id="43" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:93 %term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="45">

<operation id="380" st_id="44" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:91 %result_7 = fadd i32 %result_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="381" st_id="44" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:93 %term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="45" st_id="46">

<operation id="382" st_id="45" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:91 %result_7 = fadd i32 %result_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="383" st_id="45" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:93 %term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>
</state>

<state id="46" st_id="47">

<operation id="384" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:23 %Abuf_4_addr_1 = getelementptr i32 %Abuf_4, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_4_addr_1"/></StgValue>
</operation>

<operation id="385" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:9 %Abuf_4_load_1 = load i6 %Abuf_4_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_4_load_1"/></StgValue>
</operation>

<operation id="386" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:44 %Bbuf_4_addr_1 = getelementptr i32 %Bbuf_4, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_4_addr_1"/></StgValue>
</operation>

<operation id="387" st_id="46" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:91 %result_7 = fadd i32 %result_6, i32 %term_7

]]></Node>
<StgValue><ssdm name="result_7"/></StgValue>
</operation>

<operation id="388" st_id="46" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:93 %term_8 = fmul i32 %Abuf_4_load_3, i32 %Bbuf_4_load

]]></Node>
<StgValue><ssdm name="term_8"/></StgValue>
</operation>

<operation id="389" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:95 %Bbuf_4_load_1 = load i6 %Bbuf_4_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_4_load_1"/></StgValue>
</operation>
</state>

<state id="47" st_id="48">

<operation id="390" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:9 %Abuf_4_load_1 = load i6 %Abuf_4_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_4_load_1"/></StgValue>
</operation>

<operation id="391" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:41 %store_ln42 = store i32 %Abuf_4_load_1, i32 %Abuf_4_load_145

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="392" st_id="47" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:94 %result_8 = fadd i32 %result_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="393" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:95 %Bbuf_4_load_1 = load i6 %Bbuf_4_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_4_load_1"/></StgValue>
</operation>
</state>

<state id="48" st_id="49">

<operation id="394" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:22 %Abuf_4_load_2 = load i32 %Abuf_4_load_145

]]></Node>
<StgValue><ssdm name="Abuf_4_load_2"/></StgValue>
</operation>

<operation id="395" st_id="48" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:94 %result_8 = fadd i32 %result_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="396" st_id="48" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:96 %term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="49" st_id="50">

<operation id="397" st_id="49" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:94 %result_8 = fadd i32 %result_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="398" st_id="49" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:96 %term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="50" st_id="51">

<operation id="399" st_id="50" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:94 %result_8 = fadd i32 %result_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="400" st_id="50" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:96 %term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>
</state>

<state id="51" st_id="52">

<operation id="401" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:24 %Abuf_5_addr = getelementptr i32 %Abuf_5, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_5_addr"/></StgValue>
</operation>

<operation id="402" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:26 %Abuf_6_addr = getelementptr i32 %Abuf_6, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_6_addr"/></StgValue>
</operation>

<operation id="403" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:28 %Abuf_7_addr = getelementptr i32 %Abuf_7, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_7_addr"/></StgValue>
</operation>

<operation id="404" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:30 %Abuf_8_addr = getelementptr i32 %Abuf_8, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_8_addr"/></StgValue>
</operation>

<operation id="405" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:32 %Abuf_9_addr = getelementptr i32 %Abuf_9, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_9_addr"/></StgValue>
</operation>

<operation id="406" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:34 %Abuf_10_addr = getelementptr i32 %Abuf_10, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_10_addr"/></StgValue>
</operation>

<operation id="407" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:36 %Abuf_11_addr = getelementptr i32 %Abuf_11, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_11_addr"/></StgValue>
</operation>

<operation id="408" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:38 %Abuf_12_addr = getelementptr i32 %Abuf_12, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_12_addr"/></StgValue>
</operation>

<operation id="409" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:40 %Abuf_13_addr = getelementptr i32 %Abuf_13, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_13_addr"/></StgValue>
</operation>

<operation id="410" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:42 %Abuf_14_addr = getelementptr i32 %Abuf_14, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_14_addr"/></StgValue>
</operation>

<operation id="411" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:44 %Abuf_15_addr = getelementptr i32 %Abuf_15, i64 0, i64 %zext_ln42

]]></Node>
<StgValue><ssdm name="Abuf_15_addr"/></StgValue>
</operation>

<operation id="412" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:10 %Abuf_5_load = load i6 %Abuf_5_addr

]]></Node>
<StgValue><ssdm name="Abuf_5_load"/></StgValue>
</operation>

<operation id="413" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:45 %Bbuf_5_addr = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_5_addr"/></StgValue>
</operation>

<operation id="414" st_id="51" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:94 %result_8 = fadd i32 %result_7, i32 %term_8

]]></Node>
<StgValue><ssdm name="result_8"/></StgValue>
</operation>

<operation id="415" st_id="51" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:96 %term_9 = fmul i32 %Abuf_4_load_2, i32 %Bbuf_4_load_1

]]></Node>
<StgValue><ssdm name="term_9"/></StgValue>
</operation>

<operation id="416" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:98 %Bbuf_5_load = load i6 %Bbuf_5_addr

]]></Node>
<StgValue><ssdm name="Bbuf_5_load"/></StgValue>
</operation>
</state>

<state id="52" st_id="53">

<operation id="417" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:10 %Abuf_5_load = load i6 %Abuf_5_addr

]]></Node>
<StgValue><ssdm name="Abuf_5_load"/></StgValue>
</operation>

<operation id="418" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:42 %store_ln42 = store i32 %Abuf_5_load, i32 %Abuf_5_load43

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="419" st_id="52" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:97 %result_9 = fadd i32 %result_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="420" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:98 %Bbuf_5_load = load i6 %Bbuf_5_addr

]]></Node>
<StgValue><ssdm name="Bbuf_5_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="54">

<operation id="421" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:21 %Abuf_5_load_3 = load i32 %Abuf_5_load43

]]></Node>
<StgValue><ssdm name="Abuf_5_load_3"/></StgValue>
</operation>

<operation id="422" st_id="53" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:97 %result_9 = fadd i32 %result_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="423" st_id="53" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:99 %term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="54" st_id="55">

<operation id="424" st_id="54" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:97 %result_9 = fadd i32 %result_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="425" st_id="54" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:99 %term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="55" st_id="56">

<operation id="426" st_id="55" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:97 %result_9 = fadd i32 %result_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="427" st_id="55" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:99 %term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>
</state>

<state id="56" st_id="57">

<operation id="428" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:25 %Abuf_5_addr_1 = getelementptr i32 %Abuf_5, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_5_addr_1"/></StgValue>
</operation>

<operation id="429" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:27 %Abuf_6_addr_1 = getelementptr i32 %Abuf_6, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_6_addr_1"/></StgValue>
</operation>

<operation id="430" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:29 %Abuf_7_addr_1 = getelementptr i32 %Abuf_7, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_7_addr_1"/></StgValue>
</operation>

<operation id="431" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:31 %Abuf_8_addr_1 = getelementptr i32 %Abuf_8, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_8_addr_1"/></StgValue>
</operation>

<operation id="432" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:33 %Abuf_9_addr_1 = getelementptr i32 %Abuf_9, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_9_addr_1"/></StgValue>
</operation>

<operation id="433" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:35 %Abuf_10_addr_1 = getelementptr i32 %Abuf_10, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_10_addr_1"/></StgValue>
</operation>

<operation id="434" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:37 %Abuf_11_addr_1 = getelementptr i32 %Abuf_11, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_11_addr_1"/></StgValue>
</operation>

<operation id="435" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:39 %Abuf_12_addr_1 = getelementptr i32 %Abuf_12, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_12_addr_1"/></StgValue>
</operation>

<operation id="436" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:41 %Abuf_13_addr_1 = getelementptr i32 %Abuf_13, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_13_addr_1"/></StgValue>
</operation>

<operation id="437" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:43 %Abuf_14_addr_1 = getelementptr i32 %Abuf_14, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_14_addr_1"/></StgValue>
</operation>

<operation id="438" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc54:45 %Abuf_15_addr_1 = getelementptr i32 %Abuf_15, i64 0, i64 %tmp_4_cast

]]></Node>
<StgValue><ssdm name="Abuf_15_addr_1"/></StgValue>
</operation>

<operation id="439" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:11 %Abuf_5_load_1 = load i6 %Abuf_5_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_5_load_1"/></StgValue>
</operation>

<operation id="440" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:46 %Bbuf_5_addr_1 = getelementptr i32 %Bbuf_5, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_5_addr_1"/></StgValue>
</operation>

<operation id="441" st_id="56" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:97 %result_9 = fadd i32 %result_8, i32 %term_9

]]></Node>
<StgValue><ssdm name="result_9"/></StgValue>
</operation>

<operation id="442" st_id="56" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:99 %term_10 = fmul i32 %Abuf_5_load_3, i32 %Bbuf_5_load

]]></Node>
<StgValue><ssdm name="term_10"/></StgValue>
</operation>

<operation id="443" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:101 %Bbuf_5_load_1 = load i6 %Bbuf_5_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_5_load_1"/></StgValue>
</operation>
</state>

<state id="57" st_id="58">

<operation id="444" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:11 %Abuf_5_load_1 = load i6 %Abuf_5_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_5_load_1"/></StgValue>
</operation>

<operation id="445" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:43 %store_ln42 = store i32 %Abuf_5_load_1, i32 %Abuf_5_load_141

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="446" st_id="57" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:100 %result_10 = fadd i32 %result_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="447" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:101 %Bbuf_5_load_1 = load i6 %Bbuf_5_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_5_load_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="59">

<operation id="448" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:20 %Abuf_5_load_2 = load i32 %Abuf_5_load_141

]]></Node>
<StgValue><ssdm name="Abuf_5_load_2"/></StgValue>
</operation>

<operation id="449" st_id="58" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:100 %result_10 = fadd i32 %result_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="450" st_id="58" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:102 %term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="60">

<operation id="451" st_id="59" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:100 %result_10 = fadd i32 %result_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="452" st_id="59" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:102 %term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="60" st_id="61">

<operation id="453" st_id="60" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:100 %result_10 = fadd i32 %result_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="454" st_id="60" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:102 %term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>
</state>

<state id="61" st_id="62">

<operation id="455" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:12 %Abuf_6_load = load i6 %Abuf_6_addr

]]></Node>
<StgValue><ssdm name="Abuf_6_load"/></StgValue>
</operation>

<operation id="456" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:47 %Bbuf_6_addr = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_6_addr"/></StgValue>
</operation>

<operation id="457" st_id="61" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:100 %result_10 = fadd i32 %result_9, i32 %term_10

]]></Node>
<StgValue><ssdm name="result_10"/></StgValue>
</operation>

<operation id="458" st_id="61" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:102 %term_11 = fmul i32 %Abuf_5_load_2, i32 %Bbuf_5_load_1

]]></Node>
<StgValue><ssdm name="term_11"/></StgValue>
</operation>

<operation id="459" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:104 %Bbuf_6_load = load i6 %Bbuf_6_addr

]]></Node>
<StgValue><ssdm name="Bbuf_6_load"/></StgValue>
</operation>
</state>

<state id="62" st_id="63">

<operation id="460" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:12 %Abuf_6_load = load i6 %Abuf_6_addr

]]></Node>
<StgValue><ssdm name="Abuf_6_load"/></StgValue>
</operation>

<operation id="461" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:44 %store_ln42 = store i32 %Abuf_6_load, i32 %Abuf_6_load39

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="462" st_id="62" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:103 %result_11 = fadd i32 %result_10, i32 %term_11

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="463" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:104 %Bbuf_6_load = load i6 %Bbuf_6_addr

]]></Node>
<StgValue><ssdm name="Bbuf_6_load"/></StgValue>
</operation>
</state>

<state id="63" st_id="64">

<operation id="464" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:19 %Abuf_6_load_3 = load i32 %Abuf_6_load39

]]></Node>
<StgValue><ssdm name="Abuf_6_load_3"/></StgValue>
</operation>

<operation id="465" st_id="63" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:103 %result_11 = fadd i32 %result_10, i32 %term_11

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="466" st_id="63" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:105 %term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="64" st_id="65">

<operation id="467" st_id="64" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:103 %result_11 = fadd i32 %result_10, i32 %term_11

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="468" st_id="64" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:105 %term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="65" st_id="66">

<operation id="469" st_id="65" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:103 %result_11 = fadd i32 %result_10, i32 %term_11

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="470" st_id="65" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:105 %term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>
</state>

<state id="66" st_id="67">

<operation id="471" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:13 %Abuf_6_load_1 = load i6 %Abuf_6_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_6_load_1"/></StgValue>
</operation>

<operation id="472" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:48 %Bbuf_6_addr_1 = getelementptr i32 %Bbuf_6, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_6_addr_1"/></StgValue>
</operation>

<operation id="473" st_id="66" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:103 %result_11 = fadd i32 %result_10, i32 %term_11

]]></Node>
<StgValue><ssdm name="result_11"/></StgValue>
</operation>

<operation id="474" st_id="66" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:105 %term_12 = fmul i32 %Abuf_6_load_3, i32 %Bbuf_6_load

]]></Node>
<StgValue><ssdm name="term_12"/></StgValue>
</operation>

<operation id="475" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:107 %Bbuf_6_load_1 = load i6 %Bbuf_6_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_6_load_1"/></StgValue>
</operation>
</state>

<state id="67" st_id="68">

<operation id="476" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:13 %Abuf_6_load_1 = load i6 %Abuf_6_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_6_load_1"/></StgValue>
</operation>

<operation id="477" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:45 %store_ln42 = store i32 %Abuf_6_load_1, i32 %Abuf_6_load_137

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="478" st_id="67" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:106 %result_12 = fadd i32 %result_11, i32 %term_12

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="479" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:107 %Bbuf_6_load_1 = load i6 %Bbuf_6_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_6_load_1"/></StgValue>
</operation>
</state>

<state id="68" st_id="69">

<operation id="480" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:18 %Abuf_6_load_2 = load i32 %Abuf_6_load_137

]]></Node>
<StgValue><ssdm name="Abuf_6_load_2"/></StgValue>
</operation>

<operation id="481" st_id="68" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:106 %result_12 = fadd i32 %result_11, i32 %term_12

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="482" st_id="68" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:108 %term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="69" st_id="70">

<operation id="483" st_id="69" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:106 %result_12 = fadd i32 %result_11, i32 %term_12

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="484" st_id="69" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:108 %term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="70" st_id="71">

<operation id="485" st_id="70" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:106 %result_12 = fadd i32 %result_11, i32 %term_12

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="486" st_id="70" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:108 %term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>
</state>

<state id="71" st_id="72">

<operation id="487" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:14 %Abuf_7_load = load i6 %Abuf_7_addr

]]></Node>
<StgValue><ssdm name="Abuf_7_load"/></StgValue>
</operation>

<operation id="488" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:49 %Bbuf_7_addr = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_7_addr"/></StgValue>
</operation>

<operation id="489" st_id="71" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:106 %result_12 = fadd i32 %result_11, i32 %term_12

]]></Node>
<StgValue><ssdm name="result_12"/></StgValue>
</operation>

<operation id="490" st_id="71" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:108 %term_13 = fmul i32 %Abuf_6_load_2, i32 %Bbuf_6_load_1

]]></Node>
<StgValue><ssdm name="term_13"/></StgValue>
</operation>

<operation id="491" st_id="71" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:110 %Bbuf_7_load = load i6 %Bbuf_7_addr

]]></Node>
<StgValue><ssdm name="Bbuf_7_load"/></StgValue>
</operation>
</state>

<state id="72" st_id="73">

<operation id="492" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:14 %Abuf_7_load = load i6 %Abuf_7_addr

]]></Node>
<StgValue><ssdm name="Abuf_7_load"/></StgValue>
</operation>

<operation id="493" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:46 %store_ln42 = store i32 %Abuf_7_load, i32 %Abuf_7_load35

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="494" st_id="72" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:109 %result_13 = fadd i32 %result_12, i32 %term_13

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="495" st_id="72" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:110 %Bbuf_7_load = load i6 %Bbuf_7_addr

]]></Node>
<StgValue><ssdm name="Bbuf_7_load"/></StgValue>
</operation>
</state>

<state id="73" st_id="74">

<operation id="496" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:17 %Abuf_7_load_3 = load i32 %Abuf_7_load35

]]></Node>
<StgValue><ssdm name="Abuf_7_load_3"/></StgValue>
</operation>

<operation id="497" st_id="73" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:109 %result_13 = fadd i32 %result_12, i32 %term_13

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="498" st_id="73" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:111 %term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="74" st_id="75">

<operation id="499" st_id="74" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:109 %result_13 = fadd i32 %result_12, i32 %term_13

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="500" st_id="74" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:111 %term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="75" st_id="76">

<operation id="501" st_id="75" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:109 %result_13 = fadd i32 %result_12, i32 %term_13

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="502" st_id="75" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:111 %term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="77">

<operation id="503" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:15 %Abuf_7_load_1 = load i6 %Abuf_7_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_7_load_1"/></StgValue>
</operation>

<operation id="504" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:50 %Bbuf_7_addr_1 = getelementptr i32 %Bbuf_7, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_7_addr_1"/></StgValue>
</operation>

<operation id="505" st_id="76" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:109 %result_13 = fadd i32 %result_12, i32 %term_13

]]></Node>
<StgValue><ssdm name="result_13"/></StgValue>
</operation>

<operation id="506" st_id="76" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:111 %term_14 = fmul i32 %Abuf_7_load_3, i32 %Bbuf_7_load

]]></Node>
<StgValue><ssdm name="term_14"/></StgValue>
</operation>

<operation id="507" st_id="76" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:113 %Bbuf_7_load_1 = load i6 %Bbuf_7_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_7_load_1"/></StgValue>
</operation>
</state>

<state id="77" st_id="78">

<operation id="508" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:15 %Abuf_7_load_1 = load i6 %Abuf_7_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_7_load_1"/></StgValue>
</operation>

<operation id="509" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:47 %store_ln42 = store i32 %Abuf_7_load_1, i32 %Abuf_7_load_133

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="510" st_id="77" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:112 %result_14 = fadd i32 %result_13, i32 %term_14

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="511" st_id="77" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:113 %Bbuf_7_load_1 = load i6 %Bbuf_7_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_7_load_1"/></StgValue>
</operation>
</state>

<state id="78" st_id="79">

<operation id="512" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:16 %Abuf_7_load_2 = load i32 %Abuf_7_load_133

]]></Node>
<StgValue><ssdm name="Abuf_7_load_2"/></StgValue>
</operation>

<operation id="513" st_id="78" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:112 %result_14 = fadd i32 %result_13, i32 %term_14

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="514" st_id="78" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:114 %term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="79" st_id="80">

<operation id="515" st_id="79" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:112 %result_14 = fadd i32 %result_13, i32 %term_14

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="516" st_id="79" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:114 %term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="80" st_id="81">

<operation id="517" st_id="80" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:112 %result_14 = fadd i32 %result_13, i32 %term_14

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="518" st_id="80" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:114 %term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>
</state>

<state id="81" st_id="82">

<operation id="519" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:16 %Abuf_8_load = load i6 %Abuf_8_addr

]]></Node>
<StgValue><ssdm name="Abuf_8_load"/></StgValue>
</operation>

<operation id="520" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:51 %Bbuf_8_addr = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_8_addr"/></StgValue>
</operation>

<operation id="521" st_id="81" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:112 %result_14 = fadd i32 %result_13, i32 %term_14

]]></Node>
<StgValue><ssdm name="result_14"/></StgValue>
</operation>

<operation id="522" st_id="81" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:114 %term_15 = fmul i32 %Abuf_7_load_2, i32 %Bbuf_7_load_1

]]></Node>
<StgValue><ssdm name="term_15"/></StgValue>
</operation>

<operation id="523" st_id="81" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:116 %Bbuf_8_load = load i6 %Bbuf_8_addr

]]></Node>
<StgValue><ssdm name="Bbuf_8_load"/></StgValue>
</operation>
</state>

<state id="82" st_id="83">

<operation id="524" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:16 %Abuf_8_load = load i6 %Abuf_8_addr

]]></Node>
<StgValue><ssdm name="Abuf_8_load"/></StgValue>
</operation>

<operation id="525" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:48 %store_ln42 = store i32 %Abuf_8_load, i32 %Abuf_8_load31

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="526" st_id="82" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:115 %result_15 = fadd i32 %result_14, i32 %term_15

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="527" st_id="82" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:116 %Bbuf_8_load = load i6 %Bbuf_8_addr

]]></Node>
<StgValue><ssdm name="Bbuf_8_load"/></StgValue>
</operation>
</state>

<state id="83" st_id="84">

<operation id="528" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:15 %Abuf_8_load_3 = load i32 %Abuf_8_load31

]]></Node>
<StgValue><ssdm name="Abuf_8_load_3"/></StgValue>
</operation>

<operation id="529" st_id="83" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:115 %result_15 = fadd i32 %result_14, i32 %term_15

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="530" st_id="83" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:117 %term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="84" st_id="85">

<operation id="531" st_id="84" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:115 %result_15 = fadd i32 %result_14, i32 %term_15

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="532" st_id="84" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:117 %term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="85" st_id="86">

<operation id="533" st_id="85" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:115 %result_15 = fadd i32 %result_14, i32 %term_15

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="534" st_id="85" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:117 %term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>
</state>

<state id="86" st_id="87">

<operation id="535" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:17 %Abuf_8_load_1 = load i6 %Abuf_8_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_8_load_1"/></StgValue>
</operation>

<operation id="536" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:52 %Bbuf_8_addr_1 = getelementptr i32 %Bbuf_8, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_8_addr_1"/></StgValue>
</operation>

<operation id="537" st_id="86" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:115 %result_15 = fadd i32 %result_14, i32 %term_15

]]></Node>
<StgValue><ssdm name="result_15"/></StgValue>
</operation>

<operation id="538" st_id="86" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:117 %term_16 = fmul i32 %Abuf_8_load_3, i32 %Bbuf_8_load

]]></Node>
<StgValue><ssdm name="term_16"/></StgValue>
</operation>

<operation id="539" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:119 %Bbuf_8_load_1 = load i6 %Bbuf_8_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_8_load_1"/></StgValue>
</operation>
</state>

<state id="87" st_id="88">

<operation id="540" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:17 %Abuf_8_load_1 = load i6 %Abuf_8_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_8_load_1"/></StgValue>
</operation>

<operation id="541" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:49 %store_ln42 = store i32 %Abuf_8_load_1, i32 %Abuf_8_load_129

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="542" st_id="87" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:118 %result_16 = fadd i32 %result_15, i32 %term_16

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="543" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:119 %Bbuf_8_load_1 = load i6 %Bbuf_8_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_8_load_1"/></StgValue>
</operation>
</state>

<state id="88" st_id="89">

<operation id="544" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:14 %Abuf_8_load_2 = load i32 %Abuf_8_load_129

]]></Node>
<StgValue><ssdm name="Abuf_8_load_2"/></StgValue>
</operation>

<operation id="545" st_id="88" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:118 %result_16 = fadd i32 %result_15, i32 %term_16

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="546" st_id="88" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:120 %term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="89" st_id="90">

<operation id="547" st_id="89" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:118 %result_16 = fadd i32 %result_15, i32 %term_16

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="548" st_id="89" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:120 %term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="90" st_id="91">

<operation id="549" st_id="90" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:118 %result_16 = fadd i32 %result_15, i32 %term_16

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="550" st_id="90" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:120 %term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>
</state>

<state id="91" st_id="92">

<operation id="551" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:18 %Abuf_9_load = load i6 %Abuf_9_addr

]]></Node>
<StgValue><ssdm name="Abuf_9_load"/></StgValue>
</operation>

<operation id="552" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:53 %Bbuf_9_addr = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_9_addr"/></StgValue>
</operation>

<operation id="553" st_id="91" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:118 %result_16 = fadd i32 %result_15, i32 %term_16

]]></Node>
<StgValue><ssdm name="result_16"/></StgValue>
</operation>

<operation id="554" st_id="91" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:120 %term_17 = fmul i32 %Abuf_8_load_2, i32 %Bbuf_8_load_1

]]></Node>
<StgValue><ssdm name="term_17"/></StgValue>
</operation>

<operation id="555" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:122 %Bbuf_9_load = load i6 %Bbuf_9_addr

]]></Node>
<StgValue><ssdm name="Bbuf_9_load"/></StgValue>
</operation>
</state>

<state id="92" st_id="93">

<operation id="556" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:18 %Abuf_9_load = load i6 %Abuf_9_addr

]]></Node>
<StgValue><ssdm name="Abuf_9_load"/></StgValue>
</operation>

<operation id="557" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:50 %store_ln42 = store i32 %Abuf_9_load, i32 %Abuf_9_load27

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="558" st_id="92" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:121 %result_17 = fadd i32 %result_16, i32 %term_17

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="559" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:122 %Bbuf_9_load = load i6 %Bbuf_9_addr

]]></Node>
<StgValue><ssdm name="Bbuf_9_load"/></StgValue>
</operation>
</state>

<state id="93" st_id="94">

<operation id="560" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:13 %Abuf_9_load_3 = load i32 %Abuf_9_load27

]]></Node>
<StgValue><ssdm name="Abuf_9_load_3"/></StgValue>
</operation>

<operation id="561" st_id="93" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:121 %result_17 = fadd i32 %result_16, i32 %term_17

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="562" st_id="93" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:123 %term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="94" st_id="95">

<operation id="563" st_id="94" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:121 %result_17 = fadd i32 %result_16, i32 %term_17

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="564" st_id="94" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:123 %term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="95" st_id="96">

<operation id="565" st_id="95" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:121 %result_17 = fadd i32 %result_16, i32 %term_17

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="566" st_id="95" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:123 %term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>
</state>

<state id="96" st_id="97">

<operation id="567" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:19 %Abuf_9_load_1 = load i6 %Abuf_9_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_9_load_1"/></StgValue>
</operation>

<operation id="568" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:54 %Bbuf_9_addr_1 = getelementptr i32 %Bbuf_9, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_9_addr_1"/></StgValue>
</operation>

<operation id="569" st_id="96" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:121 %result_17 = fadd i32 %result_16, i32 %term_17

]]></Node>
<StgValue><ssdm name="result_17"/></StgValue>
</operation>

<operation id="570" st_id="96" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:123 %term_18 = fmul i32 %Abuf_9_load_3, i32 %Bbuf_9_load

]]></Node>
<StgValue><ssdm name="term_18"/></StgValue>
</operation>

<operation id="571" st_id="96" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:125 %Bbuf_9_load_1 = load i6 %Bbuf_9_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_9_load_1"/></StgValue>
</operation>
</state>

<state id="97" st_id="98">

<operation id="572" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:19 %Abuf_9_load_1 = load i6 %Abuf_9_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_9_load_1"/></StgValue>
</operation>

<operation id="573" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:51 %store_ln42 = store i32 %Abuf_9_load_1, i32 %Abuf_9_load_125

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="574" st_id="97" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:124 %result_18 = fadd i32 %result_17, i32 %term_18

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="575" st_id="97" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:125 %Bbuf_9_load_1 = load i6 %Bbuf_9_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_9_load_1"/></StgValue>
</operation>
</state>

<state id="98" st_id="99">

<operation id="576" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:12 %Abuf_9_load_2 = load i32 %Abuf_9_load_125

]]></Node>
<StgValue><ssdm name="Abuf_9_load_2"/></StgValue>
</operation>

<operation id="577" st_id="98" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:124 %result_18 = fadd i32 %result_17, i32 %term_18

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="578" st_id="98" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:126 %term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="99" st_id="100">

<operation id="579" st_id="99" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:124 %result_18 = fadd i32 %result_17, i32 %term_18

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="580" st_id="99" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:126 %term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="100" st_id="101">

<operation id="581" st_id="100" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:124 %result_18 = fadd i32 %result_17, i32 %term_18

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="582" st_id="100" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:126 %term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>
</state>

<state id="101" st_id="102">

<operation id="583" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:20 %Abuf_10_load = load i6 %Abuf_10_addr

]]></Node>
<StgValue><ssdm name="Abuf_10_load"/></StgValue>
</operation>

<operation id="584" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:55 %Bbuf_10_addr = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_10_addr"/></StgValue>
</operation>

<operation id="585" st_id="101" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:124 %result_18 = fadd i32 %result_17, i32 %term_18

]]></Node>
<StgValue><ssdm name="result_18"/></StgValue>
</operation>

<operation id="586" st_id="101" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:126 %term_19 = fmul i32 %Abuf_9_load_2, i32 %Bbuf_9_load_1

]]></Node>
<StgValue><ssdm name="term_19"/></StgValue>
</operation>

<operation id="587" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:128 %Bbuf_10_load = load i6 %Bbuf_10_addr

]]></Node>
<StgValue><ssdm name="Bbuf_10_load"/></StgValue>
</operation>
</state>

<state id="102" st_id="103">

<operation id="588" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:20 %Abuf_10_load = load i6 %Abuf_10_addr

]]></Node>
<StgValue><ssdm name="Abuf_10_load"/></StgValue>
</operation>

<operation id="589" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:52 %store_ln42 = store i32 %Abuf_10_load, i32 %Abuf_10_load23

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="590" st_id="102" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:127 %result_19 = fadd i32 %result_18, i32 %term_19

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="591" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:128 %Bbuf_10_load = load i6 %Bbuf_10_addr

]]></Node>
<StgValue><ssdm name="Bbuf_10_load"/></StgValue>
</operation>
</state>

<state id="103" st_id="104">

<operation id="592" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:11 %Abuf_10_load_3 = load i32 %Abuf_10_load23

]]></Node>
<StgValue><ssdm name="Abuf_10_load_3"/></StgValue>
</operation>

<operation id="593" st_id="103" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:127 %result_19 = fadd i32 %result_18, i32 %term_19

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="594" st_id="103" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:129 %term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="104" st_id="105">

<operation id="595" st_id="104" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:127 %result_19 = fadd i32 %result_18, i32 %term_19

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="596" st_id="104" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:129 %term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="105" st_id="106">

<operation id="597" st_id="105" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:127 %result_19 = fadd i32 %result_18, i32 %term_19

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="598" st_id="105" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:129 %term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>
</state>

<state id="106" st_id="107">

<operation id="599" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:21 %Abuf_10_load_1 = load i6 %Abuf_10_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_10_load_1"/></StgValue>
</operation>

<operation id="600" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:56 %Bbuf_10_addr_1 = getelementptr i32 %Bbuf_10, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_10_addr_1"/></StgValue>
</operation>

<operation id="601" st_id="106" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:127 %result_19 = fadd i32 %result_18, i32 %term_19

]]></Node>
<StgValue><ssdm name="result_19"/></StgValue>
</operation>

<operation id="602" st_id="106" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:129 %term_20 = fmul i32 %Abuf_10_load_3, i32 %Bbuf_10_load

]]></Node>
<StgValue><ssdm name="term_20"/></StgValue>
</operation>

<operation id="603" st_id="106" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:131 %Bbuf_10_load_1 = load i6 %Bbuf_10_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_10_load_1"/></StgValue>
</operation>
</state>

<state id="107" st_id="108">

<operation id="604" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:21 %Abuf_10_load_1 = load i6 %Abuf_10_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_10_load_1"/></StgValue>
</operation>

<operation id="605" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:53 %store_ln42 = store i32 %Abuf_10_load_1, i32 %Abuf_10_load_121

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="606" st_id="107" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:130 %result_20 = fadd i32 %result_19, i32 %term_20

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="607" st_id="107" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:131 %Bbuf_10_load_1 = load i6 %Bbuf_10_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_10_load_1"/></StgValue>
</operation>
</state>

<state id="108" st_id="109">

<operation id="608" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:10 %Abuf_10_load_2 = load i32 %Abuf_10_load_121

]]></Node>
<StgValue><ssdm name="Abuf_10_load_2"/></StgValue>
</operation>

<operation id="609" st_id="108" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:130 %result_20 = fadd i32 %result_19, i32 %term_20

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="610" st_id="108" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:132 %term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="109" st_id="110">

<operation id="611" st_id="109" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:130 %result_20 = fadd i32 %result_19, i32 %term_20

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="612" st_id="109" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:132 %term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="110" st_id="111">

<operation id="613" st_id="110" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:130 %result_20 = fadd i32 %result_19, i32 %term_20

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="614" st_id="110" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:132 %term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>
</state>

<state id="111" st_id="112">

<operation id="615" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:22 %Abuf_11_load = load i6 %Abuf_11_addr

]]></Node>
<StgValue><ssdm name="Abuf_11_load"/></StgValue>
</operation>

<operation id="616" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:57 %Bbuf_11_addr = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_11_addr"/></StgValue>
</operation>

<operation id="617" st_id="111" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:130 %result_20 = fadd i32 %result_19, i32 %term_20

]]></Node>
<StgValue><ssdm name="result_20"/></StgValue>
</operation>

<operation id="618" st_id="111" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:132 %term_21 = fmul i32 %Abuf_10_load_2, i32 %Bbuf_10_load_1

]]></Node>
<StgValue><ssdm name="term_21"/></StgValue>
</operation>

<operation id="619" st_id="111" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:134 %Bbuf_11_load = load i6 %Bbuf_11_addr

]]></Node>
<StgValue><ssdm name="Bbuf_11_load"/></StgValue>
</operation>
</state>

<state id="112" st_id="113">

<operation id="620" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:22 %Abuf_11_load = load i6 %Abuf_11_addr

]]></Node>
<StgValue><ssdm name="Abuf_11_load"/></StgValue>
</operation>

<operation id="621" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:54 %store_ln42 = store i32 %Abuf_11_load, i32 %Abuf_11_load19

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="622" st_id="112" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:133 %result_21 = fadd i32 %result_20, i32 %term_21

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="623" st_id="112" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:134 %Bbuf_11_load = load i6 %Bbuf_11_addr

]]></Node>
<StgValue><ssdm name="Bbuf_11_load"/></StgValue>
</operation>
</state>

<state id="113" st_id="114">

<operation id="624" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:9 %Abuf_11_load_3 = load i32 %Abuf_11_load19

]]></Node>
<StgValue><ssdm name="Abuf_11_load_3"/></StgValue>
</operation>

<operation id="625" st_id="113" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:133 %result_21 = fadd i32 %result_20, i32 %term_21

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="626" st_id="113" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:135 %term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="114" st_id="115">

<operation id="627" st_id="114" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:133 %result_21 = fadd i32 %result_20, i32 %term_21

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="628" st_id="114" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:135 %term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="115" st_id="116">

<operation id="629" st_id="115" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:133 %result_21 = fadd i32 %result_20, i32 %term_21

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="630" st_id="115" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:135 %term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>
</state>

<state id="116" st_id="117">

<operation id="631" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:23 %Abuf_11_load_1 = load i6 %Abuf_11_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_11_load_1"/></StgValue>
</operation>

<operation id="632" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:58 %Bbuf_11_addr_1 = getelementptr i32 %Bbuf_11, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_11_addr_1"/></StgValue>
</operation>

<operation id="633" st_id="116" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:133 %result_21 = fadd i32 %result_20, i32 %term_21

]]></Node>
<StgValue><ssdm name="result_21"/></StgValue>
</operation>

<operation id="634" st_id="116" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:135 %term_22 = fmul i32 %Abuf_11_load_3, i32 %Bbuf_11_load

]]></Node>
<StgValue><ssdm name="term_22"/></StgValue>
</operation>

<operation id="635" st_id="116" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:137 %Bbuf_11_load_1 = load i6 %Bbuf_11_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_11_load_1"/></StgValue>
</operation>
</state>

<state id="117" st_id="118">

<operation id="636" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:23 %Abuf_11_load_1 = load i6 %Abuf_11_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_11_load_1"/></StgValue>
</operation>

<operation id="637" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:55 %store_ln42 = store i32 %Abuf_11_load_1, i32 %Abuf_11_load_117

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="638" st_id="117" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:136 %result_22 = fadd i32 %result_21, i32 %term_22

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="639" st_id="117" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:137 %Bbuf_11_load_1 = load i6 %Bbuf_11_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_11_load_1"/></StgValue>
</operation>
</state>

<state id="118" st_id="119">

<operation id="640" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:8 %Abuf_11_load_2 = load i32 %Abuf_11_load_117

]]></Node>
<StgValue><ssdm name="Abuf_11_load_2"/></StgValue>
</operation>

<operation id="641" st_id="118" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:136 %result_22 = fadd i32 %result_21, i32 %term_22

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="642" st_id="118" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:138 %term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="119" st_id="120">

<operation id="643" st_id="119" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:136 %result_22 = fadd i32 %result_21, i32 %term_22

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="644" st_id="119" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:138 %term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="120" st_id="121">

<operation id="645" st_id="120" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:136 %result_22 = fadd i32 %result_21, i32 %term_22

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="646" st_id="120" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:138 %term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>
</state>

<state id="121" st_id="122">

<operation id="647" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:24 %Abuf_12_load = load i6 %Abuf_12_addr

]]></Node>
<StgValue><ssdm name="Abuf_12_load"/></StgValue>
</operation>

<operation id="648" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:59 %Bbuf_12_addr = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_12_addr"/></StgValue>
</operation>

<operation id="649" st_id="121" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:136 %result_22 = fadd i32 %result_21, i32 %term_22

]]></Node>
<StgValue><ssdm name="result_22"/></StgValue>
</operation>

<operation id="650" st_id="121" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:138 %term_23 = fmul i32 %Abuf_11_load_2, i32 %Bbuf_11_load_1

]]></Node>
<StgValue><ssdm name="term_23"/></StgValue>
</operation>

<operation id="651" st_id="121" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:140 %Bbuf_12_load = load i6 %Bbuf_12_addr

]]></Node>
<StgValue><ssdm name="Bbuf_12_load"/></StgValue>
</operation>
</state>

<state id="122" st_id="123">

<operation id="652" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:24 %Abuf_12_load = load i6 %Abuf_12_addr

]]></Node>
<StgValue><ssdm name="Abuf_12_load"/></StgValue>
</operation>

<operation id="653" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:56 %store_ln42 = store i32 %Abuf_12_load, i32 %Abuf_12_load15

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="654" st_id="122" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:139 %result_23 = fadd i32 %result_22, i32 %term_23

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="655" st_id="122" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:140 %Bbuf_12_load = load i6 %Bbuf_12_addr

]]></Node>
<StgValue><ssdm name="Bbuf_12_load"/></StgValue>
</operation>
</state>

<state id="123" st_id="124">

<operation id="656" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:7 %Abuf_12_load_3 = load i32 %Abuf_12_load15

]]></Node>
<StgValue><ssdm name="Abuf_12_load_3"/></StgValue>
</operation>

<operation id="657" st_id="123" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:139 %result_23 = fadd i32 %result_22, i32 %term_23

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="658" st_id="123" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:141 %term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="124" st_id="125">

<operation id="659" st_id="124" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:139 %result_23 = fadd i32 %result_22, i32 %term_23

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="660" st_id="124" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:141 %term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="125" st_id="126">

<operation id="661" st_id="125" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:139 %result_23 = fadd i32 %result_22, i32 %term_23

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="662" st_id="125" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:141 %term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>
</state>

<state id="126" st_id="127">

<operation id="663" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:25 %Abuf_12_load_1 = load i6 %Abuf_12_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_12_load_1"/></StgValue>
</operation>

<operation id="664" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:60 %Bbuf_12_addr_1 = getelementptr i32 %Bbuf_12, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_12_addr_1"/></StgValue>
</operation>

<operation id="665" st_id="126" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:139 %result_23 = fadd i32 %result_22, i32 %term_23

]]></Node>
<StgValue><ssdm name="result_23"/></StgValue>
</operation>

<operation id="666" st_id="126" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:141 %term_24 = fmul i32 %Abuf_12_load_3, i32 %Bbuf_12_load

]]></Node>
<StgValue><ssdm name="term_24"/></StgValue>
</operation>

<operation id="667" st_id="126" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:143 %Bbuf_12_load_1 = load i6 %Bbuf_12_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_12_load_1"/></StgValue>
</operation>
</state>

<state id="127" st_id="128">

<operation id="668" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:25 %Abuf_12_load_1 = load i6 %Abuf_12_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_12_load_1"/></StgValue>
</operation>

<operation id="669" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:57 %store_ln42 = store i32 %Abuf_12_load_1, i32 %Abuf_12_load_113

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="670" st_id="127" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:142 %result_24 = fadd i32 %result_23, i32 %term_24

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="671" st_id="127" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:143 %Bbuf_12_load_1 = load i6 %Bbuf_12_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_12_load_1"/></StgValue>
</operation>
</state>

<state id="128" st_id="129">

<operation id="672" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:6 %Abuf_12_load_2 = load i32 %Abuf_12_load_113

]]></Node>
<StgValue><ssdm name="Abuf_12_load_2"/></StgValue>
</operation>

<operation id="673" st_id="128" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:142 %result_24 = fadd i32 %result_23, i32 %term_24

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="674" st_id="128" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:144 %term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="129" st_id="130">

<operation id="675" st_id="129" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:142 %result_24 = fadd i32 %result_23, i32 %term_24

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="676" st_id="129" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:144 %term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="130" st_id="131">

<operation id="677" st_id="130" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:142 %result_24 = fadd i32 %result_23, i32 %term_24

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="678" st_id="130" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:144 %term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>
</state>

<state id="131" st_id="132">

<operation id="679" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:26 %Abuf_13_load = load i6 %Abuf_13_addr

]]></Node>
<StgValue><ssdm name="Abuf_13_load"/></StgValue>
</operation>

<operation id="680" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:61 %Bbuf_13_addr = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_13_addr"/></StgValue>
</operation>

<operation id="681" st_id="131" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:142 %result_24 = fadd i32 %result_23, i32 %term_24

]]></Node>
<StgValue><ssdm name="result_24"/></StgValue>
</operation>

<operation id="682" st_id="131" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:144 %term_25 = fmul i32 %Abuf_12_load_2, i32 %Bbuf_12_load_1

]]></Node>
<StgValue><ssdm name="term_25"/></StgValue>
</operation>

<operation id="683" st_id="131" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:146 %Bbuf_13_load = load i6 %Bbuf_13_addr

]]></Node>
<StgValue><ssdm name="Bbuf_13_load"/></StgValue>
</operation>
</state>

<state id="132" st_id="133">

<operation id="684" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:26 %Abuf_13_load = load i6 %Abuf_13_addr

]]></Node>
<StgValue><ssdm name="Abuf_13_load"/></StgValue>
</operation>

<operation id="685" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:58 %store_ln42 = store i32 %Abuf_13_load, i32 %Abuf_13_load11

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="686" st_id="132" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:145 %result_25 = fadd i32 %result_24, i32 %term_25

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="687" st_id="132" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:146 %Bbuf_13_load = load i6 %Bbuf_13_addr

]]></Node>
<StgValue><ssdm name="Bbuf_13_load"/></StgValue>
</operation>
</state>

<state id="133" st_id="134">

<operation id="688" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:5 %Abuf_13_load_3 = load i32 %Abuf_13_load11

]]></Node>
<StgValue><ssdm name="Abuf_13_load_3"/></StgValue>
</operation>

<operation id="689" st_id="133" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:145 %result_25 = fadd i32 %result_24, i32 %term_25

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="690" st_id="133" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:147 %term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="134" st_id="135">

<operation id="691" st_id="134" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:145 %result_25 = fadd i32 %result_24, i32 %term_25

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="692" st_id="134" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:147 %term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="135" st_id="136">

<operation id="693" st_id="135" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:145 %result_25 = fadd i32 %result_24, i32 %term_25

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="694" st_id="135" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:147 %term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>
</state>

<state id="136" st_id="137">

<operation id="695" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:27 %Abuf_13_load_1 = load i6 %Abuf_13_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_13_load_1"/></StgValue>
</operation>

<operation id="696" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:62 %Bbuf_13_addr_1 = getelementptr i32 %Bbuf_13, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_13_addr_1"/></StgValue>
</operation>

<operation id="697" st_id="136" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:145 %result_25 = fadd i32 %result_24, i32 %term_25

]]></Node>
<StgValue><ssdm name="result_25"/></StgValue>
</operation>

<operation id="698" st_id="136" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:147 %term_26 = fmul i32 %Abuf_13_load_3, i32 %Bbuf_13_load

]]></Node>
<StgValue><ssdm name="term_26"/></StgValue>
</operation>

<operation id="699" st_id="136" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:149 %Bbuf_13_load_1 = load i6 %Bbuf_13_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_13_load_1"/></StgValue>
</operation>
</state>

<state id="137" st_id="138">

<operation id="700" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:27 %Abuf_13_load_1 = load i6 %Abuf_13_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_13_load_1"/></StgValue>
</operation>

<operation id="701" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:59 %store_ln42 = store i32 %Abuf_13_load_1, i32 %Abuf_13_load_19

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="702" st_id="137" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:148 %result_26 = fadd i32 %result_25, i32 %term_26

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="703" st_id="137" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:149 %Bbuf_13_load_1 = load i6 %Bbuf_13_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_13_load_1"/></StgValue>
</operation>
</state>

<state id="138" st_id="139">

<operation id="704" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:4 %Abuf_13_load_2 = load i32 %Abuf_13_load_19

]]></Node>
<StgValue><ssdm name="Abuf_13_load_2"/></StgValue>
</operation>

<operation id="705" st_id="138" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:148 %result_26 = fadd i32 %result_25, i32 %term_26

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="706" st_id="138" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:150 %term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="139" st_id="140">

<operation id="707" st_id="139" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:148 %result_26 = fadd i32 %result_25, i32 %term_26

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="708" st_id="139" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:150 %term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="140" st_id="141">

<operation id="709" st_id="140" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:148 %result_26 = fadd i32 %result_25, i32 %term_26

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="710" st_id="140" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:150 %term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>
</state>

<state id="141" st_id="142">

<operation id="711" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:28 %Abuf_14_load = load i6 %Abuf_14_addr

]]></Node>
<StgValue><ssdm name="Abuf_14_load"/></StgValue>
</operation>

<operation id="712" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:63 %Bbuf_14_addr = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_14_addr"/></StgValue>
</operation>

<operation id="713" st_id="141" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:148 %result_26 = fadd i32 %result_25, i32 %term_26

]]></Node>
<StgValue><ssdm name="result_26"/></StgValue>
</operation>

<operation id="714" st_id="141" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:150 %term_27 = fmul i32 %Abuf_13_load_2, i32 %Bbuf_13_load_1

]]></Node>
<StgValue><ssdm name="term_27"/></StgValue>
</operation>

<operation id="715" st_id="141" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:152 %Bbuf_14_load = load i6 %Bbuf_14_addr

]]></Node>
<StgValue><ssdm name="Bbuf_14_load"/></StgValue>
</operation>
</state>

<state id="142" st_id="143">

<operation id="716" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:28 %Abuf_14_load = load i6 %Abuf_14_addr

]]></Node>
<StgValue><ssdm name="Abuf_14_load"/></StgValue>
</operation>

<operation id="717" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:60 %store_ln42 = store i32 %Abuf_14_load, i32 %Abuf_14_load7

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="718" st_id="142" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:151 %result_27 = fadd i32 %result_26, i32 %term_27

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="719" st_id="142" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:152 %Bbuf_14_load = load i6 %Bbuf_14_addr

]]></Node>
<StgValue><ssdm name="Bbuf_14_load"/></StgValue>
</operation>
</state>

<state id="143" st_id="144">

<operation id="720" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:3 %Abuf_14_load_3 = load i32 %Abuf_14_load7

]]></Node>
<StgValue><ssdm name="Abuf_14_load_3"/></StgValue>
</operation>

<operation id="721" st_id="143" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:151 %result_27 = fadd i32 %result_26, i32 %term_27

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="722" st_id="143" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:153 %term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="144" st_id="145">

<operation id="723" st_id="144" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:151 %result_27 = fadd i32 %result_26, i32 %term_27

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="724" st_id="144" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:153 %term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="145" st_id="146">

<operation id="725" st_id="145" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:151 %result_27 = fadd i32 %result_26, i32 %term_27

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="726" st_id="145" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:153 %term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>
</state>

<state id="146" st_id="147">

<operation id="727" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:29 %Abuf_14_load_1 = load i6 %Abuf_14_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_14_load_1"/></StgValue>
</operation>

<operation id="728" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:64 %Bbuf_14_addr_1 = getelementptr i32 %Bbuf_14, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_14_addr_1"/></StgValue>
</operation>

<operation id="729" st_id="146" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:151 %result_27 = fadd i32 %result_26, i32 %term_27

]]></Node>
<StgValue><ssdm name="result_27"/></StgValue>
</operation>

<operation id="730" st_id="146" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:153 %term_28 = fmul i32 %Abuf_14_load_3, i32 %Bbuf_14_load

]]></Node>
<StgValue><ssdm name="term_28"/></StgValue>
</operation>

<operation id="731" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:155 %Bbuf_14_load_1 = load i6 %Bbuf_14_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_14_load_1"/></StgValue>
</operation>
</state>

<state id="147" st_id="148">

<operation id="732" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:29 %Abuf_14_load_1 = load i6 %Abuf_14_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_14_load_1"/></StgValue>
</operation>

<operation id="733" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:61 %store_ln42 = store i32 %Abuf_14_load_1, i32 %Abuf_14_load_15

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="734" st_id="147" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:154 %result_28 = fadd i32 %result_27, i32 %term_28

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="735" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:155 %Bbuf_14_load_1 = load i6 %Bbuf_14_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_14_load_1"/></StgValue>
</operation>
</state>

<state id="148" st_id="149">

<operation id="736" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:2 %Abuf_14_load_2 = load i32 %Abuf_14_load_15

]]></Node>
<StgValue><ssdm name="Abuf_14_load_2"/></StgValue>
</operation>

<operation id="737" st_id="148" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:154 %result_28 = fadd i32 %result_27, i32 %term_28

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="738" st_id="148" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:156 %term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="149" st_id="150">

<operation id="739" st_id="149" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:154 %result_28 = fadd i32 %result_27, i32 %term_28

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="740" st_id="149" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:156 %term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="150" st_id="151">

<operation id="741" st_id="150" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:154 %result_28 = fadd i32 %result_27, i32 %term_28

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="742" st_id="150" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:156 %term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>
</state>

<state id="151" st_id="152">

<operation id="743" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:30 %Abuf_15_load = load i6 %Abuf_15_addr

]]></Node>
<StgValue><ssdm name="Abuf_15_load"/></StgValue>
</operation>

<operation id="744" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:65 %Bbuf_15_addr = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln38

]]></Node>
<StgValue><ssdm name="Bbuf_15_addr"/></StgValue>
</operation>

<operation id="745" st_id="151" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:154 %result_28 = fadd i32 %result_27, i32 %term_28

]]></Node>
<StgValue><ssdm name="result_28"/></StgValue>
</operation>

<operation id="746" st_id="151" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:156 %term_29 = fmul i32 %Abuf_14_load_2, i32 %Bbuf_14_load_1

]]></Node>
<StgValue><ssdm name="term_29"/></StgValue>
</operation>

<operation id="747" st_id="151" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:158 %Bbuf_15_load = load i6 %Bbuf_15_addr

]]></Node>
<StgValue><ssdm name="Bbuf_15_load"/></StgValue>
</operation>
</state>

<state id="152" st_id="153">

<operation id="748" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:30 %Abuf_15_load = load i6 %Abuf_15_addr

]]></Node>
<StgValue><ssdm name="Abuf_15_load"/></StgValue>
</operation>

<operation id="749" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:62 %store_ln42 = store i32 %Abuf_15_load, i32 %Abuf_15_load3

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="750" st_id="152" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:157 %result_29 = fadd i32 %result_28, i32 %term_29

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="751" st_id="152" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:158 %Bbuf_15_load = load i6 %Bbuf_15_addr

]]></Node>
<StgValue><ssdm name="Bbuf_15_load"/></StgValue>
</operation>
</state>

<state id="153" st_id="154">

<operation id="752" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:1 %Abuf_15_load_3 = load i32 %Abuf_15_load3

]]></Node>
<StgValue><ssdm name="Abuf_15_load_3"/></StgValue>
</operation>

<operation id="753" st_id="153" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:157 %result_29 = fadd i32 %result_28, i32 %term_29

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="754" st_id="153" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:159 %term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="154" st_id="155">

<operation id="755" st_id="154" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:157 %result_29 = fadd i32 %result_28, i32 %term_29

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="756" st_id="154" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:159 %term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="155" st_id="156">

<operation id="757" st_id="155" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:157 %result_29 = fadd i32 %result_28, i32 %term_29

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="758" st_id="155" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:159 %term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>
</state>

<state id="156" st_id="157">

<operation id="759" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:31 %Abuf_15_load_1 = load i6 %Abuf_15_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_15_load_1"/></StgValue>
</operation>

<operation id="760" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
LOOP5.split:66 %Bbuf_15_addr_1 = getelementptr i32 %Bbuf_15, i64 0, i64 %zext_ln42_1

]]></Node>
<StgValue><ssdm name="Bbuf_15_addr_1"/></StgValue>
</operation>

<operation id="761" st_id="156" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:157 %result_29 = fadd i32 %result_28, i32 %term_29

]]></Node>
<StgValue><ssdm name="result_29"/></StgValue>
</operation>

<operation id="762" st_id="156" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:159 %term_30 = fmul i32 %Abuf_15_load_3, i32 %Bbuf_15_load

]]></Node>
<StgValue><ssdm name="term_30"/></StgValue>
</operation>

<operation id="763" st_id="156" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:161 %Bbuf_15_load_1 = load i6 %Bbuf_15_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_15_load_1"/></StgValue>
</operation>
</state>

<state id="157" st_id="158">

<operation id="764" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="6">
<![CDATA[
for.first.iter.LOOP5:31 %Abuf_15_load_1 = load i6 %Abuf_15_addr_1

]]></Node>
<StgValue><ssdm name="Abuf_15_load_1"/></StgValue>
</operation>

<operation id="765" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.first.iter.LOOP5:63 %store_ln42 = store i32 %Abuf_15_load_1, i32 %Abuf_15_load_11

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="766" st_id="157" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
for.first.iter.LOOP5:64 %br_ln38 = br void %LOOP5.split

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="767" st_id="157" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:160 %result_30 = fadd i32 %result_29, i32 %term_30

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="768" st_id="157" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="6">
<![CDATA[
LOOP5.split:161 %Bbuf_15_load_1 = load i6 %Bbuf_15_addr_1

]]></Node>
<StgValue><ssdm name="Bbuf_15_load_1"/></StgValue>
</operation>
</state>

<state id="158" st_id="159">

<operation id="769" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
LOOP5.split:0 %Abuf_15_load_2 = load i32 %Abuf_15_load_11

]]></Node>
<StgValue><ssdm name="Abuf_15_load_2"/></StgValue>
</operation>

<operation id="770" st_id="158" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:160 %result_30 = fadd i32 %result_29, i32 %term_30

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="771" st_id="158" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:162 %term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="159" st_id="160">

<operation id="772" st_id="159" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:160 %result_30 = fadd i32 %result_29, i32 %term_30

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="773" st_id="159" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:162 %term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="160" st_id="161">

<operation id="774" st_id="160" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:160 %result_30 = fadd i32 %result_29, i32 %term_30

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="775" st_id="160" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:162 %term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="161" st_id="162">

<operation id="776" st_id="161" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:160 %result_30 = fadd i32 %result_29, i32 %term_30

]]></Node>
<StgValue><ssdm name="result_30"/></StgValue>
</operation>

<operation id="777" st_id="161" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:162 %term_31 = fmul i32 %Abuf_15_load_2, i32 %Bbuf_15_load_1

]]></Node>
<StgValue><ssdm name="term_31"/></StgValue>
</operation>
</state>

<state id="162" st_id="163">

<operation id="778" st_id="162" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:163 %result_31 = fadd i32 %result_30, i32 %term_31

]]></Node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="163" st_id="164">

<operation id="779" st_id="163" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:163 %result_31 = fadd i32 %result_30, i32 %term_31

]]></Node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="164" st_id="165">

<operation id="780" st_id="164" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:163 %result_31 = fadd i32 %result_30, i32 %term_31

]]></Node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="165" st_id="166">

<operation id="781" st_id="165" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:163 %result_31 = fadd i32 %result_30, i32 %term_31

]]></Node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>
</state>

<state id="166" st_id="167">

<operation id="782" st_id="166" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
LOOP5.split:163 %result_31 = fadd i32 %result_30, i32 %term_31

]]></Node>
<StgValue><ssdm name="result_31"/></StgValue>
</operation>

<operation id="789" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0">
<![CDATA[
for.end56.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="167" st_id="168">

<operation id="783" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
for.inc54:2 %C_addr = getelementptr i32 %C, i64 %sext_ln37_cast

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="784" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc54:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP3_LOOP4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="785" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc54:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="786" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
LOOP5.split:67 %specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln39"/></StgValue>
</operation>

<operation id="787" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
LOOP5.split:164 %bitcast_ln45 = bitcast i32 %result_31

]]></Node>
<StgValue><ssdm name="bitcast_ln45"/></StgValue>
</operation>

<operation id="788" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
LOOP5.split:165 %write_ln45 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %C_addr, i32 %bitcast_ln45, i4 15

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
