 1
  
æ‘˜è¦â€”æœ¬ç¯‡ä¸»é¡Œç‚ºç ”ç©¶ä»¥ä½æº«å¾®æ³¢æ´»åŒ–éºè–„è†œä¹‹ç£·
æ‘»é›œã€‚ç›¸è¼ƒæ–¼éå»çš„å¿«é€Ÿå‡æº«è£½ç¨‹ï¼Œä»¥å¾®æ³¢è£½ç¨‹é€²ï¨ˆé€€ç«
å¯ä»¥åœ¨ä½æº«çš„ç’°å¢ƒä¸‹ä½¿ä»¥ï§ªå­ä½ˆæ¤æ‘»é›œä¹‹ç£·å¾—åˆ°ï¤åŠ ï¥¼
å¥½çš„é›œè³ªæ´»åŒ–ï¥¡ã€‚è—‰ç”±èª¿æ•´å¾®æ³¢çš„è¼¸å…¥åŠŸï¥¡åŠè£½ç¨‹çš„æ™‚é–“
å¯ä»¥ï¨‰ä½è–„è†œçš„ç‰‡é›»é˜»å€¼ä»¥åŠæŠ‘åˆ¶é›œè³ªåœ¨è–„è†œä¸­çš„æ“´
æ•£ã€‚æ­¤å¤–ï¼Œæ–¼è£½ç¨‹ä¸­åœ¨è£½ç¨‹æ™¶åœ“ä¸Šä¸‹å„æ”¾ç½®ä¸€ç‰‡çŸ½æ™¶åœ“ï¼Œ
ç™¼ç¾å¯ä»¥æŠ‘åˆ¶é›œè³ªçš„æ“´æ•£ä¸¦ä¸”ï¨‰ä½è¡¨é¢çš„ç²—ç³™ï¨ã€‚ 
 
é—œéµå­—â€”å¿«é€Ÿå‡æº«é€€ç«, å¾®æ³¢é€€ç«, ä½æº«, éº 
I. ä»‹ç´¹ 
  åœ¨åŠå°é«”å·¥æ¥­ä¸­ï¼Œå…ƒç´ éºä¸€ç›´è¢«è¦–ç‚ºå¯æ›¿ä»£çŸ½æˆç‚ºè£½
ä½œé›»æ™¶é«”çš„æï¦¾ã€‚ä¸»è¦æ˜¯å› ç‚ºéºæœ¬èº«é«˜æ–¼çŸ½çš„é›»å­åŠé›»ï¨…
çš„é·ç§»ï¥¡ã€‚ä½†ç”±æ–¼å…ƒç´ éºåŠå…¶æ°§åŒ–ç‰©çš„ï¥§ç©©å®šæ€§åŠç„¡æ³•åœ¨
é«˜æº«ä¸‹é€²ï¨ˆè£½ç¨‹ï¼Œä¸€ç›´æ˜¯åœ¨è£½ä½œå…ƒä»¶ä¸Šçš„ä¸€å¤§å•é¡Œã€‚ç„¶è€Œ
æœ€è¿‘åœ¨å…ƒä»¶çš„å¾®ç¸®ä¸‹ï¼Œé«˜ä»‹é›»æï¦¾åŠï¤Šå±¬é–˜æ¥µçš„æ‡‰ç”¨ä½¿å¾—
éºå†ï¨æˆç‚ºç ”ç©¶çš„é‡é»ã€‚ä»¥åŸå­å±¤æ²‰ç©æ³•æ‰€æ²‰ç©çš„é«˜ä»‹é›»
ä¿‚ï¥©è–„è†œå¯å°‡è£½ç¨‹æº«ï¨æ§åˆ¶åœ¨170~340Â°Cä¹‹é–“ï¼Œå¦‚æ­¤çš„ä½
æº«è£½ç¨‹å¯æ‡‰ç”¨åœ¨éºé›»æ™¶é«”çš„è£½ç¨‹ä¸Š[1]ã€‚ ä½†æ˜¯åœ¨æ´»åŒ–éºè–„
è†œä¸­çš„é›œè³ªç‚ºå¦å¤–ä¸€é …è£½ä½œéºå…ƒä»¶çš„æŒ‘æˆ°[2-3]ã€‚æ ¹æ“š A. 
Satta et al. [4]ï¼Œåœ¨æ”æ°äº”ç™¾ï¨ä¸‹é€²ï¨ˆæŒçºŒä¸€åˆ†é˜çš„å¿«é€Ÿå‡
æº«é€€ç«ï¼Œå°‡æœƒé€ æˆåœ¨éºä¸­æ‘»é›œçš„é›œè³ªåš´é‡çš„æ“´æ•£ã€‚ï¥´æ˜¯ä½¿
ç”¨ï¤ä½çš„è£½ç¨‹æº«ï¨é€²ï¨ˆå¿«é€Ÿå‡æº«é€€ç«ï¼Œå°‡æœƒï¨‰ä½é›œè³ªçš„æ´»
åŒ–ï¥¡å°è‡´å…ƒä»¶ä¸­æ¥è§¸é›»é˜»éé«˜è€Œï¨‰ä½å…ƒä»¶çš„é€Ÿï¨ã€‚ 
åœ¨éå»å·²æœ‰ç ”ç©¶åœ¨ä½æº«ä¸‹é€²ï¨ˆé›œè³ªæ´»åŒ–ã€‚æ ¹æ“š J. H. 
Park et. al. [5]çš„ç ”ç©¶ï¼Œï§ç”¨ï¤Šå±¬èª˜ç™¼é›œè³ªæ´»åŒ–å¯åœ¨å¤§ç´„æ”
æ° 360Â°C æˆåŠŸæ´»åŒ–éæ™¶éºä¸­çš„æ‘»é›œé›œè³ªã€‚ä½†å°æ–¼ N å‹æ‘»
é›œåªæœ‰ä»¥éˆ·ï¤Šå±¬æ‰å¯ä»¥å¾—åˆ°è¼ƒï§¤æƒ³çš„ç‰‡é›»é˜»å€¼ã€‚åŸå› æ˜¯å…¶
ä»–ï¤Šå±¬æœƒåœ¨è–„è†œä¸­å½¢æˆå—é«”å¼ç¼ºé™·æ•æ‰å‚³å°é›»å­è€Œå°è‡´
é›»é˜»å€¼çš„ä¸Šå‡ã€‚ç„¶è€Œï¼Œéˆ·ï¤Šå±¬åœ¨éºè–„è†œä¸­çš„æ“´æ•£ä¿‚ï¥©éä½
å°è‡´å¿…é ˆè¦ä»¥ï¤é•·çš„æ™‚é–“è–„è†œå®Œå…¨æ´»åŒ–å®Œæˆï¼Œè£½ç¨‹æ™‚é–“é
é•·ã€‚è€Œå¾®æ³¢æ´»åŒ–é€€ç«å‰‡æ˜¯å¦ä¸€é …å¯é”åˆ°åœ¨ä½æº«ä¸‹æ´»åŒ–æ‘»é›œ
æ–¼çŸ½ä¸­é›œè³ªçš„æ–¹æ³•[6-7]ã€‚å¾®æ³¢å¯ä»¥ä¿®è£œå› ï§ªå­ä½ˆæ¤æ‰€é€ æˆ
çš„ç¼ºé™·ä¸¦ä¸”é€éå›ºç›¸ï¥‡æ™¶å†æˆé•·(solid phase epitaxial 
regrowth)åœ¨æ”æ° 550â„ƒä¹‹ä¸‹æ´»åŒ–é›œè³ªã€‚æˆ‘å€‘å·²ä»¥å¾®æ³¢é€€ç«
å°æ–¼ Si/Ge/Si çµæ§‹é€²ï¨ˆç ”ç©¶ [8]ã€‚ 
åœ¨æœ¬ç ”ç©¶ä¸­ï¼Œå°‡ä½æº«å¾®æ³¢é€€ç«çš„æŠ€è¡“æ‡‰ç”¨æ–¼ç£·æ‘»é›œä¹‹
å–®æ™¶éºåŠå¤šæ™¶éºè–„è†œä¸­çš„é›œè³ªæ´»åŒ–ä»¥è¨ï¥æ‘»é›œçš„æ´»åŒ–æ©Ÿ
åˆ¶ã€‚ä¸»è¦å½±éŸ¿å¾®æ³¢è£½ç¨‹çš„ï¥«ï¥©ç‚ºè¼¸å…¥åŠŸï¥¡çš„å¤§å°ã€æŒæº«æ™‚
é–“çš„é•·çŸ­åŠè£½ç¨‹ä¸­æ™¶åœ“çš„ï¥©ï¥¾ï¼Œï¨¦æœƒå½±éŸ¿å¾®æ³¢è£½ç¨‹çš„æº«
 
 
ï¨ã€‚æˆ‘å€‘å°‡ä»¥æ§åˆ¶è¼¸å…¥åŠŸï¥¡ã€æ™¶åœ“ï¥©ï¥¾åŠè£½ç¨‹æ™‚é–“ï¤­è¨ï¥
å¾®æ³¢é€€ç«æ©Ÿåˆ¶ä¸¦ä¸”èˆ‡å‚³çµ±çš„å¿«é€Ÿå‡æº«é€€ç«è£½ç¨‹ç›¸äº’æ¯”è¼ƒã€‚ 
II. å¯¦é©—éç¨‹ 
æˆ‘å€‘ï§ç”¨è¶…é«˜çœŸç©ºåŒ–å­¸æ°£ç›¸æ²‰ç©æ³•åœ¨ï§‘å‹é›»é˜»ï¥¡ç‚º
15â€“25 â„¦-cm çš„ På‹çŸ½æ™¶åœ“(100)ä¸Šå…ˆåœ¨æ”æ°550ï¨ä¸‹æ²‰ç©ç´„
10ï¤Œç±³åšçš„çŸ½ç·©è¡å±¤ï¼Œæ¥è‘—ï¨‰æº«è‡³420ï¨å¾Œå†æ²‰ç©ç´„ï¥¸ç™¾
ï¤Œç±³åšçš„éºè–„è†œä½œç‚ºå¯¦é©—æ¨£å“ã€‚å¦å¤–ï¼Œæˆ‘å€‘å°‡éƒ¨åˆ†çš„çŸ½æ™¶
åœ“æ²‰ç©ç´„äº”ç™¾ï¤Œç±³åšçš„äºŒæ°§åŒ–çŸ½æ°§åŒ–å±¤ä¹‹å¾Œï¼Œå†ä»¥ä½å£“åŒ–
å­¸æ°£ç›¸æ²‰ç©æ³•(low pressure chemical vapor deposition)åœ¨æ”
æ°å››ç™¾ï¨ä¸‹æ²‰ç©ç´„äº”åï¤Œç±³åšä¹‹å¤šæ™¶éºè–„è†œï¼Œä½œç‚ºå¾®æ³¢æ´»
åŒ–ä¹‹æ¨£å“ã€‚å°‡æ²‰ç©éºè–„è†œä¹‹æ¨£å“ä»¥ï§ªå­ä½ˆæ¤çš„æ–¹å¼åœ¨å¸¸æº«
ä¸‹æ¤å…¥èƒ½ï¥¾ç‚º25keV åŠ‘ï¥¾ç‚º1Ã—1015 cm-2çš„P31 èˆ‡BF2é›œè³ªã€‚
åŒæ™‚ï¼Œæˆ‘å€‘å°‡éƒ¨åˆ†æ²‰ç©ç´„äº”ç™¾ï¤Œç±³åšçš„äºŒæ°§åŒ–çŸ½æ°§åŒ–å±¤å¾Œ
ä¹‹çŸ½æ™¶åœ“ï¼Œåˆ†åˆ¥æ²‰ç©ï¥¸ç™¾ï¤Œç±³ä¹‹é‹çŸ½éŠ…ï¤Šå±¬è–„è†œä»¥åŠé¢ï¤Š
å±¬è–„è†œä½œç‚ºæ¸¬è©¦å¾®æ³¢ç”¨ã€‚å¦‚æœç¶“éå¾®æ³¢è™•ï§¤éå¾Œï¼Œï¤Šå±¬ä¸¦
ç„¡ç™¼ç”Ÿè®ŠåŒ–ä¸”é›»é˜»å€¼ç¶­æŒç›¸åŒï¼Œå‰‡æˆ‘å€‘å¯ä»¥æ¨ï¥å¾®æ³¢è£½ç¨‹
ç‚ºä¸€ç¨®ä½æº«è£½ç¨‹ã€‚ 
å¾®æ³¢é€€ç«çš„é »ï¥¡ç‚º5.8GHzï¼Œè¼¸å…¥åŠŸï¥¡è¨­å®šåœ¨600åˆ°
1400ç“¦ä¹‹é–“ï¼Œè£½ç¨‹æ™‚é–“ç‚º100ç§’åˆ°600ç§’ä¹‹é–“ã€‚å¾®æ³¢è£½ç¨‹ä¹‹
è…”é«”å¤§å°ç‚º5.57Ã—106 cm3ã€‚åœ¨å¾®æ³¢è£½ç¨‹å‰ï¼Œå…ˆç”±è…”é«”ä¸Šæ–¹
é€šå…¥æ°®æ°£ååˆ†é˜ï¼Œä½¿è…”é«”å…§å……æ»¿æ°®æ°£ï¼Œä¸¦ä¸”åœ¨å¾®æ³¢è£½ç¨‹ä¸­
æŒçºŒé€šå…¥æ°®æ°£ç›´åˆ°è£½ç¨‹å®Œå…¨çµæŸã€‚å¾®æ³¢é€€ç«è£½ç¨‹æ™‚é–“çš„å®š
ç¾©ç‚ºå¾å¾®æ³¢åŠŸï¥¡é–‹å§‹è¼¸å…¥è‡³è…”é«”ä¸­åˆ°å¾®æ³¢åŠŸï¥¡é—œé–‰ç‚º
æ­¢ï¼Œèˆ‡å¿«é€Ÿå‡æº«é€€ç«ï¥§åŒé»åœ¨æ–¼ä¸¦éä»¥æº«ï¨ä¸Šé™ä½œç‚ºè£½ç¨‹
æ™‚é–“çš„æ¨™æº–ã€‚æº«ï¨ç‚ºæ™‚é–“çš„é—œä¿‚å¦‚åœ–ä¸€æ‰€ç¤ºã€‚ç•¶é¡å¤–æ–¼è£½
ç¨‹æ™¶åœ“ä¸Šæ–¹èˆ‡ä¸‹æ–¹å„å¢åŠ ä¸€ç‰‡çŸ½æ™¶åœ“æ™‚ï¼Œæœ€é«˜è£½ç¨‹æº«ï¨å°‡
æœƒï¨‰ä½ä¸¦ä¸”èµ·å§‹å‡æº«é€Ÿï¥¡ä¹Ÿæœƒæ¸›ç·©ï¼Œé€™æ˜¯å› ç‚ºé¡å¤–å¢åŠ çš„
 
ä»¥ä½æº«å¾®æ³¢æ´»åŒ–éºè–„è†œæ‘»é›œä¹‹ç ”ç©¶ 
ï¦€ä¾‘ï§”,èŠå°šå‹³,è–›å¯Œåœ‹,ï§´å®æ—»  
å³ä¸–å…¨,ï§¡è€€ä»,å³æ¸…æ²‚ 
0 100 200 300 400 500 600
0
50
100
150
200
250
300
350
400
450
 
 
Process Time (sec)
T
em
pe
ra
tu
re
 ( 
o C
)
 100% 2S, (i)
 150% 2S, (ii) (iii)
 150% 2S, 2L, (iv)
 200% 2S, (v)
 200% No S, (vi)
åœ–ä¸€ ï¥§åŒæ¢ä»¶æº«ï¨å°è£½ç¨‹æ™‚é–“çš„ä½œåœ–ï¼Œå°åœ–ä¸­ç‚ºæ“ºæ”¾æ™¶åœ“çš„æ–¹å¼ 
conditions, Sç‚ºé¦–æ¬¡æ·»åŠ çš„çŸ½æ™¶åœ“åŠ Lç‚ºäºŒæ¬¡æ·»åŠ çš„çŸ½æ™¶åœ“ã€‚. 
 3
å¯ä»¥ç™¼ç¾å¢åŠ çŸ½æ™¶åœ“æœƒä½¿è£½ç¨‹æº«ï¨çš„æœ€å¤§å€¼ä¸‹ï¨‰10è‡³20
ï¨ä¸¦ä¸”æ¸›ç·©èµ·å§‹å‡æº«çš„é€Ÿï¥¡ã€‚å› æ­¤ï¼Œæ ¹æ“šä¸Šè¿°çš„å¯¦é©—ï¼Œæœ‰
ä¸‰ç¨®å¯èƒ½çš„æ©Ÿåˆ¶ï¼Œå°è‡´æ‘»é›œæ“´æ•£ï¼š(1)è¼¸å…¥åŠŸï¥¡å¤§å°ï¼Œ(2)
ç¶­æŒåœ¨é«˜æº«ä¸‹çš„æŒçºŒæ™‚é–“ï¼Œ(3)è£½ç¨‹èµ·å§‹æ™‚çš„å‡æº«é€Ÿï¥¡ã€‚ 
åœ¨åœ–å››(a)ä¸­å¯çœ‹å‡ºç¶“éï§ªå­ä½ˆæ¤å¾Œç”¢ç”Ÿçš„éæ™¶éºåš
ï¨ç´„ç‚º60 nmã€‚è€Œè§€å¯Ÿå¿«é€Ÿå‡æº«é€€ç«çš„çµæœï¼Œæº«ï¨ç‚º550
â„ƒä¸‹ç¶“é60ç§’å¾Œï¼Œè¡¨é¢è®Šå¾—éå¸¸ç²—ç³™ï¼Œå¦‚åœ–å››(b)æ‰€ç¤ºã€‚
é€™æ˜¯å› ç‚ºéºåœ¨é«˜æº«ä¸‹çš„ï¥§ç©©å®šæ€§å°è‡´åš´é‡çš„å‘å¤–æ•£å¤±ã€‚æ‰€
æ¸¬ï¥¾çš„å‘ï¨…ç›´å¾‘ç´„ç‚º 146nmï¼Œæ·±ï¨ç´„ç‚º30nmã€‚é€™å°‡å°è‡´
å…ƒä»¶è£½ä½œä¸Šçš„å›°é›£ã€‚å¾®æ³¢è£½ç¨‹å¯ç”¢ç”Ÿå›ºç›¸ï¥‡æ™¶å†æˆé•·ä½¿æ‘»
é›œé€²å…¥æ™¶æ ¼ä¸­ä¸¦ä¿®ï¥¦ï¦ºç”±ï§ªå­ä½ˆæ¤è½Ÿæ“Šé€ æˆçš„ç¼ºé™·ã€‚åªæœ‰
ç´„ 2-3 nmçš„ç„¡å®šå½¢å€åŸŸå°æ¨£å“(v)è¡¨é¢çš„éºï¼Œå¦‚åœ–å››(c)æ‰€
ç¤ºã€‚æ­¤å¤–ï¼Œç„¡æ”¾ç½®çŸ½æ™¶åœ“ä¹‹å¾®æ³¢è£½ç¨‹å°‡æœƒåœ¨éºè¡¨é¢å½¢æˆå¤§
ç´„10nmä»¥ä¸‹çš„å°ï¨…ï¼Œå¦‚åœ–å››(d)æ‰€ç¤ºã€‚é€™å¯èƒ½æ˜¯ç”±æ–¼èµ·å§‹ 
 
 
å‡æº«é€Ÿï¥¡éå¿«è€Œå°è‡´ã€‚é¡å¤–æ·»åŠ çš„çŸ½æ™¶åœ“èƒ½å¸æ”¶è…”é«”ä¸­å¾®
æ³¢èƒ½ï¥¾è€ŒåŠ ç†±ã€‚é€™å€‹éç¨‹ä½¿æ™¶åœ“å¯å†æ•´é«”æº«ï¨ï¤åŠ å‡å‹»çš„
æƒ…å½¢ä¸‹é€²ï¨ˆå¾®æ³¢è£½ç¨‹ã€‚åŒæ™‚ï¼Œæ­¤ä¸‰ç‰‡æ™¶åœ“åˆ†æ•£ï¦ºå¾®æ³¢çš„èƒ½
ï¥¾ï¼Œå› æ­¤ä½¿èµ·å§‹çš„å‡æº«é€Ÿï¥¡ä¸‹ï¨‰ã€‚ 
åœ¨åœ–äº”ä¸­ï¼Œä»¥åŸå­ï¦Šé¡¯å¾®é¡é€²ï¨ˆè–„è†œè¡¨é¢ç²—ç³™ï¨çš„
è¨ï¥ã€‚ç”±ï¥¾æ¸¬çµæœç™¼ç¾ï¼Œåœ¨å¿«é€Ÿå‡æº«é€€ç«å¾Œï¼Œå…¶ç²—ç³™ï¨ç›¸
è¼ƒæ–¼æœªé€²ï¨ˆé€€ç«é«˜å‡ºäº”å€ä¹‹å¤šï¼Œè¡¨é¢åš´é‡ï¦åŒ–ã€‚æ­¤ä¸€ç¾è±¡
å°æ–¼å…ƒä»¶è£½ç¨‹ä¸Šç”¢ç”Ÿå¾ˆå¤§çš„å½±éŸ¿ã€‚ï¥§å¹³å¦çš„è¡¨é¢ä½¿é€šé“å€
è¼‰å­åœ¨å‚³è¼¸æ™‚å—åˆ°æ•£å°„çš„æ©Ÿï¥¡æé«˜ï¼Œä½¿é·ç§»ï¥¡ä¸‹ï¨‰ã€‚ä¸¦ä¸”
åœ¨æ•£å°„å€ï§ å½¢æˆé–˜æ¥µï¥é›»çš„å€åŸŸã€‚è€Œç¶“éå¾®æ³¢é€€ç«è£½ç¨‹
å¾Œï¼Œå°å…¶è¡¨é¢ä¸¦ç„¡å½±éŸ¿ï¼Œå°‡å¯ä»¥è§£æ±ºå› ç‚ºé«˜æº«è£½ç¨‹è€Œå°è‡´
çš„å•é¡Œç”¢ç”Ÿã€‚æœ€å¾Œï¼Œå› é‹çŸ½éŠ…åˆï¤Šå¯æ‰¿å—ä¹‹è£½ç¨‹æº«ï¨ç´„ç‚º
æ”æ°440ï¨å·¦å³ï¼Œï¥´ç¶“ç”±å¾®æ³¢è£½ç¨‹å¾Œï¼Œï¤Šå±¬è–„è†œå¯ç¶­æŒç›¸
åŒçš„ï§ºæ…‹ï¼Œå‰‡å¯ä»¥æ¨ï¥æ•´é«”çš„è£½ç¨‹å¯æ§åˆ¶åœ¨ä½æº«çš„æƒ…å½¢ã€‚
å°‡é‹çŸ½éŠ…åˆï¤Šè–„è†œå’Œé¢è–„è†œä¹Ÿç¶“éå¾®æ³¢è£½ç¨‹å¾Œï¼Œï¥¾æ¸¬å…¶ç‰‡
é›»é˜»å€¼ä»ç„¶ä¿æŒç›¸åŒã€‚å› æ­¤æ¨ï¥å¾®æ³¢å°æ–¼ï¤Šå±¬è–„è†œï¥§æœƒé€ 
æˆæå‚·ï¼Œè­‰æ˜å¾®æ³¢è£½ç¨‹ç‚ºä¸€ç¨®ä½æº«çš„è£½ç¨‹ã€‚ä»¥ä¸Šçš„å¯¦é©—ä½¿
å¾—å¾®æ³¢è£½ç¨‹åœ¨å…ƒä»¶è£½é€ ä¸Šï¼Œï¥§åƒ…å¯ä»¥ä¿®è£œç¼ºé™·ä¸¦ä¸”æ´»åŒ–é›œ
è³ªï¼Œå°æ–¼å…¶ä»–ï¥§éœ€é€€ç«å€åŸŸï¥§æœƒç”¢ç”Ÿç ´å£ï¼Œå¯ç”¨æ–¼å¤šå±¤çµ
æ§‹ã€‚ 
IV. çµï¥ 
  æœ¬ç¯‡ç ”ç©¶è¡¨ç¤ºï¼Œä»¥ï§ªå­ä½ˆæ¤æ–¹å¼ä¹‹ç£·æ‘»é›œç´”éºå–®æ™¶è–„
è†œå¯ä»¥è—‰ç”±å¾®æ³¢é€€ç«é€²ï¨ˆæ´»åŒ–ã€‚é€éç©¿éš§å¼é›»å­é¡¯å¾®é¡å’Œ
äºŒæ¬¡ï§ªå­è³ªè­œè¡“åˆ†æï¼Œå¯ä»¥ç™¼ç¾ä»¥å¾®æ³¢é€€ç«å¯ä»¥ä¿®ï¥¦é™°ï§ª
å­ä½ˆæ¤æ‰€é€ æˆçš„ç¼ºã€‚æ­¤å¤–ï¼Œè¼ƒé«˜çš„è¼¸å…¥åŠŸï¥¡å¯å……åˆ†æé«˜é›œ
è³ªæ´»åŒ–ï¥¡ï¼Œç¸®çŸ­è£½ç¨‹æ™‚é–“å’ŒåŠ å…¥çŸ½æ™¶åœ“å¯ä»¥åŒæ¨£åˆ¶æ­¢é›œè³ª
æ“´æ•£ã€‚ä¸¦ä¸”å¾®æ³¢é€€ç«è£½ç¨‹å¯èˆ‡ï¤Šå±¬è£½ç¨‹ç›¸å®¹ã€‚ 
Â 
 
Â 
åœ–å››  TEMå‰–é¢å½±åƒ  (a)ï§ªå­ä½ˆæ¤å¾Œ, (b)å¿«é€Ÿå‡æº«é€€ç«550â„ƒä¸‹ç¶“é
60ç§’å¾Œ, (c) æ¨£å“(v) (d)æ¨£å“(vi)ã€‚ 
0 50 100 150 200
1017
1018
1019
1020
 as-implanted
 (ii) 150% 600sec (2S)
 (iii)150% 300secX2  (2S)
 (v) 200% 100sec (2S)
 (vi)  200% 100sec (No S)
 RTA 550OC
C
on
ce
nt
ra
tio
n 
(cm
-3
)
Depth (nm)
åœ–ä¸‰ äºŒæ¬¡ï§ªå­è³ªè­œè¡“æ‰€æ¸¬å¾—çŸ¥æ‘»é›œç£·åœ¨ï¥§åŒçš„é€€ç«æ¢ä»¶ä¸‹æ“´æ•£ç¨‹
ï¨çš„æ·±ï¨åˆ†ä½ˆã€‚. 
 
(a)                                          (b) 
 
                   (c) 
åœ–äº” è¡¨é¢ç²—ç³™ï¨ (a) ï§ªå­ä½ˆæ¤å¾Œï¼Œ (b)å¿«é€Ÿå‡æº«é€€ç«600â„ƒä¸‹ç¶“é30ç§’
å¾Œ, (c) æ¨£å“(v)ã€‚ 
   	 
                	 
                	 
                	 
              
                                   	 
	  
     	
					
                         ! " #	
					12/6 Short Course 
     12/7 TFT Technologies and Reception 
     12/8 FinFET and Nano-wire Devices, High-K and Metal Gate Technology and 
Panel Session 
     12/9 Advanced High-K Metal Gate SoC and High Performance CMOS Platforms 
and Advanced Interconnect Technologies for CMOS Applications 
$  % & 	
					 ' ( ) * + , - .  /  0 1 23 4 5 6 7  8 8 9 :  ; < =>  ? @
- . ' ( ) 23 4 , 5 6 A B  C ! #- D 2E F   G H  I J 2K L M 5 6 2
N O P Q R #	
S T U V 	
NSC 98-2221-E-492-019	
S T W X 	
	
 32         	
Y ZH [
\ W 	
] ^ _ 	
` a b c
d e X 	
f g h  i j k l m 	
  ) n 	
op q r s t	 u v
w	
op q r s t o	 v	
  C x 	
y Zz { C | 	
  W X 	
}~  Â€	s Â Â o	ZÂ‚ i j Âƒ Â„   	
}Â…  Â€	2009 International Electron Devices Meeting	
Â† Â‡ Âˆ 
Â‰  	
}~  Â€	ÂŠ Â‹ ÂŒ s Â

 	Â Â Â Â Â‘ Â’  Â“ Â”Â• Â–Â— Â˜Â™ Âš Â› Âœ Â Â ÂŸ Â 
Â’ Â¡ Â¢ Â£ 	
}Â…  Â€	3D 65nm CMOS with 320Â°C Microwave Dopant Activation
3D 65nm CMOS with 320Â°C Microwave Dopant Activation  
Yao-Jen Lee1, Yu-Lun Lu2, Fu-Kuo Hsueh1, Kuo-Chin Huang3, Chia-Chen Wan2, Tz-Yen Cheng2,
Ming-Hung Han4, Jeff M. Kowalski5, Jeff E. Kowalski5, Dawei Heh1, Hsi-Ta Chuang1, Yiming Li4,6,1,
Tien-Sheng Chao2, Ching-Yi Wu7, and Fu-Liang Yang1
1National Nano Device Laboratories, Hsinchu 30078, Taiwan 
2Department of Electrophysics, National Chiao Tung University, Hsinchu 30010, Taiwan 
3Department of Electronics Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan 
4Institute of Communication Engineering, National Chiao Tung University Hsinchu 30010, Taiwan 
5DSG Technologies, Inc., Morgan Hill, CA 95037-7522 USA 
6Department of Electrical Engineering, National Chiao Tung University, Hsinchu 30010, Taiwan 
7Department of Electrical Engineering, Dayeh University, Changhua 51591, Taiwan. 
TEL: +886-3-5726100 ext. 7793; FAX: +886-3-5722715; Email: yjlee@ndl.org.tw
Abstract
For the first time, CMOS TFTs of 65nm channel 
length have been demonstrated by using a novel 
microwave dopant activation technique. A low temperature 
microwave anneal is demonstrated and discussed in this 
study. We have successfully activated the poly-Si gate 
electrode and source/drain junctions, BF2 for p-MOS TFTs 
and P31 for n-MOS TFTs at a low temperature of 320Â°C 
without diffusion. The technology is promising for high 
performance and low cost upper layer nanometer-scale 
transistors as required by low temperature 3D-ICs 
fabrication.  
1. Introduction 
The three-dimensional (3D) design in integrated 
circuits (ICs) is considered a promising solution to enhance 
the device packing density, and to reduce interconnection 
delay, power consumption, and cost (Fig. 1). However, 
dopant activation through a high thermal budget process 
may cause diffusion and redistribution of dopants in the 3D 
structure affecting the underlying interconnects and the 
device layers [1-2]. In addition, one of the main challenges 
in fabricating a nanometer-scale transistor is accurate 
control of the active doping regions. However, any high 
temperature process after implantation causes dopant 
diffusion and redistribution. High diffusion rates make a 
shallow junction depth hard to achieve. RTA has 
emissivity related pattern effect, where photon adsorption 
strongly depends on the material and temperature. 
Therefore it relies on heat transfer at the cost of undesired 
diffusion. In addition, pattern effect or shadow from upper 
stack is expected to be more significant and degrade the 
uniformity of dopant activation of devices in different 
levels of the 3D structure. 
Microwave annealing is a potential solution for 
these issues because it takes place at a low temperature that 
restrains diffusion and results in good activation. 
Microwave anneal could generate heat directly inside the 
exposed material in the form of molecular rotational or 
polarization energies and the energies are transferred 
throughout the entire material [3-4].  
Arsenic activation in a Si substrate by low 
temperature microwave anneal between the temperatures 
300~500oC has been demonstrated. The dopant diffusion is 
effectively suppressed [3]. In addition, a 3nm Ge epi-layer 
on the Si substrate was also preserved using low 
temperature microwave anneal [4]. In this work, a low 
temperature (320Â°C) process technique by microwave 
anneal for the application of monolithic 3D integration is 
demonstrated.  
2. Device Fabrication 
A 6â€ (100) bulk silicon wafer was used as the starting 
material. After a 1Pm thick silicon dioxide was thermally 
grown, a 50nm thick undoped amorphous Si film was 
deposited using low pressure chemical vapor deposition 
(LPCVD), followed by solid-phase crystallization (SPC) 
for re-crystallization. After definition of the active region 
by e-beam lithography, a gate dielectric of 45nm 
tetraethoxysilane (TEOS) oxide and a 100nm poly Si were 
deposited by LPCVD. After gate patterning, source and 
drain were implanted with BF2 (15 keV at 5Ã—1015 cm-2) for 
p-typed metal-oxide-semiconductor thin film transistors 
(p-MOS TFTs), and with P31 (15 keV at 5Ã—1015 cm-2) for n-
MOS TFTs respectively, followed by different dopant 
activation conditions.  
Fig. 2 compares the temperature profiles of different 
dopant activation methods. The splits of 900Â°C for 15 
seconds and 600Â°C for 12 hours annealing were used as the 
control splits. In addition, to control annealing process at 
320Â°C, the microwave power was turned on only for 100 
seconds, which is compared to a total of six annealing 
cycles (100Ã—6 seconds) and a continuous 600-second 
annealing process. Fig. 3 compares the temperature 
profiles under microwave anneal measured by infrared 
detector from the backside Si wafer and the topside poly-Si 
film. The temperature profiles are almost identical as 
measured from both sides. The inset was the schematic 
diagram of the location of the infrared light during 
temperature measurement. Fig. 4 (a) depicts the process 
flow and activation split conditions for complementary 
metal oxide semiconductor (CMOS) TFTs fabricated in 
this study, which includes RTA, furnace, and varied 
microwave (MW) anneal conditions. Fig. 4 (b) shows the 
97-4244-5640-6/09/$26.00 Â©2009 IEEE IEDM09-312.3.1
Width= 60 nm
100 nm
Gate oxide= 45 nm
Monolithic 3D-ICs Structure
PoPoly-Si Poly-Si 
Crystal -Si 
STI 
Crystal-Si 
600oC 12 hr.
VD = -0.55 V
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
-10-13
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
-10-4
W/L = 100nm / 5Pm
W/L = 100nm / 1Pm
W/L = 100nm / 0.4Pm
W/L = 100nm / 0.2Pm
Fig. 1 Schematic diagram of the 3D ICs 
structure in this study.  
Fig. 4 (a) Process flow and split conditions for CMOS TFTs fabricated in this study with various 
microwave (MW) anneal conditions. (b) SEM image of the device with a 65nm gate length with a 
60nm gate width. 
900oC 15 sec.
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
W/L = 100nm / 5Pm
W/L = 100nm / 1Pm
W/L = 100nm / 0.4Pm
W/L= 100nm / 0.2Pm
VD = -0.55 V
black: W/L = 100nm / 100nm
color: W/L = 100nm / 120nm 
Gtae Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
-10-13
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
MW 100 sec.
MW 100x6 sec.
MW 600 sec.
Fig. 5(b) ID-VG of p-MOS TFTs with different 
gate length (W = 100 nm) annealed at 600Â°C for 
12 hours. As the gate length is below 0.4 Pm, 
punch-through would dominant the electrical 
characteristics. 
Fig. 6 ID-VG of p-MOS TFTs annealed by microwave. (a) The Ion/Ioff ratios are about 108 for p-
MOS using microwave anneal for 100 seconds with W/L = 100nm / 120nm, 107 for that with W/L 
= 100nm / 100nm, and (b) 107 for that with W/L = 60nm / 100nm. The inset shows the ID-VG of p-
MOS TFTs with W/L = 60nm / 65nm 
Gate 
Drain
Source 
Gate Length=65nm
Gate oxide
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
-10-13
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
MW 100 sec.
W/L = 60nm / 100nm
MW 100x6 sec.
W/L = 60nm / 100nm
MW 600 sec.
W/L = 60nm / 100nm
VD = -0.55 V
-14 -12 -10 -8 -6 -4 -2 0
-10-12
-10-11
-10-10
-10-9
-10-8
-10-7
-10-6
-10-5
MW 100 sec.
W/L = 60nm / 65nm
solid: VD = -0.05 V
open: VD = -0.55 V 
Fig. 5(a) ID-VG of p-MOS TFTs with different gate 
length (W = 100 nm) annealed by 900Â°C for 15 
seconds. As the gate length is below 0.4 Pm, punch-
through dominants the electrical characteristics. 
(a) (b) 
(b) 
(a) 
Gate Voltage (V)
-14 -12 -10 -8 -6 -4 -2 0
D
ra
in
 C
ur
re
nt
 (A
)
10-13
10-12
10-11
10-10
10-9
10-8
10-7
10-6
10-5
10-4
VD = -0.55 V (Simulation at best case)
VD = -0.05 V (Simulation at best case)
VD = -0.55 V (measurement)
VD = -0.05 V (measurement)
Fig. 7 Three-dimensional device simulation and 
experimental comparison for the fabricated 65nm p-
MOS TFTs. 
Fig. 8 TEM cross section image of p-MOS TFTs gate structure with (a) a 65nm gate 
length and (b) a 60nm gate width, where the gate oxide thickness is 45 nm and the 
channel thickness is 45 nm.
Fig. 3 Comparison of the temperature profiles 
measured by infrared detector from the topside and 
backside of the Si wafer during microwave anneal. 
Fig. 2 Comparison of temperature profiles of 
different dopant activation methods. The 
microwave (MW) anneal time is defined as the 
period when the microwave power is turned on.  
(a)
RTA 900  15Ğº  sec
MW 100*6 sec.  
MW 100 sec.  
600  1Ğº 2 hours.  
MW 600 sec.  
Process Flow 
Dopant activation 
Gate patterning defined 
Active area patterning 
100nm poly-Si deposition  
50nm undoped Ä®-Si 
deposition by LPCVD 
50nm TEOS gate oxide deposition  
Solid Phase Crystallization (SPC) 
S/D implantation 
PMOS: BF2, 15 keV, 5u1015 cm-2
NMOS: P, 15 keV, 5u1015 cm-2
Red: Microwave Power-On
Black: Microwave Power-Off
Blue: RTA (900oC 15 sec.) 
Gray: Furance (600oC 12 hr.)
Anneal time (sec.)
0 500 1000 1500 2000 45000
T
em
pe
ra
tu
re
 (o
C
)
0
200
400
600
800
1000
100x6 sec. 
600 sec.  
RTA (900oC 15 sec.)
Furance (600oC 12 hr.)100  sec. 
Anneal Time (sec.)
0 200 400 600 800 1000
Te
m
pe
ra
tu
re
 (C
o )
0
100
200
300
400
500
600
Backside
Topside
Poly-Si 45 nm
Bulk Si
Wet Oxide 1000 nm
I.R
Topside
I.R
Backside
Poly-Si 45 nm
Bulk Si
Wet Oxide 1000 nm
IEDM09-332.3.3
	
			
		 	   	 	
   
  	 	    
	
	
 	  	   
  	      

	 
   	        
      	
	
 !   " #            $    %
    #           $   
          #   #    # # 
 $  ! !  "  #            $ 
   %    # #         
               # $    
                  	
        	 
       
       
  !   " # $  %  &

 
    '    
   !  ( )  (  *  !
 !    # +  %      % &  (  !   " 
+ %   ! ,   (  
   -  %  * #  .   * 
  &
 . /

   	 	
0     1 $  2 3   )  / %/ -  4 5     
    "
 5 / %     $ !     #     6    4
7%     $ !     #         4
8   9    $ 6    :      - 1     %  #   
%      !   "          ; ; 3     4 #
 ! !  "          3 ! !     4 #


ç„¡ç ”ç™¼æˆæœæ¨å»£è³‡æ–™ 
å…¶ä»–æˆæœ 
(ç„¡æ³•ä»¥ï¥¾åŒ–è¡¨é”ä¹‹æˆ
æœå¦‚è¾¦ï§¤å­¸è¡“æ´»å‹•ã€ç²
å¾—çé …ã€é‡è¦åœ‹éš›åˆ
ä½œã€ç ”ç©¶æˆæœåœ‹éš›å½±éŸ¿
ï¦ŠåŠå…¶ä»–å”åŠ©ç”¢æ¥­æŠ€
è¡“ç™¼å±•ä¹‹å…·é«”æ•ˆï¨—äº‹
é …ç­‰ï¼Œè«‹ä»¥æ–‡å­—æ•˜è¿°å¡«
ï¦œã€‚) 
èˆ‡ç­‘æ³¢ AIST é è—¤å’Œå½¥åšå£«èˆ‡æ±ï¥£å¤§å­¸å¯’å·æ•™æˆé€²ï¨ˆé›™é‚Šåˆä½œèˆ‡ç ”ç©¶ã€‚ 
 æˆæœé …ç›® ï¥¾åŒ– åç¨±æˆ–å…§å®¹æ€§è³ªç°¡è¿° 
æ¸¬é©—å·¥å…·(å«è³ªæ€§èˆ‡ï¥¾æ€§) 0  
èª²ç¨‹/æ¨¡çµ„ 0  
é›»è…¦åŠç¶²ï¤·ç³»çµ±æˆ–å·¥å…· 0  
æ•™æ 0  
èˆ‰è¾¦ä¹‹æ´»å‹•/ç«¶è³½ 0  
ç ”è¨æœƒ/å·¥ä½œåŠ 0  
é›»å­å ±ã€ç¶²ç«™ 0  
ç§‘ 
æ•™ 
è™• 
è¨ˆ 
ç•« 
åŠ  
å¡« 
é … 
ç›® è¨ˆç•«æˆæœæ¨å»£ä¹‹ï¥«èˆ‡ï¼ˆé–±è½ï¼‰äººï¥© 0  
