
from SystemVerilogTranslationPass import SystemVerilogTranslationPass
from Helpers                      import collect_ports, generate_signal_decl,\
                                         generate_module_name
