# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Top_Calc_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:38 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_sub.sv 
# -- Compiling module fullsubstract
# -- Compiling module top_sub
# 
# Top level modules:
# 	top_sub
# End time: 11:35:38 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_mod.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:38 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_mod.sv 
# -- Compiling module top_mod
# 
# Top level modules:
# 	top_mod
# End time: 11:35:38 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_div.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:38 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/top_div.sv 
# -- Compiling module top_div
# 
# Top level modules:
# 	top_div
# End time: 11:35:38 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:38 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Top_Calc.sv 
# -- Compiling module Top_Calc
# 
# Top level modules:
# 	Top_Calc
# End time: 11:35:38 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:38 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Multiplier.sv 
# -- Compiling module Multiplier
# 
# Top level modules:
# 	Multiplier
# End time: 11:35:38 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:38 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/fulladderbit.sv 
# -- Compiling module fulladderbit
# 
# Top level modules:
# 	fulladderbit
# End time: 11:35:39 on Mar 26,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:39 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/FullAdder.sv 
# -- Compiling module FullAdder
# 
# Top level modules:
# 	FullAdder
# End time: 11:35:39 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:39 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:35:39 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:39 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder.sv 
# -- Compiling module Decoder
# 
# Top level modules:
# 	Decoder
# End time: 11:35:39 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:39 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/Decoder_bin.sv 
# -- Compiling module Decoder_bin
# 
# Top level modules:
# 	Decoder_bin
# End time: 11:35:39 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1 {C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:39 on Mar 26,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1" C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv 
# -- Compiling module tb_Top_Calc
# 
# Top level modules:
# 	tb_Top_Calc
# End time: 11:35:39 on Mar 26,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_Top_Calc
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_Top_Calc 
# Start time: 11:35:40 on Mar 26,2025
# Loading sv_std.std
# Loading work.tb_Top_Calc
# Loading work.Top_Calc
# Loading work.ALU
# Loading work.top_mod
# Loading work.top_div
# Loading work.Multiplier
# Loading work.FullAdder
# Loading work.top_sub
# Loading work.Decoder
# Loading work.Decoder_bin
# Loading work.fulladderbit
# Loading work.fullsubstract
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 
# Testing SUMA (+) operation:
# Operation: 3 + 4
# Input A:  3 (0011), B:  4 (0100)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=00011111
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ----------------------------------------
# Operation: 10 + 6
# Input A: 10 (1010), B:  6 (0110)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=00000011
# Flags: 00111 (Zero=1, Sign=1, Overflow=1, Carry=0, Error=0)
# ----------------------------------------
# 
# Testing RESTA (-) operation:
# Operation: 8 - 3
# Input A:  8 (1000), B:  3 (0011)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=01001001
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ----------------------------------------
# Operation: 5 - 8
# Input A:  5 (0101), B:  8 (1000)
# Result: seg3=11111111, seg2=11111101, seg1=00000011, seg0=00001101
# Flags: 01000 (Zero=0, Sign=0, Overflow=0, Carry=1, Error=0)
# ERROR: Expected          -3, got  3
# ----------------------------------------
# 
# Testing MULTIPLICACION (*) operation:
# Operation: 3 * 5
# Input A:  3 (0011), B:  5 (0101)
# Result: seg3=11111111, seg2=11111111, seg1=10011111, seg0=01001001
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ----------------------------------------
# Operation: 6 * 6
# Input A:  6 (0110), B:  6 (0110)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=10011001
# Flags: 00001 (Zero=1, Sign=0, Overflow=0, Carry=0, Error=0)
# ----------------------------------------
# 
# Testing DIVISION (/) operation:
# Operation: 8 / 2
# Input A:  8 (1000), B:  2 (0010)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=10011111
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected           4, got  1
# ----------------------------------------
# Operation: 9 / 4
# Input A:  9 (1001), B:  4 (0100)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=10011001
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected           2, got  4
# ----------------------------------------
# 
# Testing MODULO (%) operation:
# Operation: 9 % 4
# Input A:  9 (1001), B:  4 (0100)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=10011111
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ----------------------------------------
# Operation: 11 % 3
# Input A: 11 (1011), B:  3 (0011)
# Result: seg3=11111111, seg2=11111111, seg1=00000011, seg0=10011111
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected           2, got  1
# ----------------------------------------
# 
# Testing AND operation:
# Operation: 1010 & 1100
# Input A: 10 (1010), B: 12 (1100)
# Result: seg3=10011111, seg2=00000011, seg1=00000011, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 1000, got 11111111
# ----------------------------------------
# Operation: 1111 & 0101
# Input A: 15 (1111), B:  5 (0101)
# Result: seg3=00000011, seg2=10011111, seg1=00000011, seg0=10011111
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 0101, got 11111111
# ----------------------------------------
# 
# Testing OR operation:
# Operation: 1010 | 1100
# Input A: 10 (1010), B: 12 (1100)
# Result: seg3=10011111, seg2=10011111, seg1=10011111, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 1110, got 11111111
# ----------------------------------------
# Operation: 0001 | 1000
# Input A:  1 (0001), B:  8 (1000)
# Result: seg3=10011111, seg2=00000011, seg1=00000011, seg0=10011111
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 1001, got 11111111
# ----------------------------------------
# 
# Testing XOR operation:
# Operation: 1010 ^ 1100
# Input A: 10 (1010), B: 12 (1100)
# Result: seg3=00000011, seg2=10011111, seg1=10011111, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 0110, got 11111111
# ----------------------------------------
# Operation: 1111 ^ 0101
# Input A: 15 (1111), B:  5 (0101)
# Result: seg3=10011111, seg2=00000011, seg1=10011111, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 1010, got 11111111
# ----------------------------------------
# 
# Testing SHIFT LEFT (<<) operation:
# Operation: 1 << 2
# Input A:  1 (0001), B:  2 (0010)
# Result: seg3=00000011, seg2=00000011, seg1=10011111, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 0100, got 11111111
# ----------------------------------------
# Operation: 3 << 1
# Input A:  3 (0011), B:  1 (0001)
# Result: seg3=00000011, seg2=10011111, seg1=10011111, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 0110, got 11111111
# ----------------------------------------
# 
# Testing SHIFT RIGHT (>>) operation:
# Operation: 8 >> 2
# Input A:  8 (1000), B:  2 (0010)
# Result: seg3=00000011, seg2=10011111, seg1=00000011, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 0010, got 11111111
# ----------------------------------------
# Operation: 12 >> 1
# Input A: 12 (1100), B:  1 (0001)
# Result: seg3=00000011, seg2=10011111, seg1=10011111, seg0=00000011
# Flags: 00000 (Zero=0, Sign=0, Overflow=0, Carry=0, Error=0)
# ERROR: Expected binary 0110, got 11111111
# ----------------------------------------
# 
# All tests completed!
# ** Note: $finish    : C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv(157)
#    Time: 1270 ns  Iteration: 0  Instance: /tb_Top_Calc
# 1
# Break in Module tb_Top_Calc at C:/Users/Ayudapls/Documents/GitHub/joscCE_JimF04_Sebas36762_digital_design_lab_2025/lab_2/problema_1/tb_Top_Calc.sv line 157
# End time: 11:37:48 on Mar 26,2025, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
