// Seed: 4288006254
module module_0 (
    id_1,
    module_0,
    id_3
);
  input wire id_3;
  inout wand id_2;
  assign module_1.id_1 = 0;
  inout wire id_1;
  wire id_4;
  assign id_2 = -1 == -1;
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd93,
    parameter id_1 = 32'd34,
    parameter id_4 = 32'd39
) (
    input supply0 _id_0,
    output wor _id_1,
    output uwire id_2
);
  wire [id_0  ==  id_0 : -1  !==  1] _id_4;
  wire ["" : -1  -  id_4] id_5;
  logic id_6, id_7;
  logic [~  {  id_1  {  1  -  1  }  } : 1 'b0] id_8;
  wire id_9;
  logic id_10;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9
  );
endmodule
