abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 4174266625
maxLevel = 2
n731 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit appNtk/c2670_1_0_1082_21.9.blif
time = 3775017 us
--------------- round 2 ---------------
seed = 3641410608
maxLevel = 2
n574 is replaced by n621 with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit appNtk/c2670_2_0_1070_21.9.blif
time = 9039002 us
--------------- round 3 ---------------
seed = 324255960
maxLevel = 2
n814 is replaced by one with estimated error 1e-05
error = 1e-05
area = 1067
delay = 21.9
#gates = 470
output circuit appNtk/c2670_3_1e-05_1067_21.9.blif
time = 14115023 us
--------------- round 4 ---------------
seed = 743384934
maxLevel = 2
n877 is replaced by n511 with estimated error 0
error = 0
area = 1063
delay = 21.9
#gates = 469
output circuit appNtk/c2670_4_0_1063_21.9.blif
time = 19265487 us
--------------- round 5 ---------------
seed = 2281072970
maxLevel = 2
n856 is replaced by n505 with estimated error 1e-05
error = 1e-05
area = 1059
delay = 21.9
#gates = 468
output circuit appNtk/c2670_5_1e-05_1059_21.9.blif
time = 24438165 us
--------------- round 6 ---------------
seed = 1442233857
maxLevel = 2
n898 is replaced by n839 with estimated error 1e-05
error = 1e-05
area = 1057
delay = 21.9
#gates = 467
output circuit appNtk/c2670_6_1e-05_1057_21.9.blif
time = 29986928 us
--------------- round 7 ---------------
seed = 3340964641
maxLevel = 2
n524 is replaced by n733 with estimated error 0
error = 0
area = 1055
delay = 21.9
#gates = 466
output circuit appNtk/c2670_7_0_1055_21.9.blif
time = 35248341 us
--------------- round 8 ---------------
seed = 3402805163
maxLevel = 2
n832 is replaced by n826 with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit appNtk/c2670_8_0_1053_21.9.blif
time = 40479267 us
--------------- round 9 ---------------
seed = 3854782331
maxLevel = 2
n865 is replaced by n894 with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit appNtk/c2670_9_0_1051_21.9.blif
time = 46336519 us
--------------- round 10 ---------------
seed = 4136733042
maxLevel = 2
n732 is replaced by zero with estimated error 1e-05
error = 1e-05
area = 1050
delay = 21.9
#gates = 463
output circuit appNtk/c2670_10_1e-05_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 51858996 us
--------------- round 11 ---------------
seed = 3026144324
maxLevel = 2
n820 is replaced by n764 with estimated error 1e-05
error = 1e-05
area = 1049
delay = 21.9
#gates = 462
output circuit appNtk/c2670_11_1e-05_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 56998890 us
--------------- round 12 ---------------
seed = 1359309296
maxLevel = 2
n822 is replaced by n611 with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit appNtk/c2670_12_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 62105844 us
--------------- round 13 ---------------
seed = 1248541288
maxLevel = 2
n830 is replaced by n760 with estimated error 1e-05
error = 1e-05
area = 1047
delay = 21.9
#gates = 461
output circuit appNtk/c2670_13_1e-05_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 67032916 us
--------------- round 14 ---------------
seed = 2366959893
maxLevel = 2
n835 is replaced by n646 with inverter with estimated error 0
error = 0
area = 1046
delay = 21.9
#gates = 461
output circuit appNtk/c2670_14_0_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 72457739 us
--------------- round 15 ---------------
seed = 2541926363
maxLevel = 2
n844 is replaced by n587 with estimated error 0.0012
error = 0.0012
area = 1042
delay = 21.9
#gates = 460
output circuit appNtk/c2670_15_0.0012_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 77495773 us
--------------- round 16 ---------------
seed = 2133044208
maxLevel = 2
n848 is replaced by n586 with estimated error 0.00284
error = 0.00284
area = 1038
delay = 21.9
#gates = 459
output circuit appNtk/c2670_16_0.00284_1038_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 82691676 us
--------------- round 17 ---------------
seed = 1823849900
maxLevel = 2
n841 is replaced by one with estimated error 0.00646
error = 0.00646
area = 1032
delay = 21.9
#gates = 457
output circuit appNtk/c2670_17_0.00646_1032_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 87545502 us
--------------- round 18 ---------------
seed = 1443648090
maxLevel = 2
n838 is replaced by n642 with estimated error 0.00612
error = 0.00612
area = 1029
delay = 21.9
#gates = 456
output circuit appNtk/c2670_18_0.00612_1029_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 91755861 us
--------------- round 19 ---------------
seed = 581830285
maxLevel = 2
n846 is replaced by n632 with inverter with estimated error 0.00721
error = 0.00721
area = 1028
delay = 21.9
#gates = 456
output circuit appNtk/c2670_19_0.00721_1028_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 96078632 us
--------------- round 20 ---------------
seed = 490084731
maxLevel = 2
exceed error bound
