//WD_Mem_ADR_Mem_MWM_WD_Reg _ADR_Reg _MWR											|WB	|M	|EX	|ID	|IF stage
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|n(miss)
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|n(miss)
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|n(miss)
00000000_00000000_0_00000000_00000000_0 //											|n	|n	|n	|n	|0
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|n	|0	|1
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|0	|1	|2
00000000_00000200_0_00000000_00000000_0 // IC miss bubble							|n	|0	|1	|2	|3(DM miss stall)
00000000_00000200_0_00000000_00000000_0 // Data cache miss							|n	|0	|1	|2	|3(DM miss stall)
00000000_00000200_0_00000000_00000000_0 // Data cache miss							|n	|0	|1	|2	|3(DM miss stall)
00000000_00000200_0_00000000_00000000_0 // Data cache miss							|n	|0	|1	|2	|3
00000000_00000204_0_00000004_00000010_1 //0											|0	|1	|2	|3	|n
00000000_00000208_0_3f000000_00000020_1 //1											|1	|2	|3	|n	|n
00000000_0000020c_0_3f400000_00000022_1 //2											|2	|3	|n	|n	|n
00000000_00000000_0_fffffffe_00000011_1 //3											|3	|n	|n	|n	|4
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|n	|4	|5
00000000_00000000_0_00000000_00000000_0 // IC miss bubble							|n	|n	|4	|5	|6
3f400000_xxxxxxxx_0_00000000_00000000_0 // IC miss bubble							|n	|4	|5	|6	|7
3f400000_xxxxxxxx_0_00000000_00000000_0 //add.s stall								|n	|4	|5	|6	|7
3f000000_xxxxxxxx_0_3fa00000_00000024_1 //4											|4	|5	|6	|7	|n
3f000000_xxxxxxxx_0_00000000_00000000_0 //sub.s stall								|n	|5	|6	|7	|n
3fa00000_00000220_1_3e800000_00000026_1 //5											|5	|6	|7	|n	|n
3fa00000_00000220_1_00000000_00000000_0 //DM miss 									|n	|6	|7	|n	|8
3fa00000_00000220_1_00000000_00000000_0 //DM miss 									|n	|6	|7	|n	|8 
3fa00000_00000220_1_00000000_00000000_0 //DM miss 									|n	|6	|7	|n	|8 
3e800000_00000224_1_00000220_00000024_0 //6											|6	|7	|n	|8	|9
00000000_00000000_0_00000224_00000026_0 //7											|7	|n	|8	|9	|10
00000004_00000004_0_00000000_00000000_0 //pointless stall							|n	|8	|9	|10	|11
00000000_40800000_0_00000004_00000028_1 //8											|8	|9	|10	|11	|n
00000000_00000001_0_40800000_00000028_1 //9											|9	|10	|11	|n	|n
00000000_00000001_0_00000001_0000002A_1 //10										|10	|11	|n	|n	|n
00000000_00000000_0_00000001_00000012_1 //11										|11	|n	|n	|n	|12
00000000_00000000_0_00000000_00000000_0 //IC miss stall								|n	|n	|n	|12	|13
00000000_00000000_0_00000000_00000000_0 //IC miss stall								|n	|n	|12	|13	|n
00000001_00000228_1_00000000_00000000_0 //IC miss stall								|n	|12	|13	|n	|n
40800000_0000022c_1_00000228_00000012_0 //12										|12	|13	|n	|n	|n
00000000_00000000_0_0000022c_00000028_0 //13										|13	|n	|n	|n	|n
00000000_00000000_0_00000000_00000000_0 //nop										|n	|n	|n	|n	|n