// Seed: 1986333638
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6
);
  assign id_0 = 1 ? id_6 : id_4;
  logic id_7 = 1;
endmodule
