

================================================================
== Vitis HLS Report for 'svd_3_1_Pipeline_VITIS_LOOP_114_1'
================================================================
* Date:           Sun Feb  5 16:53:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  3.338 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        7|        7|  0.420 us|  0.420 us|    7|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |        5|        5|         4|          1|          1|     3|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|    2424|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      141|      64|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|      141|    2533|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------+--------------------------+-----------+
    |            Instance           |          Module          | Expression|
    +-------------------------------+--------------------------+-----------+
    |mul_mul_10ns_11ns_21_4_1_U636  |mul_mul_10ns_11ns_21_4_1  |    i0 * i1|
    +-------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln114_fu_100_p2    |         +|   0|  0|     9|           2|           1|
    |empty_847_fu_118_p2    |         +|   0|  0|    16|           9|           9|
    |empty_848_fu_219_p2    |         +|   0|  0|    13|           6|           6|
    |empty_849_fu_235_p2    |         +|   0|  0|    13|           6|           6|
    |p_cast158_fu_161_p2    |         +|   0|  0|    13|           6|           5|
    |tmp124_cast_fu_225_p2  |         +|   0|  0|    12|           5|           5|
    |icmp_ln114_fu_94_p2    |      icmp|   0|  0|     8|           2|           2|
    |empty_845_fu_148_p2    |      lshr|   0|  0|   950|         225|         256|
    |empty_850_fu_245_p2    |       shl|   0|  0|   133|           8|          40|
    |empty_851_fu_268_p2    |       shl|   0|  0|  1255|         320|         320|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2424|         590|         652|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    2|          4|
    |epnp_we0                 |   9|          2|   40|         80|
    |i_92_fu_70               |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   46|         92|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i_92_fu_70                        |   2|   0|    2|          0|
    |i_reg_295                         |   2|   0|    2|          0|
    |tmp_s_reg_304                     |   2|   0|    5|          3|
    |i_reg_295                         |  64|  32|    2|          0|
    |tmp_s_reg_304                     |  64|  32|    5|          3|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 141|  64|   23|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  svd.3.1_Pipeline_VITIS_LOOP_114_1|  return value|
|epnp_address0  |  out|    8|   ap_memory|                               epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                               epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                               epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                               epnp|         array|
+---------------+-----+-----+------------+-----------------------------------+--------------+

