Loading plugins phase: Elapsed time ==> 0s.175ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -d CY8C5888LTI-LP097 -s C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.663ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.053ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  spi_slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -dcpsoc3 spi_slave.v -verilog
======================================================================

======================================================================
Compiling:  spi_slave.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -dcpsoc3 spi_slave.v -verilog
======================================================================

======================================================================
Compiling:  spi_slave.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -dcpsoc3 -verilog spi_slave.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 11 08:48:58 2019


======================================================================
Compiling:  spi_slave.v
Program  :   vpp
Options  :    -yv2 -q10 spi_slave.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 11 08:48:58 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'spi_slave.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  spi_slave.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -dcpsoc3 -verilog spi_slave.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 11 08:48:58 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\codegentemp\spi_slave.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\codegentemp\spi_slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  spi_slave.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -dcpsoc3 -verilog spi_slave.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 11 08:48:59 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\codegentemp\spi_slave.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Slave_v2_70\B_SPI_Slave_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\codegentemp\spi_slave.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\SPI_slave:BSPIS:dpMISO_fifo_not_empty\
	\SPI_slave:BSPIS:control_7\
	\SPI_slave:BSPIS:control_6\
	\SPI_slave:BSPIS:control_5\
	\SPI_slave:BSPIS:control_4\
	\SPI_slave:BSPIS:control_3\
	\SPI_slave:BSPIS:control_2\
	\SPI_slave:BSPIS:control_1\
	\SPI_slave:BSPIS:control_0\
	\SPI_slave:Net_182\
	Net_9
	\UART_1:BUART:reset_sr\
	Net_62
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_57
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\MotorLockTimer:Net_260\
	Net_373
	\MotorLockTimer:Net_53\
	\MotorLockTimer:TimerUDB:ctrl_ten\
	\MotorLockTimer:TimerUDB:ctrl_cmode_0\
	\MotorLockTimer:TimerUDB:ctrl_tmode_1\
	\MotorLockTimer:TimerUDB:ctrl_tmode_0\
	\MotorLockTimer:TimerUDB:ctrl_ic_1\
	\MotorLockTimer:TimerUDB:ctrl_ic_0\
	Net_372
	\MotorLockTimer:TimerUDB:zeros_3\
	\MotorLockTimer:TimerUDB:zeros_2\
	\MotorLockTimer:Net_102\
	\MotorLockTimer:Net_266\
	\AccelerometerTimer:Net_260\
	Net_362
	\AccelerometerTimer:Net_53\
	\AccelerometerTimer:TimerUDB:ctrl_ten\
	\AccelerometerTimer:TimerUDB:ctrl_cmode_0\
	\AccelerometerTimer:TimerUDB:ctrl_tmode_1\
	\AccelerometerTimer:TimerUDB:ctrl_tmode_0\
	\AccelerometerTimer:TimerUDB:ctrl_ic_1\
	\AccelerometerTimer:TimerUDB:ctrl_ic_0\
	Net_361
	\AccelerometerTimer:TimerUDB:zeros_3\
	\AccelerometerTimer:Net_102\
	\AccelerometerTimer:Net_266\
	\WheelTickTimer:Net_260\
	Net_350
	\WheelTickTimer:Net_53\
	\WheelTickTimer:TimerUDB:ctrl_ten\
	\WheelTickTimer:TimerUDB:ctrl_cmode_0\
	\WheelTickTimer:TimerUDB:ctrl_tmode_1\
	\WheelTickTimer:TimerUDB:ctrl_tmode_0\
	\WheelTickTimer:TimerUDB:ctrl_ic_1\
	\WheelTickTimer:TimerUDB:ctrl_ic_0\
	Net_331
	\WheelTickTimer:TimerUDB:zeros_3\
	\WheelTickTimer:TimerUDB:zeros_2\
	\WheelTickTimer:Net_102\
	\WheelTickTimer:Net_266\


Deleted 78 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \SPI_slave:BSPIS:load\ to \SPI_slave:BSPIS:tx_load\
Aliasing \SPI_slave:BSPIS:tx_status_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \SPI_slave:BSPIS:tx_status_3\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \SPI_slave:BSPIS:rx_status_2\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \SPI_slave:BSPIS:rx_status_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \SPI_slave:BSPIS:rx_status_0\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing zero to \SPI_slave:BSPIS:tx_status_5\
Aliasing \SPI_slave:BSPIS:reset\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \SPI_slave:BSPIS:sR8:Dp:cs_addr_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing tmpOE__mosi_net_0 to one
Aliasing tmpOE__sclk_net_0 to one
Aliasing tmpOE__ss_net_0 to one
Aliasing tmpOE__miso_net_0 to one
Aliasing tmpOE__LED_pin_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing \UART_1:BUART:tx_hd_send_break\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:FinalParityType_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:FinalParityType_0\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:tx_status_6\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:tx_status_5\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:tx_status_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:rx_status_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__WheelTickPin_net_0 to one
Aliasing Net_367 to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:ctrl_cmode_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:trigger_enable\ to one
Aliasing \MotorLockTimer:TimerUDB:status_6\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:status_5\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:status_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:status_0\ to \MotorLockTimer:TimerUDB:tc_i\
Aliasing \AccelerometerTimer:TimerUDB:ctrl_cmode_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \AccelerometerTimer:TimerUDB:trigger_enable\ to one
Aliasing \AccelerometerTimer:TimerUDB:status_6\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \AccelerometerTimer:TimerUDB:status_5\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \AccelerometerTimer:TimerUDB:status_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \AccelerometerTimer:TimerUDB:status_0\ to \AccelerometerTimer:TimerUDB:tc_i\
Aliasing Net_356 to \SPI_slave:BSPIS:tx_status_5\
Aliasing tmpOE__Pin_1_ac_idle_net_0 to one
Aliasing tmpOE__Pin_2_ac_moving_net_0 to one
Aliasing tmpOE__In_1_net_0 to one
Aliasing tmpOE__In_2_net_0 to one
Aliasing tmpOE__EA_net_0 to one
Aliasing Net_12 to \SPI_slave:BSPIS:tx_status_5\
Aliasing \WheelTickTimer:TimerUDB:ctrl_cmode_1\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \WheelTickTimer:TimerUDB:trigger_enable\ to one
Aliasing \WheelTickTimer:TimerUDB:status_6\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \WheelTickTimer:TimerUDB:status_5\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \WheelTickTimer:TimerUDB:status_4\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \WheelTickTimer:TimerUDB:status_0\ to \WheelTickTimer:TimerUDB:tc_i\
Aliasing \UART_1:BUART:reset_reg\\D\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:capture_last\\D\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \MotorLockTimer:TimerUDB:hwEnable_reg\\D\ to \MotorLockTimer:TimerUDB:run_mode\
Aliasing \MotorLockTimer:TimerUDB:capture_out_reg_i\\D\ to \MotorLockTimer:TimerUDB:capt_fifo_load_int\
Aliasing \AccelerometerTimer:TimerUDB:capture_last\\D\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \AccelerometerTimer:TimerUDB:hwEnable_reg\\D\ to \AccelerometerTimer:TimerUDB:run_mode\
Aliasing \AccelerometerTimer:TimerUDB:capture_out_reg_i\\D\ to \AccelerometerTimer:TimerUDB:capt_fifo_load_int\
Aliasing \WheelTickTimer:TimerUDB:capture_last\\D\ to \SPI_slave:BSPIS:tx_status_5\
Aliasing \WheelTickTimer:TimerUDB:hwEnable_reg\\D\ to \WheelTickTimer:TimerUDB:run_mode\
Aliasing \WheelTickTimer:TimerUDB:capture_out_reg_i\\D\ to \WheelTickTimer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \SPI_slave:BSPIS:cnt_reset\[0] = Net_3[1]
Removing Rhs of wire \SPI_slave:BSPIS:tx_load\[3] = \SPI_slave:BSPIS:dpcounter_zero\[4]
Removing Lhs of wire \SPI_slave:BSPIS:dp_clk_src\[13] = Net_2[12]
Removing Rhs of wire \SPI_slave:Net_81\[15] = \SPI_slave:Net_176\[109]
Removing Lhs of wire \SPI_slave:BSPIS:load\[35] = \SPI_slave:BSPIS:tx_load\[3]
Removing Lhs of wire \SPI_slave:BSPIS:tx_status_2\[37] = \SPI_slave:BSPIS:miso_tx_empty_reg_fin\[26]
Removing Rhs of wire \SPI_slave:BSPIS:tx_status_1\[38] = \SPI_slave:BSPIS:dpMISO_fifo_not_full\[39]
Removing Lhs of wire \SPI_slave:BSPIS:tx_status_6\[40] = \SPI_slave:BSPIS:byte_complete\[5]
Removing Lhs of wire \SPI_slave:BSPIS:rx_status_3\[43] = \SPI_slave:BSPIS:dpMOSI_fifo_not_empty\[42]
Removing Lhs of wire \SPI_slave:BSPIS:rx_status_5\[44] = \SPI_slave:BSPIS:rx_buf_overrun\[8]
Removing Lhs of wire \SPI_slave:BSPIS:rx_status_6\[45] = \SPI_slave:BSPIS:dpMOSI_fifo_full_reg\[31]
Removing Lhs of wire \SPI_slave:BSPIS:tx_status_4\[47] = \SPI_slave:BSPIS:tx_status_5\[46]
Removing Lhs of wire \SPI_slave:BSPIS:tx_status_3\[48] = \SPI_slave:BSPIS:tx_status_5\[46]
Removing Lhs of wire \SPI_slave:BSPIS:rx_status_2\[49] = \SPI_slave:BSPIS:tx_status_5\[46]
Removing Lhs of wire \SPI_slave:BSPIS:rx_status_1\[50] = \SPI_slave:BSPIS:tx_status_5\[46]
Removing Lhs of wire \SPI_slave:BSPIS:rx_status_0\[51] = \SPI_slave:BSPIS:tx_status_5\[46]
Removing Lhs of wire \SPI_slave:BSPIS:mosi_fin\[52] = \SPI_slave:Net_75\[53]
Removing Lhs of wire \SPI_slave:Net_75\[53] = Net_1[108]
Removing Rhs of wire zero[64] = \SPI_slave:BSPIS:tx_status_5\[46]
Removing Lhs of wire \SPI_slave:BSPIS:reset\[79] = zero[64]
Removing Lhs of wire \SPI_slave:BSPIS:sR8:Dp:cs_addr_1\[80] = zero[64]
Removing Lhs of wire tmpOE__mosi_net_0[114] = one[16]
Removing Lhs of wire tmpOE__sclk_net_0[119] = one[16]
Removing Lhs of wire tmpOE__ss_net_0[124] = one[16]
Removing Lhs of wire tmpOE__miso_net_0[129] = one[16]
Removing Lhs of wire tmpOE__LED_pin_net_0[136] = one[16]
Removing Rhs of wire Net_46[142] = \UART_1:BUART:rx_interrupt_out\[175]
Removing Lhs of wire tmpOE__Tx_1_net_0[144] = one[16]
Removing Lhs of wire tmpOE__Rx_1_net_0[151] = one[16]
Removing Lhs of wire \UART_1:Net_61\[158] = \UART_1:Net_9\[157]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[162] = zero[64]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[163] = zero[64]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[164] = zero[64]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[165] = zero[64]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[166] = zero[64]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[167] = zero[64]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[168] = zero[64]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[169] = zero[64]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[179] = \UART_1:BUART:tx_bitclk_dp\[215]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[225] = \UART_1:BUART:tx_counter_dp\[216]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[226] = zero[64]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[227] = zero[64]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[228] = zero[64]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[230] = \UART_1:BUART:tx_fifo_empty\[193]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[232] = \UART_1:BUART:tx_fifo_notfull\[192]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[292] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[299] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[310]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[301] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[311]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[302] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[327]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[303] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[341]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[304] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[305]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[305] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[306] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[307]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[307] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[313] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[314] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[315] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[316] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[317] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[318] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[319] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[320] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[321] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[322] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[323] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[324] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[329] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[330] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[331] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[332] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[333] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[334] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[335] = \UART_1:BUART:pollcount_1\[298]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[336] = \UART_1:BUART:pollcount_0\[300]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[337] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[338] = zero[64]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[345] = zero[64]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[346] = \UART_1:BUART:rx_parity_error_status\[347]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[348] = \UART_1:BUART:rx_stop_bit_error\[349]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[359] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[408]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[363] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[430]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[364] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[365] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[366] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[367] = \UART_1:BUART:sRX:MODIN4_6\[368]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[368] = \UART_1:BUART:rx_count_6\[287]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[369] = \UART_1:BUART:sRX:MODIN4_5\[370]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[370] = \UART_1:BUART:rx_count_5\[288]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[371] = \UART_1:BUART:sRX:MODIN4_4\[372]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[372] = \UART_1:BUART:rx_count_4\[289]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[373] = \UART_1:BUART:sRX:MODIN4_3\[374]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[374] = \UART_1:BUART:rx_count_3\[290]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[375] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[376] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[377] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[378] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[379] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[380] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[381] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[382] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[383] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[384] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[385] = \UART_1:BUART:rx_count_6\[287]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[386] = \UART_1:BUART:rx_count_5\[288]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[387] = \UART_1:BUART:rx_count_4\[289]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[388] = \UART_1:BUART:rx_count_3\[290]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[389] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[390] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[391] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[392] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[393] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[394] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[395] = zero[64]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[410] = \UART_1:BUART:rx_postpoll\[246]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[411] = \UART_1:BUART:rx_parity_bit\[362]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[412] = \UART_1:BUART:rx_postpoll\[246]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[413] = \UART_1:BUART:rx_parity_bit\[362]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[414] = \UART_1:BUART:rx_postpoll\[246]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[415] = \UART_1:BUART:rx_parity_bit\[362]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[417] = one[16]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[418] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[416]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[419] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[416]
Removing Lhs of wire tmpOE__WheelTickPin_net_0[443] = one[16]
Removing Lhs of wire Net_367[449] = zero[64]
Removing Rhs of wire Net_377[451] = \MotorLockTimer:Net_55\[452]
Removing Lhs of wire \MotorLockTimer:TimerUDB:ctrl_enable\[468] = \MotorLockTimer:TimerUDB:control_7\[460]
Removing Lhs of wire \MotorLockTimer:TimerUDB:ctrl_cmode_1\[470] = zero[64]
Removing Rhs of wire \MotorLockTimer:TimerUDB:timer_enable\[479] = \MotorLockTimer:TimerUDB:runmode_enable\[491]
Removing Rhs of wire \MotorLockTimer:TimerUDB:run_mode\[480] = \MotorLockTimer:TimerUDB:hwEnable\[481]
Removing Lhs of wire \MotorLockTimer:TimerUDB:run_mode\[480] = \MotorLockTimer:TimerUDB:control_7\[460]
Removing Lhs of wire \MotorLockTimer:TimerUDB:trigger_enable\[483] = one[16]
Removing Lhs of wire \MotorLockTimer:TimerUDB:tc_i\[485] = \MotorLockTimer:TimerUDB:status_tc\[482]
Removing Lhs of wire \MotorLockTimer:TimerUDB:capt_fifo_load_int\[490] = \MotorLockTimer:TimerUDB:capt_fifo_load\[478]
Removing Lhs of wire \MotorLockTimer:TimerUDB:status_6\[493] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:status_5\[494] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:status_4\[495] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:status_0\[496] = \MotorLockTimer:TimerUDB:status_tc\[482]
Removing Lhs of wire \MotorLockTimer:TimerUDB:status_1\[497] = \MotorLockTimer:TimerUDB:capt_fifo_load\[478]
Removing Rhs of wire \MotorLockTimer:TimerUDB:status_2\[498] = \MotorLockTimer:TimerUDB:fifo_full\[499]
Removing Rhs of wire \MotorLockTimer:TimerUDB:status_3\[500] = \MotorLockTimer:TimerUDB:fifo_nempty\[501]
Removing Lhs of wire \MotorLockTimer:TimerUDB:cs_addr_2\[503] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:cs_addr_1\[504] = \MotorLockTimer:TimerUDB:trig_reg\[492]
Removing Lhs of wire \MotorLockTimer:TimerUDB:cs_addr_0\[505] = \MotorLockTimer:TimerUDB:per_zero\[484]
Removing Rhs of wire Net_348[589] = \WheelTickTimer:Net_55\[816]
Removing Rhs of wire Net_357[591] = \AccelerometerTimer:Net_55\[592]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:ctrl_enable\[609] = \AccelerometerTimer:TimerUDB:control_7\[601]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:ctrl_cmode_1\[611] = zero[64]
Removing Rhs of wire \AccelerometerTimer:TimerUDB:timer_enable\[620] = \AccelerometerTimer:TimerUDB:runmode_enable\[632]
Removing Rhs of wire \AccelerometerTimer:TimerUDB:run_mode\[621] = \AccelerometerTimer:TimerUDB:hwEnable\[622]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:run_mode\[621] = \AccelerometerTimer:TimerUDB:control_7\[601]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:trigger_enable\[624] = one[16]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:tc_i\[626] = \AccelerometerTimer:TimerUDB:status_tc\[623]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:capt_fifo_load_int\[631] = \AccelerometerTimer:TimerUDB:capt_fifo_load\[619]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:status_6\[634] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:status_5\[635] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:status_4\[636] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:status_0\[637] = \AccelerometerTimer:TimerUDB:status_tc\[623]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:status_1\[638] = \AccelerometerTimer:TimerUDB:capt_fifo_load\[619]
Removing Rhs of wire \AccelerometerTimer:TimerUDB:status_2\[639] = \AccelerometerTimer:TimerUDB:fifo_full\[640]
Removing Rhs of wire \AccelerometerTimer:TimerUDB:status_3\[641] = \AccelerometerTimer:TimerUDB:fifo_nempty\[642]
Removing Lhs of wire Net_356[644] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:cs_addr_2\[645] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:cs_addr_1\[646] = \AccelerometerTimer:TimerUDB:trig_reg\[633]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:cs_addr_0\[647] = \AccelerometerTimer:TimerUDB:per_zero\[625]
Removing Lhs of wire tmpOE__Pin_1_ac_idle_net_0[784] = one[16]
Removing Lhs of wire tmpOE__Pin_2_ac_moving_net_0[789] = one[16]
Removing Lhs of wire tmpOE__In_1_net_0[794] = one[16]
Removing Lhs of wire tmpOE__In_2_net_0[800] = one[16]
Removing Lhs of wire tmpOE__EA_net_0[806] = one[16]
Removing Lhs of wire Net_12[814] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:ctrl_enable\[832] = \WheelTickTimer:TimerUDB:control_7\[824]
Removing Lhs of wire \WheelTickTimer:TimerUDB:ctrl_cmode_1\[834] = zero[64]
Removing Rhs of wire \WheelTickTimer:TimerUDB:timer_enable\[843] = \WheelTickTimer:TimerUDB:runmode_enable\[855]
Removing Rhs of wire \WheelTickTimer:TimerUDB:run_mode\[844] = \WheelTickTimer:TimerUDB:hwEnable\[845]
Removing Lhs of wire \WheelTickTimer:TimerUDB:run_mode\[844] = \WheelTickTimer:TimerUDB:control_7\[824]
Removing Lhs of wire \WheelTickTimer:TimerUDB:trigger_enable\[847] = one[16]
Removing Lhs of wire \WheelTickTimer:TimerUDB:tc_i\[849] = \WheelTickTimer:TimerUDB:status_tc\[846]
Removing Lhs of wire \WheelTickTimer:TimerUDB:capt_fifo_load_int\[854] = \WheelTickTimer:TimerUDB:capt_fifo_load\[842]
Removing Lhs of wire \WheelTickTimer:TimerUDB:status_6\[857] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:status_5\[858] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:status_4\[859] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:status_0\[860] = \WheelTickTimer:TimerUDB:status_tc\[846]
Removing Lhs of wire \WheelTickTimer:TimerUDB:status_1\[861] = \WheelTickTimer:TimerUDB:capt_fifo_load\[842]
Removing Rhs of wire \WheelTickTimer:TimerUDB:status_2\[862] = \WheelTickTimer:TimerUDB:fifo_full\[863]
Removing Rhs of wire \WheelTickTimer:TimerUDB:status_3\[864] = \WheelTickTimer:TimerUDB:fifo_nempty\[865]
Removing Lhs of wire \WheelTickTimer:TimerUDB:cs_addr_2\[867] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:cs_addr_1\[868] = \WheelTickTimer:TimerUDB:trig_reg\[856]
Removing Lhs of wire \WheelTickTimer:TimerUDB:cs_addr_0\[869] = \WheelTickTimer:TimerUDB:per_zero\[848]
Removing Lhs of wire \SPI_slave:BSPIS:dpcounter_one_reg\\D\[952] = \SPI_slave:BSPIS:dpcounter_one_fin\[6]
Removing Lhs of wire \SPI_slave:BSPIS:mosi_buf_overrun_fin\\D\[953] = \SPI_slave:BSPIS:mosi_buf_overrun_reg\[9]
Removing Lhs of wire \SPI_slave:BSPIS:mosi_tmp\\D\[954] = Net_1[108]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[955] = zero[64]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[970] = \UART_1:BUART:rx_bitclk_pre\[281]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[979] = \UART_1:BUART:rx_parity_error_pre\[357]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[980] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:capture_last\\D\[984] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:tc_reg_i\\D\[985] = \MotorLockTimer:TimerUDB:status_tc\[482]
Removing Lhs of wire \MotorLockTimer:TimerUDB:hwEnable_reg\\D\[986] = \MotorLockTimer:TimerUDB:control_7\[460]
Removing Lhs of wire \MotorLockTimer:TimerUDB:capture_out_reg_i\\D\[987] = \MotorLockTimer:TimerUDB:capt_fifo_load\[478]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:capture_last\\D\[988] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:tc_reg_i\\D\[989] = \AccelerometerTimer:TimerUDB:status_tc\[623]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:hwEnable_reg\\D\[990] = \AccelerometerTimer:TimerUDB:control_7\[601]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:capture_out_reg_i\\D\[991] = \AccelerometerTimer:TimerUDB:capt_fifo_load\[619]
Removing Lhs of wire \WheelTickTimer:TimerUDB:capture_last\\D\[992] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:tc_reg_i\\D\[993] = \WheelTickTimer:TimerUDB:status_tc\[846]
Removing Lhs of wire \WheelTickTimer:TimerUDB:hwEnable_reg\\D\[994] = \WheelTickTimer:TimerUDB:control_7\[824]
Removing Lhs of wire \WheelTickTimer:TimerUDB:capture_out_reg_i\\D\[995] = \WheelTickTimer:TimerUDB:capt_fifo_load\[842]

------------------------------------------------------
Aliased 0 equations, 207 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\SPI_slave:BSPIS:tx_load\' (cost = 6):
\SPI_slave:BSPIS:tx_load\ <= ((not \SPI_slave:BSPIS:count_3\ and not \SPI_slave:BSPIS:count_2\ and not \SPI_slave:BSPIS:count_1\ and not \SPI_slave:BSPIS:count_0\));

Note:  Expanding virtual equation for '\SPI_slave:BSPIS:byte_complete\' (cost = 1):
\SPI_slave:BSPIS:byte_complete\ <= ((not \SPI_slave:BSPIS:dpcounter_one_reg\ and \SPI_slave:BSPIS:dpcounter_one_fin\));

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MotorLockTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\MotorLockTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\MotorLockTimer:TimerUDB:timer_enable\' (cost = 0):
\MotorLockTimer:TimerUDB:timer_enable\ <= (\MotorLockTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\AccelerometerTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\AccelerometerTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\AccelerometerTimer:TimerUDB:timer_enable\' (cost = 0):
\AccelerometerTimer:TimerUDB:timer_enable\ <= (\AccelerometerTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\WheelTickTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\WheelTickTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\WheelTickTimer:TimerUDB:timer_enable\' (cost = 0):
\WheelTickTimer:TimerUDB:timer_enable\ <= (\WheelTickTimer:TimerUDB:control_7\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_61 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_61 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_61 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_61 and not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_61 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 41 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \MotorLockTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \AccelerometerTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \WheelTickTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[245] = \UART_1:BUART:rx_bitclk\[293]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[343] = zero[64]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[352] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:capt_fifo_load\[478] = zero[64]
Removing Lhs of wire \MotorLockTimer:TimerUDB:trig_reg\[492] = \MotorLockTimer:TimerUDB:control_7\[460]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:capt_fifo_load\[619] = zero[64]
Removing Lhs of wire \AccelerometerTimer:TimerUDB:trig_reg\[633] = \AccelerometerTimer:TimerUDB:control_7\[601]
Removing Lhs of wire \WheelTickTimer:TimerUDB:capt_fifo_load\[842] = zero[64]
Removing Lhs of wire \WheelTickTimer:TimerUDB:trig_reg\[856] = \WheelTickTimer:TimerUDB:control_7\[824]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[962] = \UART_1:BUART:tx_ctrl_mark_last\[236]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[974] = zero[64]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[975] = zero[64]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[977] = zero[64]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[978] = \UART_1:BUART:rx_markspace_pre\[356]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[983] = \UART_1:BUART:rx_parity_bit\[362]

------------------------------------------------------
Aliased 0 equations, 15 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_61 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not Net_61 and not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -dcpsoc3 spi_slave.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.643ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 11 December 2019 08:48:59
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\sebbe\Desktop\spi_slave_v15\sensor_reading_unit\spi_slave.cydsn\spi_slave.cyprj -d CY8C5888LTI-LP097 spi_slave.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \MotorLockTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \MotorLockTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \AccelerometerTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \AccelerometerTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \WheelTickTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \WheelTickTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'SPI_slave_IntClock'. Fanout=1, Signal=\SPI_slave:Net_81\
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock_2'. Fanout=2, Signal=Net_354
    Digital Clock 3: Automatic-assigning  clock 'Timer_clock_1'. Fanout=2, Signal=Net_325
    Digital Clock 4: Automatic-assigning  clock 'timer_clock_3'. Fanout=2, Signal=Net_365
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI_slave:BSPIS:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_slave_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_slave_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SPI_slave:BSPIS:PrcClkEn\: with output requested to be asynchronous
        ClockIn: sclk(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \SPI_slave:BSPIS:DpClkEn\: with output requested to be asynchronous
        ClockIn: sclk(0):iocell.fb was determined to be a routed clock that is asynchronous
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: sclk(0):iocell.fb, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \MotorLockTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_3, EnableOut: Constant 1
    UDB Clk/Enable \MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_3, EnableOut: Constant 1
    UDB Clk/Enable \AccelerometerTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_2, EnableOut: Constant 1
    UDB Clk/Enable \WheelTickTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Timer_clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = mosi(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mosi(0)__PA ,
            fb => Net_1 ,
            pad => mosi(0)_PAD );
        Properties:
        {
        }

    Pin : Name = sclk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => sclk(0)__PA ,
            fb => Net_2 ,
            pad => sclk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ss(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ss(0)__PA ,
            fb => Net_3 ,
            pad => ss(0)_PAD );
        Properties:
        {
        }

    Pin : Name = miso(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => miso(0)__PA ,
            pin_input => Net_24 ,
            pad => miso(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_pin(0)__PA ,
            pad => LED_pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_56 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_61 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WheelTickPin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WheelTickPin(0)__PA ,
            pad => WheelTickPin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1_ac_idle(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1_ac_idle(0)__PA ,
            pad => Pin_1_ac_idle(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2_ac_moving(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2_ac_moving(0)__PA ,
            pad => Pin_2_ac_moving(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_1(0)__PA ,
            pad => In_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = In_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => In_2(0)__PA ,
            pad => In_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = EA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => EA(0)__PA ,
            pad => EA(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\SPI_slave:BSPIS:inv_ss\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3
        );
        Output = \SPI_slave:BSPIS:inv_ss\ (fanout=2)

    MacroCell: Name=\SPI_slave:BSPIS:tx_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_slave:BSPIS:count_3\ * !\SPI_slave:BSPIS:count_2\ * 
              !\SPI_slave:BSPIS:count_1\ * !\SPI_slave:BSPIS:count_0\
        );
        Output = \SPI_slave:BSPIS:tx_load\ (fanout=2)

    MacroCell: Name=\SPI_slave:BSPIS:byte_complete\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_slave:BSPIS:dpcounter_one_reg\
        );
        Output = \SPI_slave:BSPIS:byte_complete\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:rx_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPI_slave:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPI_slave:BSPIS:rx_buf_overrun\ (fanout=1)

    MacroCell: Name=Net_24, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3 * \SPI_slave:BSPIS:miso_from_dp\
        );
        Output = Net_24 (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpMOSI_fifo_full\ * !\SPI_slave:BSPIS:count_3\ * 
              !\SPI_slave:BSPIS:count_2\ * !\SPI_slave:BSPIS:count_1\ * 
              !\SPI_slave:BSPIS:count_0\
        );
        Output = \SPI_slave:BSPIS:mosi_buf_overrun\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_slave:BSPIS:dpcounter_one_reg\ * 
              \SPI_slave:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPI_slave:BSPIS:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_slave:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPI_slave:BSPIS:rx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_slave:BSPIS:count_3\ * !\SPI_slave:BSPIS:count_2\ * 
              !\SPI_slave:BSPIS:count_1\ * \SPI_slave:BSPIS:count_0\
        );
        Output = \SPI_slave:BSPIS:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:mosi_to_dp\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_slave:BSPIS:count_3\ * !\SPI_slave:BSPIS:count_2\ * 
              !\SPI_slave:BSPIS:count_1\ * !\SPI_slave:BSPIS:count_0\ * Net_1
            + \SPI_slave:BSPIS:count_3\ * \SPI_slave:BSPIS:mosi_tmp\
            + \SPI_slave:BSPIS:count_2\ * \SPI_slave:BSPIS:mosi_tmp\
            + \SPI_slave:BSPIS:count_1\ * \SPI_slave:BSPIS:mosi_tmp\
            + \SPI_slave:BSPIS:count_0\ * \SPI_slave:BSPIS:mosi_tmp\
        );
        Output = \SPI_slave:BSPIS:mosi_to_dp\ (fanout=1)

    MacroCell: Name=Net_56, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_56 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_61 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\MotorLockTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorLockTimer:TimerUDB:control_7\ * 
              \MotorLockTimer:TimerUDB:per_zero\
        );
        Output = \MotorLockTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\AccelerometerTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AccelerometerTimer:TimerUDB:control_7\ * 
              \AccelerometerTimer:TimerUDB:per_zero\
        );
        Output = \AccelerometerTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\WheelTickTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WheelTickTimer:TimerUDB:control_7\ * 
              \WheelTickTimer:TimerUDB:per_zero\
        );
        Output = \WheelTickTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:dpcounter_one_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpcounter_one_fin\
        );
        Output = \SPI_slave:BSPIS:dpcounter_one_reg\ (fanout=2)

    MacroCell: Name=\SPI_slave:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPI_slave:BSPIS:mosi_buf_overrun_fin\ (fanout=1)

    MacroCell: Name=\SPI_slave:BSPIS:mosi_tmp\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \SPI_slave:BSPIS:mosi_tmp\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_61 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_61 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_61
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI_slave:BSPIS:sR8:Dp:u0\
        PORT MAP (
            clock => Net_2 ,
            cs_addr_2 => \SPI_slave:BSPIS:inv_ss\ ,
            cs_addr_0 => \SPI_slave:BSPIS:tx_load\ ,
            route_si => \SPI_slave:BSPIS:mosi_to_dp\ ,
            f1_load => \SPI_slave:BSPIS:tx_load\ ,
            so_comb => \SPI_slave:BSPIS:miso_from_dp\ ,
            f0_bus_stat_comb => \SPI_slave:BSPIS:tx_status_1\ ,
            f0_blk_stat_comb => \SPI_slave:BSPIS:dpMISO_fifo_empty\ ,
            f1_bus_stat_comb => \SPI_slave:BSPIS:dpMOSI_fifo_not_empty\ ,
            f1_blk_stat_comb => \SPI_slave:BSPIS:dpMOSI_fifo_full\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MotorLockTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_365 ,
            cs_addr_1 => \MotorLockTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \MotorLockTimer:TimerUDB:per_zero\ ,
            chain_out => \MotorLockTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\MotorLockTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_365 ,
            cs_addr_1 => \MotorLockTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \MotorLockTimer:TimerUDB:per_zero\ ,
            z0_comb => \MotorLockTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \MotorLockTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \MotorLockTimer:TimerUDB:status_2\ ,
            chain_in => \MotorLockTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_354 ,
            cs_addr_1 => \AccelerometerTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \AccelerometerTimer:TimerUDB:per_zero\ ,
            chain_out => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_354 ,
            cs_addr_1 => \AccelerometerTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \AccelerometerTimer:TimerUDB:per_zero\ ,
            chain_in => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_354 ,
            cs_addr_1 => \AccelerometerTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \AccelerometerTimer:TimerUDB:per_zero\ ,
            z0_comb => \AccelerometerTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \AccelerometerTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \AccelerometerTimer:TimerUDB:status_2\ ,
            chain_in => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\WheelTickTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_1 => \WheelTickTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \WheelTickTimer:TimerUDB:per_zero\ ,
            chain_out => \WheelTickTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\WheelTickTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_325 ,
            cs_addr_1 => \WheelTickTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \WheelTickTimer:TimerUDB:per_zero\ ,
            z0_comb => \WheelTickTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \WheelTickTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \WheelTickTimer:TimerUDB:status_2\ ,
            chain_in => \WheelTickTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI_slave:BSPIS:TxStsReg\
        PORT MAP (
            clock => \SPI_slave:Net_81\ ,
            status_6 => \SPI_slave:BSPIS:byte_complete\ ,
            status_2 => \SPI_slave:BSPIS:miso_tx_empty_reg_fin\ ,
            status_1 => \SPI_slave:BSPIS:tx_status_1\ ,
            status_0 => \SPI_slave:BSPIS:tx_status_0\ ,
            interrupt => Net_214 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_slave:BSPIS:RxStsReg\
        PORT MAP (
            clock => \SPI_slave:Net_81\ ,
            status_6 => \SPI_slave:BSPIS:dpMOSI_fifo_full_reg\ ,
            status_5 => \SPI_slave:BSPIS:rx_buf_overrun\ ,
            status_4 => \SPI_slave:BSPIS:rx_status_4\ ,
            status_3 => \SPI_slave:BSPIS:dpMOSI_fifo_not_empty\ ,
            interrupt => Net_30 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ ,
            interrupt => Net_46 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MotorLockTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_365 ,
            status_3 => \MotorLockTimer:TimerUDB:status_3\ ,
            status_2 => \MotorLockTimer:TimerUDB:status_2\ ,
            status_0 => \MotorLockTimer:TimerUDB:status_tc\ ,
            interrupt => Net_377 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\AccelerometerTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_354 ,
            status_3 => \AccelerometerTimer:TimerUDB:status_3\ ,
            status_2 => \AccelerometerTimer:TimerUDB:status_2\ ,
            status_0 => \AccelerometerTimer:TimerUDB:status_tc\ ,
            interrupt => Net_357 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\WheelTickTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_325 ,
            status_3 => \WheelTickTimer:TimerUDB:status_3\ ,
            status_2 => \WheelTickTimer:TimerUDB:status_2\ ,
            status_0 => \WheelTickTimer:TimerUDB:status_tc\ ,
            interrupt => Net_348 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\SPI_slave:BSPIS:sync_1\
        PORT MAP (
            clock => \SPI_slave:Net_81\ ,
            in => \SPI_slave:BSPIS:dpcounter_one\ ,
            out => \SPI_slave:BSPIS:dpcounter_one_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_slave:BSPIS:sync_2\
        PORT MAP (
            clock => \SPI_slave:Net_81\ ,
            in => \SPI_slave:BSPIS:dpMISO_fifo_empty\ ,
            out => \SPI_slave:BSPIS:miso_tx_empty_reg_fin\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_slave:BSPIS:sync_3\
        PORT MAP (
            clock => \SPI_slave:Net_81\ ,
            in => \SPI_slave:BSPIS:mosi_buf_overrun\ ,
            out => \SPI_slave:BSPIS:mosi_buf_overrun_reg\ );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\SPI_slave:BSPIS:sync_4\
        PORT MAP (
            clock => \SPI_slave:Net_81\ ,
            in => \SPI_slave:BSPIS:dpMOSI_fifo_full\ ,
            out => \SPI_slave:BSPIS:dpMOSI_fifo_full_reg\ );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_365 ,
            control_7 => \MotorLockTimer:TimerUDB:control_7\ ,
            control_6 => \MotorLockTimer:TimerUDB:control_6\ ,
            control_5 => \MotorLockTimer:TimerUDB:control_5\ ,
            control_4 => \MotorLockTimer:TimerUDB:control_4\ ,
            control_3 => \MotorLockTimer:TimerUDB:control_3\ ,
            control_2 => \MotorLockTimer:TimerUDB:control_2\ ,
            control_1 => \MotorLockTimer:TimerUDB:control_1\ ,
            control_0 => \MotorLockTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_354 ,
            control_7 => \AccelerometerTimer:TimerUDB:control_7\ ,
            control_6 => \AccelerometerTimer:TimerUDB:control_6\ ,
            control_5 => \AccelerometerTimer:TimerUDB:control_5\ ,
            control_4 => \AccelerometerTimer:TimerUDB:control_4\ ,
            control_3 => \AccelerometerTimer:TimerUDB:control_3\ ,
            control_2 => \AccelerometerTimer:TimerUDB:control_2\ ,
            control_1 => \AccelerometerTimer:TimerUDB:control_1\ ,
            control_0 => \AccelerometerTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_325 ,
            control_7 => \WheelTickTimer:TimerUDB:control_7\ ,
            control_6 => \WheelTickTimer:TimerUDB:control_6\ ,
            control_5 => \WheelTickTimer:TimerUDB:control_5\ ,
            control_4 => \WheelTickTimer:TimerUDB:control_4\ ,
            control_3 => \WheelTickTimer:TimerUDB:control_3\ ,
            control_2 => \WheelTickTimer:TimerUDB:control_2\ ,
            control_1 => \WheelTickTimer:TimerUDB:control_1\ ,
            control_0 => \WheelTickTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_slave:BSPIS:BitCounter\
        PORT MAP (
            clock => Net_2 ,
            reset => Net_3 ,
            enable => \SPI_slave:BSPIS:inv_ss\ ,
            count_6 => \SPI_slave:BSPIS:count_6\ ,
            count_5 => \SPI_slave:BSPIS:count_5\ ,
            count_4 => \SPI_slave:BSPIS:count_4\ ,
            count_3 => \SPI_slave:BSPIS:count_3\ ,
            count_2 => \SPI_slave:BSPIS:count_2\ ,
            count_1 => \SPI_slave:BSPIS:count_1\ ,
            count_0 => \SPI_slave:BSPIS:count_0\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\SPI_slave:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_214 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =slave_rx_interrupt
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =UART_rx_interrupt
        PORT MAP (
            interrupt => Net_46 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_wheel_tick
        PORT MAP (
            interrupt => Net_318 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =Timer_Isr_BikeIsStopping
        PORT MAP (
            interrupt => Net_348 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_bike_stopped
        PORT MAP (
            interrupt => Net_357 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_bike_is_idle
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_bike_is_moving
        PORT MAP (
            interrupt => Net_320 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_bikelock
        PORT MAP (
            interrupt => Net_377 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   40 :  152 :  192 : 20.83 %
  Unique P-terms              :   64 :  320 :  384 : 16.67 %
  Total P-terms               :   73 :      :      :        
  Datapath Cells              :   11 :   13 :   24 : 45.83 %
  Status Cells                :   10 :   14 :   24 : 41.67 %
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x4)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    5 :   19 :   24 : 20.83 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.193ms
Tech Mapping phase: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(0)][IoId=(2)] : EA(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : In_1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : In_2(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED_pin(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : Pin_1_ac_idle(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Pin_2_ac_moving(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : WheelTickPin(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : miso(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : mosi(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : sclk(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : ss(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.306ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   22 :   26 :   48 :  45.83%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.14
                   Pterms :            3.23
               Macrocells :            1.82
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       7.36 :       2.86
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_56, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_56 (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ ,
        interrupt => Net_46 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=7, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_24, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3 * \SPI_slave:BSPIS:miso_from_dp\
        );
        Output = Net_24 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\MotorLockTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MotorLockTimer:TimerUDB:control_7\ * 
              \MotorLockTimer:TimerUDB:per_zero\
        );
        Output = \MotorLockTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\MotorLockTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_365 ,
        cs_addr_1 => \MotorLockTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \MotorLockTimer:TimerUDB:per_zero\ ,
        z0_comb => \MotorLockTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \MotorLockTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \MotorLockTimer:TimerUDB:status_2\ ,
        chain_in => \MotorLockTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \MotorLockTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\MotorLockTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_365 ,
        status_3 => \MotorLockTimer:TimerUDB:status_3\ ,
        status_2 => \MotorLockTimer:TimerUDB:status_2\ ,
        status_0 => \MotorLockTimer:TimerUDB:status_tc\ ,
        interrupt => Net_377 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_1\
            + Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_1\ * 
              \UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_slave:BSPIS:inv_ss\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3
        );
        Output = \SPI_slave:BSPIS:inv_ss\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_61 * \UART_1:BUART:pollcount_0\
            + \UART_1:BUART:pollcount_1\
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_61
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * \UART_1:BUART:pollcount_0\
            + Net_61 * !\UART_1:BUART:rx_count_2\ * 
              !\UART_1:BUART:rx_count_1\ * !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\SPI_slave:BSPIS:BitCounter\
    PORT MAP (
        clock => Net_2 ,
        reset => Net_3 ,
        enable => \SPI_slave:BSPIS:inv_ss\ ,
        count_6 => \SPI_slave:BSPIS:count_6\ ,
        count_5 => \SPI_slave:BSPIS:count_5\ ,
        count_4 => \SPI_slave:BSPIS:count_4\ ,
        count_3 => \SPI_slave:BSPIS:count_3\ ,
        count_2 => \SPI_slave:BSPIS:count_2\ ,
        count_1 => \SPI_slave:BSPIS:count_1\ ,
        count_0 => \SPI_slave:BSPIS:count_0\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_61 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * \UART_1:BUART:rx_last\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_61 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

controlcell: Name =\WheelTickTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_325 ,
        control_7 => \WheelTickTimer:TimerUDB:control_7\ ,
        control_6 => \WheelTickTimer:TimerUDB:control_6\ ,
        control_5 => \WheelTickTimer:TimerUDB:control_5\ ,
        control_4 => \WheelTickTimer:TimerUDB:control_4\ ,
        control_3 => \WheelTickTimer:TimerUDB:control_3\ ,
        control_2 => \WheelTickTimer:TimerUDB:control_2\ ,
        control_1 => \WheelTickTimer:TimerUDB:control_1\ ,
        control_0 => \WheelTickTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !Net_61 * !\UART_1:BUART:tx_ctrl_mark_last\ * 
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\MotorLockTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_365 ,
        cs_addr_1 => \MotorLockTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \MotorLockTimer:TimerUDB:per_zero\ ,
        chain_out => \MotorLockTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \MotorLockTimer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\MotorLockTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_365 ,
        control_7 => \MotorLockTimer:TimerUDB:control_7\ ,
        control_6 => \MotorLockTimer:TimerUDB:control_6\ ,
        control_5 => \MotorLockTimer:TimerUDB:control_5\ ,
        control_4 => \MotorLockTimer:TimerUDB:control_4\ ,
        control_3 => \MotorLockTimer:TimerUDB:control_3\ ,
        control_2 => \MotorLockTimer:TimerUDB:control_2\ ,
        control_1 => \MotorLockTimer:TimerUDB:control_1\ ,
        control_0 => \MotorLockTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_slave:BSPIS:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_slave:BSPIS:dpcounter_one_reg\ * 
              \SPI_slave:BSPIS:miso_tx_empty_reg_fin\
        );
        Output = \SPI_slave:BSPIS:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_slave:BSPIS:rx_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:mosi_buf_overrun_reg\ * 
              !\SPI_slave:BSPIS:mosi_buf_overrun_fin\
        );
        Output = \SPI_slave:BSPIS:rx_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SPI_slave:BSPIS:byte_complete\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpcounter_one_fin\ * 
              !\SPI_slave:BSPIS:dpcounter_one_reg\
        );
        Output = \SPI_slave:BSPIS:byte_complete\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_slave:BSPIS:mosi_buf_overrun_fin\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:mosi_buf_overrun_reg\
        );
        Output = \SPI_slave:BSPIS:mosi_buf_overrun_fin\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\AccelerometerTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_354 ,
        cs_addr_1 => \AccelerometerTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \AccelerometerTimer:TimerUDB:per_zero\ ,
        chain_out => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\SPI_slave:BSPIS:TxStsReg\
    PORT MAP (
        clock => \SPI_slave:Net_81\ ,
        status_6 => \SPI_slave:BSPIS:byte_complete\ ,
        status_2 => \SPI_slave:BSPIS:miso_tx_empty_reg_fin\ ,
        status_1 => \SPI_slave:BSPIS:tx_status_1\ ,
        status_0 => \SPI_slave:BSPIS:tx_status_0\ ,
        interrupt => Net_214 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPI_slave:BSPIS:mosi_to_dp\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 5
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SPI_slave:BSPIS:count_3\ * !\SPI_slave:BSPIS:count_2\ * 
              !\SPI_slave:BSPIS:count_1\ * !\SPI_slave:BSPIS:count_0\ * Net_1
            + \SPI_slave:BSPIS:count_3\ * \SPI_slave:BSPIS:mosi_tmp\
            + \SPI_slave:BSPIS:count_2\ * \SPI_slave:BSPIS:mosi_tmp\
            + \SPI_slave:BSPIS:count_1\ * \SPI_slave:BSPIS:mosi_tmp\
            + \SPI_slave:BSPIS:count_0\ * \SPI_slave:BSPIS:mosi_tmp\
        );
        Output = \SPI_slave:BSPIS:mosi_to_dp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_slave:BSPIS:mosi_buf_overrun\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpMOSI_fifo_full\ * !\SPI_slave:BSPIS:count_3\ * 
              !\SPI_slave:BSPIS:count_2\ * !\SPI_slave:BSPIS:count_1\ * 
              !\SPI_slave:BSPIS:count_0\
        );
        Output = \SPI_slave:BSPIS:mosi_buf_overrun\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_slave:BSPIS:sR8:Dp:u0\
    PORT MAP (
        clock => Net_2 ,
        cs_addr_2 => \SPI_slave:BSPIS:inv_ss\ ,
        cs_addr_0 => \SPI_slave:BSPIS:tx_load\ ,
        route_si => \SPI_slave:BSPIS:mosi_to_dp\ ,
        f1_load => \SPI_slave:BSPIS:tx_load\ ,
        so_comb => \SPI_slave:BSPIS:miso_from_dp\ ,
        f0_bus_stat_comb => \SPI_slave:BSPIS:tx_status_1\ ,
        f0_blk_stat_comb => \SPI_slave:BSPIS:dpMISO_fifo_empty\ ,
        f1_bus_stat_comb => \SPI_slave:BSPIS:dpMOSI_fifo_not_empty\ ,
        f1_blk_stat_comb => \SPI_slave:BSPIS:dpMOSI_fifo_full\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000000000000000000010100000000000001110000000000000000000000000000000000000011111111111111111111111111111111000000000010001000001100111100000001000010001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_slave:BSPIS:sync_4\
    PORT MAP (
        clock => \SPI_slave:Net_81\ ,
        in => \SPI_slave:BSPIS:dpMOSI_fifo_full\ ,
        out => \SPI_slave:BSPIS:dpMOSI_fifo_full_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_slave:BSPIS:sync_3\
    PORT MAP (
        clock => \SPI_slave:Net_81\ ,
        in => \SPI_slave:BSPIS:mosi_buf_overrun\ ,
        out => \SPI_slave:BSPIS:mosi_buf_overrun_reg\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_slave:BSPIS:sync_1\
    PORT MAP (
        clock => \SPI_slave:Net_81\ ,
        in => \SPI_slave:BSPIS:dpcounter_one\ ,
        out => \SPI_slave:BSPIS:dpcounter_one_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\SPI_slave:BSPIS:sync_2\
    PORT MAP (
        clock => \SPI_slave:Net_81\ ,
        in => \SPI_slave:BSPIS:dpMISO_fifo_empty\ ,
        out => \SPI_slave:BSPIS:miso_tx_empty_reg_fin\ );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_slave:BSPIS:mosi_tmp\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1
        );
        Output = \SPI_slave:BSPIS:mosi_tmp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_slave:BSPIS:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_slave:BSPIS:count_3\ * !\SPI_slave:BSPIS:count_2\ * 
              !\SPI_slave:BSPIS:count_1\ * \SPI_slave:BSPIS:count_0\
        );
        Output = \SPI_slave:BSPIS:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPI_slave:BSPIS:tx_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_slave:BSPIS:count_3\ * !\SPI_slave:BSPIS:count_2\ * 
              !\SPI_slave:BSPIS:count_1\ * !\SPI_slave:BSPIS:count_0\
        );
        Output = \SPI_slave:BSPIS:tx_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_slave:BSPIS:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_slave:BSPIS:dpMOSI_fifo_not_empty\
        );
        Output = \SPI_slave:BSPIS:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_slave:BSPIS:dpcounter_one_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_slave:Net_81\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_slave:BSPIS:dpcounter_one_fin\
        );
        Output = \SPI_slave:BSPIS:dpcounter_one_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\WheelTickTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_1 => \WheelTickTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \WheelTickTimer:TimerUDB:per_zero\ ,
        chain_out => \WheelTickTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \WheelTickTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\SPI_slave:BSPIS:RxStsReg\
    PORT MAP (
        clock => \SPI_slave:Net_81\ ,
        status_6 => \SPI_slave:BSPIS:dpMOSI_fifo_full_reg\ ,
        status_5 => \SPI_slave:BSPIS:rx_buf_overrun\ ,
        status_4 => \SPI_slave:BSPIS:rx_status_4\ ,
        status_3 => \SPI_slave:BSPIS:dpMOSI_fifo_not_empty\ ,
        interrupt => Net_30 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\AccelerometerTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \AccelerometerTimer:TimerUDB:control_7\ * 
              \AccelerometerTimer:TimerUDB:per_zero\
        );
        Output = \AccelerometerTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\AccelerometerTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_354 ,
        cs_addr_1 => \AccelerometerTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \AccelerometerTimer:TimerUDB:per_zero\ ,
        chain_in => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\AccelerometerTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_354 ,
        status_3 => \AccelerometerTimer:TimerUDB:status_3\ ,
        status_2 => \AccelerometerTimer:TimerUDB:status_2\ ,
        status_0 => \AccelerometerTimer:TimerUDB:status_tc\ ,
        interrupt => Net_357 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\AccelerometerTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_354 ,
        control_7 => \AccelerometerTimer:TimerUDB:control_7\ ,
        control_6 => \AccelerometerTimer:TimerUDB:control_6\ ,
        control_5 => \AccelerometerTimer:TimerUDB:control_5\ ,
        control_4 => \AccelerometerTimer:TimerUDB:control_4\ ,
        control_3 => \AccelerometerTimer:TimerUDB:control_3\ ,
        control_2 => \AccelerometerTimer:TimerUDB:control_2\ ,
        control_1 => \AccelerometerTimer:TimerUDB:control_1\ ,
        control_0 => \AccelerometerTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\AccelerometerTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_354 ,
        cs_addr_1 => \AccelerometerTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \AccelerometerTimer:TimerUDB:per_zero\ ,
        z0_comb => \AccelerometerTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \AccelerometerTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \AccelerometerTimer:TimerUDB:status_2\ ,
        chain_in => \AccelerometerTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \AccelerometerTimer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\WheelTickTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \WheelTickTimer:TimerUDB:control_7\ * 
              \WheelTickTimer:TimerUDB:per_zero\
        );
        Output = \WheelTickTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\WheelTickTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_325 ,
        cs_addr_1 => \WheelTickTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \WheelTickTimer:TimerUDB:per_zero\ ,
        z0_comb => \WheelTickTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \WheelTickTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \WheelTickTimer:TimerUDB:status_2\ ,
        chain_in => \WheelTickTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \WheelTickTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\WheelTickTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_325 ,
        status_3 => \WheelTickTimer:TimerUDB:status_3\ ,
        status_2 => \WheelTickTimer:TimerUDB:status_2\ ,
        status_0 => \WheelTickTimer:TimerUDB:status_tc\ ,
        interrupt => Net_348 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Timer_Isr_BikeIsStopping
        PORT MAP (
            interrupt => Net_348 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =UART_rx_interrupt
        PORT MAP (
            interrupt => Net_46 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\SPI_slave:TxInternalInterrupt\
        PORT MAP (
            interrupt => Net_214 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =isr_bike_stopped
        PORT MAP (
            interrupt => Net_357 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_bikelock
        PORT MAP (
            interrupt => Net_377 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =isr_bike_is_idle
        PORT MAP (
            interrupt => Net_23 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_bike_is_moving
        PORT MAP (
            interrupt => Net_320 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_wheel_tick
        PORT MAP (
            interrupt => Net_318 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =slave_rx_interrupt
        PORT MAP (
            interrupt => Net_30 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =WheelTickPin
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_318 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "c2695c54-d43e-4e15-b0bc-c96e37ecd96e"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = In_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_1(0)__PA ,
        pad => In_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = In_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => In_2(0)__PA ,
        pad => In_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = EA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => EA(0)__PA ,
        pad => EA(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = WheelTickPin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WheelTickPin(0)__PA ,
        pad => WheelTickPin(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Pin_1_ac_idle
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_23 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "7b54db96-7ce2-491a-b6b3-c012db053e43"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_1_ac_idle(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1_ac_idle(0)__PA ,
        pad => Pin_1_ac_idle(0)_PAD );
    Properties:
    {
    }

Port 2 generates interrupt for logical port:
    logicalport: Name =Pin_2_ac_moving
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_320 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "edff8ec0-740e-4ec2-a4a7-2a38b6d7e7f3"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_2_ac_moving(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2_ac_moving(0)__PA ,
        pad => Pin_2_ac_moving(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_pin(0)__PA ,
        pad => LED_pin(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = ss(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ss(0)__PA ,
        fb => Net_3 ,
        pad => ss(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = sclk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => sclk(0)__PA ,
        fb => Net_2 ,
        pad => sclk(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = mosi(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mosi(0)__PA ,
        fb => Net_1 ,
        pad => mosi(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = miso(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => miso(0)__PA ,
        pin_input => Net_24 ,
        pad => miso(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_61 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_56 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \SPI_slave:Net_81\ ,
            dclk_0 => \SPI_slave:Net_81_local\ ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ ,
            dclk_glb_2 => Net_354 ,
            dclk_2 => Net_354_local ,
            dclk_glb_3 => Net_325 ,
            dclk_3 => Net_325_local ,
            dclk_glb_4 => Net_365 ,
            dclk_4 => Net_365_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+------------
   0 |   0 |     * |      NONE |         CMOS_OUT |            In_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |            In_2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |              EA(0) | 
     |   3 |     * |    RISING |     HI_Z_DIGITAL |    WheelTickPin(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   1 |   2 |     * |   FALLING |     HI_Z_DIGITAL |   Pin_1_ac_idle(0) | 
-----+-----+-------+-----------+------------------+--------------------+------------
   2 |   0 |     * |    RISING |     HI_Z_DIGITAL | Pin_2_ac_moving(0) | 
     |   1 |     * |      NONE |    RES_PULL_DOWN |         LED_pin(0) | 
     |   3 |     * |      NONE |     HI_Z_DIGITAL |              ss(0) | FB(Net_3)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |            sclk(0) | FB(Net_2)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |            mosi(0) | FB(Net_1)
     |   6 |     * |      NONE |         CMOS_OUT |            miso(0) | In(Net_24)
-----+-----+-------+-----------+------------------+--------------------+------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |            Rx_1(0) | FB(Net_61)
     |   7 |     * |      NONE |         CMOS_OUT |            Tx_1(0) | In(Net_56)
------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.088ms
Digital Placement phase: Elapsed time ==> 1s.817ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "spi_slave_r.vh2" --pcf-path "spi_slave.pco" --des-name "spi_slave" --dsf-path "spi_slave.dsf" --sdc-path "spi_slave.sdc" --lib-path "spi_slave_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.169ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in spi_slave_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.487ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.552ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.552ms
API generation phase: Elapsed time ==> 1s.520ms
Dependency generation phase: Elapsed time ==> 0s.009ms
Cleanup phase: Elapsed time ==> 0s.000ms
