0.7
2020.2
Nov 18 2020
09:47:47
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sim_1/new/tb_RV32I.sv,1717046814,systemVerilog,,,,tb_RV32I,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/CPU_Core.sv,1717148750,systemVerilog,,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/ControlUnit.sv,,CPU_Core,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/ControlUnit.sv,1717150195,systemVerilog,,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/DataMemory.sv,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/defines.sv,ControlUnit,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/DataMemory.sv,1717136624,systemVerilog,,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/DataPath.sv,,DataMemory,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/DataPath.sv,1717150006,systemVerilog,,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/InstructionMemory.sv,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/defines.sv,DataPath;Register;RegisterFile;adder;alu;extend;mux_2x1;mux_3x1;mux_4x1;mux_5x1,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/InstructionMemory.sv,1717160261,systemVerilog,,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/RV32I.sv,,InstructionMemory,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/RV32I.sv,1717136629,systemVerilog,,D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sim_1/new/tb_RV32I.sv,,RV32I,,uvm,,,,,,
D:/ish/verilog/vivadoWS/240531_RV32I/240531_RV32I.srcs/sources_1/imports/20240530_RISCV_R_Type.srcs/sources_1/new/defines.sv,1717119358,verilog,,,,,,,,,,,,
