

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Sun Oct 22 03:59:54 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.470 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  268435460|  268435460|  2.684 sec|  2.684 sec|  268435461|  268435461|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  |    Trip   |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- L2_L1   |  268435458|  268435458|         4|          1|          1|  268435456|       yes|
        +----------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.67>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%product = alloca i32 1"   --->   Operation 7 'alloca' 'product' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 9 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 11 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_a"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_b"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %res, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %res"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%store_ln6 = store i29 0, i29 %indvar_flatten" [./source/lab4_z1.cpp:6]   --->   Operation 18 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln6 = store i15 0, i15 %j" [./source/lab4_z1.cpp:6]   --->   Operation 19 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln6 = store i15 0, i15 %i" [./source/lab4_z1.cpp:6]   --->   Operation 20 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln6 = store i32 0, i32 %product" [./source/lab4_z1.cpp:6]   --->   Operation 21 'store' 'store_ln6' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln6 = br void" [./source/lab4_z1.cpp:6]   --->   Operation 22 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i29 %indvar_flatten" [./source/lab4_z1.cpp:6]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.42ns)   --->   "%icmp_ln6 = icmp_eq  i29 %indvar_flatten_load, i29 268435456" [./source/lab4_z1.cpp:6]   --->   Operation 24 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.59ns)   --->   "%add_ln6 = add i29 %indvar_flatten_load, i29 1" [./source/lab4_z1.cpp:6]   --->   Operation 25 'add' 'add_ln6' <Predicate = true> <Delay = 2.59> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %icmp_ln6, void %.split2, void" [./source/lab4_z1.cpp:6]   --->   Operation 26 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_load = load i15 %i" [./source/lab4_z1.cpp:9]   --->   Operation 27 'load' 'i_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_load = load i15 %j" [./source/lab4_z1.cpp:6]   --->   Operation 28 'load' 'j_load' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.26ns)   --->   "%icmp_ln9 = icmp_eq  i15 %i_load, i15 16384" [./source/lab4_z1.cpp:9]   --->   Operation 29 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln6)> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.99ns)   --->   "%select_ln6 = select i1 %icmp_ln9, i15 0, i15 %i_load" [./source/lab4_z1.cpp:6]   --->   Operation 30 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.14ns)   --->   "%add_ln6_1 = add i15 %j_load, i15 1" [./source/lab4_z1.cpp:6]   --->   Operation 31 'add' 'add_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln6 = trunc i15 %add_ln6_1" [./source/lab4_z1.cpp:6]   --->   Operation 32 'trunc' 'trunc_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln6_1 = trunc i15 %j_load" [./source/lab4_z1.cpp:6]   --->   Operation 33 'trunc' 'trunc_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.69ns)   --->   "%select_ln6_3 = select i1 %icmp_ln9, i14 %trunc_ln6, i14 %trunc_ln6_1" [./source/lab4_z1.cpp:6]   --->   Operation 34 'select' 'select_ln6_3' <Predicate = (!icmp_ln6)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i14 %select_ln6_3" [./source/lab4_z1.cpp:6]   --->   Operation 35 'zext' 'zext_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_a_addr = getelementptr i32 %in_a, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:7]   --->   Operation 36 'getelementptr' 'in_a_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (3.25ns)   --->   "%in_a_load = load i14 %in_a_addr" [./source/lab4_z1.cpp:6]   --->   Operation 37 'load' 'in_a_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 38 [1/1] (0.99ns)   --->   "%select_ln6_4 = select i1 %icmp_ln9, i15 %add_ln6_1, i15 %j_load" [./source/lab4_z1.cpp:6]   --->   Operation 38 'select' 'select_ln6_4' <Predicate = (!icmp_ln6)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i15 %select_ln6" [./source/lab4_z1.cpp:9]   --->   Operation 39 'zext' 'zext_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_b_addr = getelementptr i32 %in_b, i64 0, i64 %zext_ln9" [./source/lab4_z1.cpp:10]   --->   Operation 40 'getelementptr' 'in_b_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%in_b_load = load i14 %in_b_addr" [./source/lab4_z1.cpp:10]   --->   Operation 41 'load' 'in_b_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_1 : Operation 42 [1/1] (2.14ns)   --->   "%add_ln9 = add i15 %select_ln6, i15 1" [./source/lab4_z1.cpp:9]   --->   Operation 42 'add' 'add_ln9' <Predicate = (!icmp_ln6)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.26ns)   --->   "%icmp_ln9_1 = icmp_eq  i15 %add_ln9, i15 16384" [./source/lab4_z1.cpp:9]   --->   Operation 43 'icmp' 'icmp_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 2.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.26> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9_1, void %ifFalse, void %ifTrue" [./source/lab4_z1.cpp:9]   --->   Operation 44 'br' 'br_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.61ns)   --->   "%store_ln6 = store i29 %add_ln6, i29 %indvar_flatten" [./source/lab4_z1.cpp:6]   --->   Operation 45 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln6 = store i15 %select_ln6_4, i15 %j" [./source/lab4_z1.cpp:6]   --->   Operation 46 'store' 'store_ln6' <Predicate = (!icmp_ln6)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln9 = store i15 %add_ln9, i15 %i" [./source/lab4_z1.cpp:9]   --->   Operation 47 'store' 'store_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%in_a_load = load i14 %in_a_addr" [./source/lab4_z1.cpp:6]   --->   Operation 48 'load' 'in_a_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_2 : Operation 49 [1/2] (3.25ns)   --->   "%in_b_load = load i14 %in_b_addr" [./source/lab4_z1.cpp:10]   --->   Operation 49 'load' 'in_b_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>

State 3 <SV = 2> <Delay = 8.47>
ST_3 : Operation 50 [1/1] (8.47ns)   --->   "%mul_ln10 = mul i32 %in_b_load, i32 %in_a_load" [./source/lab4_z1.cpp:10]   --->   Operation 50 'mul' 'mul_ln10' <Predicate = true> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln14 = ret" [./source/lab4_z1.cpp:14]   --->   Operation 63 'ret' 'ret_ln14' <Predicate = (icmp_ln6)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%product_load = load i32 %product" [./source/lab4_z1.cpp:6]   --->   Operation 51 'load' 'product_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L1_str"   --->   Operation 52 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 268435456, i64 268435456, i64 268435456"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node product_1)   --->   "%select_ln6_1 = select i1 %icmp_ln9, i32 0, i32 %product_load" [./source/lab4_z1.cpp:6]   --->   Operation 54 'select' 'select_ln6_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%specpipeline_ln4 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [./source/lab4_z1.cpp:4]   --->   Operation 55 'specpipeline' 'specpipeline_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [./source/lab4_z1.cpp:4]   --->   Operation 56 'specloopname' 'specloopname_ln4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (2.70ns) (out node of the LUT)   --->   "%product_1 = add i32 %mul_ln10, i32 %select_ln6_1" [./source/lab4_z1.cpp:10]   --->   Operation 57 'add' 'product_1' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln6" [./source/lab4_z1.cpp:12]   --->   Operation 58 'getelementptr' 'res_addr' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln12 = store i32 %product_1, i14 %res_addr" [./source/lab4_z1.cpp:12]   --->   Operation 59 'store' 'store_ln12' <Predicate = (icmp_ln9_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16384> <RAM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln9_1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.61ns)   --->   "%store_ln10 = store i32 %product_1, i32 %product" [./source/lab4_z1.cpp:10]   --->   Operation 61 'store' 'store_ln10' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 7.67ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', ./source/lab4_z1.cpp:9) on local variable 'i' [27]  (0 ns)
	'icmp' operation ('icmp_ln9', ./source/lab4_z1.cpp:9) [31]  (2.27 ns)
	'select' operation ('select_ln6', ./source/lab4_z1.cpp:6) [32]  (0.995 ns)
	'add' operation ('add_ln9', ./source/lab4_z1.cpp:9) [49]  (2.14 ns)
	'icmp' operation ('icmp_ln9_1', ./source/lab4_z1.cpp:9) [50]  (2.27 ns)

 <State 2>: 3.26ns
The critical path consists of the following:
	'load' operation ('in_a_load', ./source/lab4_z1.cpp:6) on array 'in_a' [40]  (3.26 ns)

 <State 3>: 8.47ns
The critical path consists of the following:
	'mul' operation ('mul_ln10', ./source/lab4_z1.cpp:10) [47]  (8.47 ns)

 <State 4>: 5.96ns
The critical path consists of the following:
	'load' operation ('product_load', ./source/lab4_z1.cpp:6) on local variable 'product' [26]  (0 ns)
	'select' operation ('select_ln6_1', ./source/lab4_z1.cpp:6) [33]  (0 ns)
	'add' operation ('product', ./source/lab4_z1.cpp:10) [48]  (2.7 ns)
	'store' operation ('store_ln12', ./source/lab4_z1.cpp:12) of variable 'product', ./source/lab4_z1.cpp:10 on array 'res' [54]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
