0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Basic/Adders_t.v,1696772735,verilog,,,,Adders_t,,,,,,,,
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Basic/Lab2_Adders.v,1696772367,verilog,,C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Code/Basic/Adders_t.v,,AND;Full_Adder;Half_Adder;Majority;NOT;OR,,,,,,,,
C:/Users/wilso/OneDrive/桌面/清華大學/清大課程/大三上/硬體設計與實驗/Lab_2/Vivado/Basic_question_3/Basic_question_3.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
