ARM GAS  /tmp/cclgggi4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_I2C1_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_I2C1_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	MX_I2C1_Init:
  27              	.LFB220:
  28              		.file 1 "Core/Src/i2c.c"
   1:Core/Src/i2c.c **** /* USER CODE BEGIN Header */
   2:Core/Src/i2c.c **** /**
   3:Core/Src/i2c.c ****   ******************************************************************************
   4:Core/Src/i2c.c ****   * @file    i2c.c
   5:Core/Src/i2c.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/i2c.c ****   *          of the I2C instances.
   7:Core/Src/i2c.c ****   ******************************************************************************
   8:Core/Src/i2c.c ****   * @attention
   9:Core/Src/i2c.c ****   *
  10:Core/Src/i2c.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/i2c.c ****   * All rights reserved.
  12:Core/Src/i2c.c ****   *
  13:Core/Src/i2c.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/i2c.c ****   * in the root directory of this software component.
  15:Core/Src/i2c.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/i2c.c ****   *
  17:Core/Src/i2c.c ****   ******************************************************************************
  18:Core/Src/i2c.c ****   */
  19:Core/Src/i2c.c **** /* USER CODE END Header */
  20:Core/Src/i2c.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/i2c.c **** #include "i2c.h"
  22:Core/Src/i2c.c **** 
  23:Core/Src/i2c.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/i2c.c **** 
  25:Core/Src/i2c.c **** /* USER CODE END 0 */
  26:Core/Src/i2c.c **** 
  27:Core/Src/i2c.c **** I2C_HandleTypeDef hi2c1;
  28:Core/Src/i2c.c **** DMA_HandleTypeDef hdma_i2c1_rx;
  29:Core/Src/i2c.c **** 
  30:Core/Src/i2c.c **** /* I2C1 init function */
ARM GAS  /tmp/cclgggi4.s 			page 2


  31:Core/Src/i2c.c **** void MX_I2C1_Init(void)
  32:Core/Src/i2c.c **** {
  29              		.loc 1 32 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 08B5     		push	{r3, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 3, -8
  37              		.cfi_offset 14, -4
  33:Core/Src/i2c.c **** 
  34:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 0 */
  35:Core/Src/i2c.c **** 
  36:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 0 */
  37:Core/Src/i2c.c **** 
  38:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 1 */
  39:Core/Src/i2c.c **** 
  40:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 1 */
  41:Core/Src/i2c.c ****   hi2c1.Instance = I2C1;
  38              		.loc 1 41 3 view .LVU1
  39              		.loc 1 41 18 is_stmt 0 view .LVU2
  40 0002 0B48     		ldr	r0, .L5
  41 0004 0B4B     		ldr	r3, .L5+4
  42 0006 0360     		str	r3, [r0]
  42:Core/Src/i2c.c ****   hi2c1.Init.ClockSpeed = 400000;
  43              		.loc 1 42 3 is_stmt 1 view .LVU3
  44              		.loc 1 42 25 is_stmt 0 view .LVU4
  45 0008 0B4B     		ldr	r3, .L5+8
  46 000a 4360     		str	r3, [r0, #4]
  43:Core/Src/i2c.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  47              		.loc 1 43 3 is_stmt 1 view .LVU5
  48              		.loc 1 43 24 is_stmt 0 view .LVU6
  49 000c 0023     		movs	r3, #0
  50 000e 8360     		str	r3, [r0, #8]
  44:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress1 = 0;
  51              		.loc 1 44 3 is_stmt 1 view .LVU7
  52              		.loc 1 44 26 is_stmt 0 view .LVU8
  53 0010 C360     		str	r3, [r0, #12]
  45:Core/Src/i2c.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  54              		.loc 1 45 3 is_stmt 1 view .LVU9
  55              		.loc 1 45 29 is_stmt 0 view .LVU10
  56 0012 4FF48042 		mov	r2, #16384
  57 0016 0261     		str	r2, [r0, #16]
  46:Core/Src/i2c.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  58              		.loc 1 46 3 is_stmt 1 view .LVU11
  59              		.loc 1 46 30 is_stmt 0 view .LVU12
  60 0018 4361     		str	r3, [r0, #20]
  47:Core/Src/i2c.c ****   hi2c1.Init.OwnAddress2 = 0;
  61              		.loc 1 47 3 is_stmt 1 view .LVU13
  62              		.loc 1 47 26 is_stmt 0 view .LVU14
  63 001a 8361     		str	r3, [r0, #24]
  48:Core/Src/i2c.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  64              		.loc 1 48 3 is_stmt 1 view .LVU15
  65              		.loc 1 48 30 is_stmt 0 view .LVU16
  66 001c C361     		str	r3, [r0, #28]
  49:Core/Src/i2c.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
ARM GAS  /tmp/cclgggi4.s 			page 3


  67              		.loc 1 49 3 is_stmt 1 view .LVU17
  68              		.loc 1 49 28 is_stmt 0 view .LVU18
  69 001e 0362     		str	r3, [r0, #32]
  50:Core/Src/i2c.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  70              		.loc 1 50 3 is_stmt 1 view .LVU19
  71              		.loc 1 50 7 is_stmt 0 view .LVU20
  72 0020 FFF7FEFF 		bl	HAL_I2C_Init
  73              	.LVL0:
  74              		.loc 1 50 6 view .LVU21
  75 0024 00B9     		cbnz	r0, .L4
  76              	.L1:
  51:Core/Src/i2c.c ****   {
  52:Core/Src/i2c.c ****     Error_Handler();
  53:Core/Src/i2c.c ****   }
  54:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_Init 2 */
  55:Core/Src/i2c.c **** 
  56:Core/Src/i2c.c ****   /* USER CODE END I2C1_Init 2 */
  57:Core/Src/i2c.c **** 
  58:Core/Src/i2c.c **** }
  77              		.loc 1 58 1 view .LVU22
  78 0026 08BD     		pop	{r3, pc}
  79              	.L4:
  52:Core/Src/i2c.c ****   }
  80              		.loc 1 52 5 is_stmt 1 view .LVU23
  81 0028 FFF7FEFF 		bl	Error_Handler
  82              	.LVL1:
  83              		.loc 1 58 1 is_stmt 0 view .LVU24
  84 002c FBE7     		b	.L1
  85              	.L6:
  86 002e 00BF     		.align	2
  87              	.L5:
  88 0030 00000000 		.word	.LANCHOR0
  89 0034 00540040 		.word	1073763328
  90 0038 801A0600 		.word	400000
  91              		.cfi_endproc
  92              	.LFE220:
  94              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  95              		.align	1
  96              		.global	HAL_I2C_MspInit
  97              		.syntax unified
  98              		.thumb
  99              		.thumb_func
 100              		.fpu fpv4-sp-d16
 102              	HAL_I2C_MspInit:
 103              	.LVL2:
 104              	.LFB221:
  59:Core/Src/i2c.c **** 
  60:Core/Src/i2c.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
  61:Core/Src/i2c.c **** {
 105              		.loc 1 61 1 is_stmt 1 view -0
 106              		.cfi_startproc
 107              		@ args = 0, pretend = 0, frame = 32
 108              		@ frame_needed = 0, uses_anonymous_args = 0
 109              		.loc 1 61 1 is_stmt 0 view .LVU26
 110 0000 70B5     		push	{r4, r5, r6, lr}
 111              	.LCFI1:
 112              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cclgggi4.s 			page 4


 113              		.cfi_offset 4, -16
 114              		.cfi_offset 5, -12
 115              		.cfi_offset 6, -8
 116              		.cfi_offset 14, -4
 117 0002 88B0     		sub	sp, sp, #32
 118              	.LCFI2:
 119              		.cfi_def_cfa_offset 48
  62:Core/Src/i2c.c **** 
  63:Core/Src/i2c.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 120              		.loc 1 63 3 is_stmt 1 view .LVU27
 121              		.loc 1 63 20 is_stmt 0 view .LVU28
 122 0004 0023     		movs	r3, #0
 123 0006 0393     		str	r3, [sp, #12]
 124 0008 0493     		str	r3, [sp, #16]
 125 000a 0593     		str	r3, [sp, #20]
 126 000c 0693     		str	r3, [sp, #24]
 127 000e 0793     		str	r3, [sp, #28]
  64:Core/Src/i2c.c ****   if(i2cHandle->Instance==I2C1)
 128              		.loc 1 64 3 is_stmt 1 view .LVU29
 129              		.loc 1 64 15 is_stmt 0 view .LVU30
 130 0010 0268     		ldr	r2, [r0]
 131              		.loc 1 64 5 view .LVU31
 132 0012 254B     		ldr	r3, .L13
 133 0014 9A42     		cmp	r2, r3
 134 0016 01D0     		beq	.L11
 135              	.LVL3:
 136              	.L7:
  65:Core/Src/i2c.c ****   {
  66:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  67:Core/Src/i2c.c **** 
  68:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspInit 0 */
  69:Core/Src/i2c.c **** 
  70:Core/Src/i2c.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  71:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
  72:Core/Src/i2c.c ****     PB6     ------> I2C1_SCL
  73:Core/Src/i2c.c ****     PB7     ------> I2C1_SDA
  74:Core/Src/i2c.c ****     */
  75:Core/Src/i2c.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
  76:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
  77:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  78:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  79:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
  80:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  81:Core/Src/i2c.c **** 
  82:Core/Src/i2c.c ****     /* I2C1 clock enable */
  83:Core/Src/i2c.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
  84:Core/Src/i2c.c **** 
  85:Core/Src/i2c.c ****     /* I2C1 DMA Init */
  86:Core/Src/i2c.c ****     /* I2C1_RX Init */
  87:Core/Src/i2c.c ****     hdma_i2c1_rx.Instance = DMA1_Stream0;
  88:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
  89:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
  90:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
  91:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
  92:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  93:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  94:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
ARM GAS  /tmp/cclgggi4.s 			page 5


  95:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
  96:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
  97:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
  98:Core/Src/i2c.c ****     {
  99:Core/Src/i2c.c ****       Error_Handler();
 100:Core/Src/i2c.c ****     }
 101:Core/Src/i2c.c **** 
 102:Core/Src/i2c.c ****     __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 103:Core/Src/i2c.c **** 
 104:Core/Src/i2c.c ****     /* I2C1 interrupt Init */
 105:Core/Src/i2c.c ****     HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 106:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 107:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 108:Core/Src/i2c.c **** 
 109:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspInit 1 */
 110:Core/Src/i2c.c ****   }
 111:Core/Src/i2c.c **** }
 137              		.loc 1 111 1 view .LVU32
 138 0018 08B0     		add	sp, sp, #32
 139              	.LCFI3:
 140              		.cfi_remember_state
 141              		.cfi_def_cfa_offset 16
 142              		@ sp needed
 143 001a 70BD     		pop	{r4, r5, r6, pc}
 144              	.LVL4:
 145              	.L11:
 146              	.LCFI4:
 147              		.cfi_restore_state
 148              		.loc 1 111 1 view .LVU33
 149 001c 0446     		mov	r4, r0
  70:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 150              		.loc 1 70 5 is_stmt 1 view .LVU34
 151              	.LBB2:
  70:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 152              		.loc 1 70 5 view .LVU35
 153 001e 0025     		movs	r5, #0
 154 0020 0195     		str	r5, [sp, #4]
  70:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 155              		.loc 1 70 5 view .LVU36
 156 0022 224E     		ldr	r6, .L13+4
 157 0024 336B     		ldr	r3, [r6, #48]
 158 0026 43F00203 		orr	r3, r3, #2
 159 002a 3363     		str	r3, [r6, #48]
  70:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 160              		.loc 1 70 5 view .LVU37
 161 002c 336B     		ldr	r3, [r6, #48]
 162 002e 03F00203 		and	r3, r3, #2
 163 0032 0193     		str	r3, [sp, #4]
  70:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 164              		.loc 1 70 5 view .LVU38
 165 0034 019B     		ldr	r3, [sp, #4]
 166              	.LBE2:
  70:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 167              		.loc 1 70 5 view .LVU39
  75:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 168              		.loc 1 75 5 view .LVU40
  75:Core/Src/i2c.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
ARM GAS  /tmp/cclgggi4.s 			page 6


 169              		.loc 1 75 25 is_stmt 0 view .LVU41
 170 0036 C023     		movs	r3, #192
 171 0038 0393     		str	r3, [sp, #12]
  76:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 76 5 is_stmt 1 view .LVU42
  76:Core/Src/i2c.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 76 26 is_stmt 0 view .LVU43
 174 003a 1223     		movs	r3, #18
 175 003c 0493     		str	r3, [sp, #16]
  77:Core/Src/i2c.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 176              		.loc 1 77 5 is_stmt 1 view .LVU44
  78:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 177              		.loc 1 78 5 view .LVU45
  78:Core/Src/i2c.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 178              		.loc 1 78 27 is_stmt 0 view .LVU46
 179 003e 0323     		movs	r3, #3
 180 0040 0693     		str	r3, [sp, #24]
  79:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 181              		.loc 1 79 5 is_stmt 1 view .LVU47
  79:Core/Src/i2c.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 182              		.loc 1 79 31 is_stmt 0 view .LVU48
 183 0042 0423     		movs	r3, #4
 184 0044 0793     		str	r3, [sp, #28]
  80:Core/Src/i2c.c **** 
 185              		.loc 1 80 5 is_stmt 1 view .LVU49
 186 0046 03A9     		add	r1, sp, #12
 187 0048 1948     		ldr	r0, .L13+8
 188              	.LVL5:
  80:Core/Src/i2c.c **** 
 189              		.loc 1 80 5 is_stmt 0 view .LVU50
 190 004a FFF7FEFF 		bl	HAL_GPIO_Init
 191              	.LVL6:
  83:Core/Src/i2c.c **** 
 192              		.loc 1 83 5 is_stmt 1 view .LVU51
 193              	.LBB3:
  83:Core/Src/i2c.c **** 
 194              		.loc 1 83 5 view .LVU52
 195 004e 0295     		str	r5, [sp, #8]
  83:Core/Src/i2c.c **** 
 196              		.loc 1 83 5 view .LVU53
 197 0050 336C     		ldr	r3, [r6, #64]
 198 0052 43F40013 		orr	r3, r3, #2097152
 199 0056 3364     		str	r3, [r6, #64]
  83:Core/Src/i2c.c **** 
 200              		.loc 1 83 5 view .LVU54
 201 0058 336C     		ldr	r3, [r6, #64]
 202 005a 03F40013 		and	r3, r3, #2097152
 203 005e 0293     		str	r3, [sp, #8]
  83:Core/Src/i2c.c **** 
 204              		.loc 1 83 5 view .LVU55
 205 0060 029B     		ldr	r3, [sp, #8]
 206              	.LBE3:
  83:Core/Src/i2c.c **** 
 207              		.loc 1 83 5 view .LVU56
  87:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 208              		.loc 1 87 5 view .LVU57
  87:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
ARM GAS  /tmp/cclgggi4.s 			page 7


 209              		.loc 1 87 27 is_stmt 0 view .LVU58
 210 0062 1448     		ldr	r0, .L13+12
 211 0064 144B     		ldr	r3, .L13+16
 212 0066 0360     		str	r3, [r0]
  88:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 213              		.loc 1 88 5 is_stmt 1 view .LVU59
  88:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 214              		.loc 1 88 31 is_stmt 0 view .LVU60
 215 0068 4FF00073 		mov	r3, #33554432
 216 006c 4360     		str	r3, [r0, #4]
  89:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 217              		.loc 1 89 5 is_stmt 1 view .LVU61
  89:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 218              		.loc 1 89 33 is_stmt 0 view .LVU62
 219 006e 8560     		str	r5, [r0, #8]
  90:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 220              		.loc 1 90 5 is_stmt 1 view .LVU63
  90:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 221              		.loc 1 90 33 is_stmt 0 view .LVU64
 222 0070 C560     		str	r5, [r0, #12]
  91:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 223              		.loc 1 91 5 is_stmt 1 view .LVU65
  91:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 224              		.loc 1 91 30 is_stmt 0 view .LVU66
 225 0072 4FF48063 		mov	r3, #1024
 226 0076 0361     		str	r3, [r0, #16]
  92:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 227              		.loc 1 92 5 is_stmt 1 view .LVU67
  92:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 228              		.loc 1 92 43 is_stmt 0 view .LVU68
 229 0078 4561     		str	r5, [r0, #20]
  93:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 230              		.loc 1 93 5 is_stmt 1 view .LVU69
  93:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 231              		.loc 1 93 40 is_stmt 0 view .LVU70
 232 007a 8561     		str	r5, [r0, #24]
  94:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 233              		.loc 1 94 5 is_stmt 1 view .LVU71
  94:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 234              		.loc 1 94 28 is_stmt 0 view .LVU72
 235 007c C561     		str	r5, [r0, #28]
  95:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 236              		.loc 1 95 5 is_stmt 1 view .LVU73
  95:Core/Src/i2c.c ****     hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 237              		.loc 1 95 32 is_stmt 0 view .LVU74
 238 007e 0562     		str	r5, [r0, #32]
  96:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 239              		.loc 1 96 5 is_stmt 1 view .LVU75
  96:Core/Src/i2c.c ****     if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 240              		.loc 1 96 32 is_stmt 0 view .LVU76
 241 0080 4562     		str	r5, [r0, #36]
  97:Core/Src/i2c.c ****     {
 242              		.loc 1 97 5 is_stmt 1 view .LVU77
  97:Core/Src/i2c.c ****     {
 243              		.loc 1 97 9 is_stmt 0 view .LVU78
 244 0082 FFF7FEFF 		bl	HAL_DMA_Init
 245              	.LVL7:
ARM GAS  /tmp/cclgggi4.s 			page 8


  97:Core/Src/i2c.c ****     {
 246              		.loc 1 97 8 view .LVU79
 247 0086 58B9     		cbnz	r0, .L12
 248              	.L9:
 102:Core/Src/i2c.c **** 
 249              		.loc 1 102 5 is_stmt 1 view .LVU80
 102:Core/Src/i2c.c **** 
 250              		.loc 1 102 5 view .LVU81
 251 0088 0A4B     		ldr	r3, .L13+12
 252 008a A363     		str	r3, [r4, #56]
 102:Core/Src/i2c.c **** 
 253              		.loc 1 102 5 view .LVU82
 254 008c 9C63     		str	r4, [r3, #56]
 102:Core/Src/i2c.c **** 
 255              		.loc 1 102 5 view .LVU83
 105:Core/Src/i2c.c ****     HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 256              		.loc 1 105 5 view .LVU84
 257 008e 0022     		movs	r2, #0
 258 0090 1146     		mov	r1, r2
 259 0092 1F20     		movs	r0, #31
 260 0094 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 261              	.LVL8:
 106:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 262              		.loc 1 106 5 view .LVU85
 263 0098 1F20     		movs	r0, #31
 264 009a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 265              	.LVL9:
 266              		.loc 1 111 1 is_stmt 0 view .LVU86
 267 009e BBE7     		b	.L7
 268              	.L12:
  99:Core/Src/i2c.c ****     }
 269              		.loc 1 99 7 is_stmt 1 view .LVU87
 270 00a0 FFF7FEFF 		bl	Error_Handler
 271              	.LVL10:
 272 00a4 F0E7     		b	.L9
 273              	.L14:
 274 00a6 00BF     		.align	2
 275              	.L13:
 276 00a8 00540040 		.word	1073763328
 277 00ac 00380240 		.word	1073887232
 278 00b0 00040240 		.word	1073873920
 279 00b4 00000000 		.word	.LANCHOR1
 280 00b8 10600240 		.word	1073897488
 281              		.cfi_endproc
 282              	.LFE221:
 284              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 285              		.align	1
 286              		.global	HAL_I2C_MspDeInit
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu fpv4-sp-d16
 292              	HAL_I2C_MspDeInit:
 293              	.LVL11:
 294              	.LFB222:
 112:Core/Src/i2c.c **** 
 113:Core/Src/i2c.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
ARM GAS  /tmp/cclgggi4.s 			page 9


 114:Core/Src/i2c.c **** {
 295              		.loc 1 114 1 view -0
 296              		.cfi_startproc
 297              		@ args = 0, pretend = 0, frame = 0
 298              		@ frame_needed = 0, uses_anonymous_args = 0
 299              		.loc 1 114 1 is_stmt 0 view .LVU89
 300 0000 38B5     		push	{r3, r4, r5, lr}
 301              	.LCFI5:
 302              		.cfi_def_cfa_offset 16
 303              		.cfi_offset 3, -16
 304              		.cfi_offset 4, -12
 305              		.cfi_offset 5, -8
 306              		.cfi_offset 14, -4
 115:Core/Src/i2c.c **** 
 116:Core/Src/i2c.c ****   if(i2cHandle->Instance==I2C1)
 307              		.loc 1 116 3 is_stmt 1 view .LVU90
 308              		.loc 1 116 15 is_stmt 0 view .LVU91
 309 0002 0268     		ldr	r2, [r0]
 310              		.loc 1 116 5 view .LVU92
 311 0004 0C4B     		ldr	r3, .L19
 312 0006 9A42     		cmp	r2, r3
 313 0008 00D0     		beq	.L18
 314              	.LVL12:
 315              	.L15:
 117:Core/Src/i2c.c ****   {
 118:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 119:Core/Src/i2c.c **** 
 120:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 121:Core/Src/i2c.c ****     /* Peripheral clock disable */
 122:Core/Src/i2c.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 123:Core/Src/i2c.c **** 
 124:Core/Src/i2c.c ****     /**I2C1 GPIO Configuration
 125:Core/Src/i2c.c ****     PB6     ------> I2C1_SCL
 126:Core/Src/i2c.c ****     PB7     ------> I2C1_SDA
 127:Core/Src/i2c.c ****     */
 128:Core/Src/i2c.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 129:Core/Src/i2c.c **** 
 130:Core/Src/i2c.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 131:Core/Src/i2c.c **** 
 132:Core/Src/i2c.c ****     /* I2C1 DMA DeInit */
 133:Core/Src/i2c.c ****     HAL_DMA_DeInit(i2cHandle->hdmarx);
 134:Core/Src/i2c.c **** 
 135:Core/Src/i2c.c ****     /* I2C1 interrupt Deinit */
 136:Core/Src/i2c.c ****     HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 137:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 138:Core/Src/i2c.c **** 
 139:Core/Src/i2c.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 140:Core/Src/i2c.c ****   }
 141:Core/Src/i2c.c **** }
 316              		.loc 1 141 1 view .LVU93
 317 000a 38BD     		pop	{r3, r4, r5, pc}
 318              	.LVL13:
 319              	.L18:
 320              		.loc 1 141 1 view .LVU94
 321 000c 0446     		mov	r4, r0
 122:Core/Src/i2c.c **** 
 322              		.loc 1 122 5 is_stmt 1 view .LVU95
ARM GAS  /tmp/cclgggi4.s 			page 10


 323 000e 0B4A     		ldr	r2, .L19+4
 324 0010 136C     		ldr	r3, [r2, #64]
 325 0012 23F40013 		bic	r3, r3, #2097152
 326 0016 1364     		str	r3, [r2, #64]
 128:Core/Src/i2c.c **** 
 327              		.loc 1 128 5 view .LVU96
 328 0018 094D     		ldr	r5, .L19+8
 329 001a 4021     		movs	r1, #64
 330 001c 2846     		mov	r0, r5
 331              	.LVL14:
 128:Core/Src/i2c.c **** 
 332              		.loc 1 128 5 is_stmt 0 view .LVU97
 333 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 334              	.LVL15:
 130:Core/Src/i2c.c **** 
 335              		.loc 1 130 5 is_stmt 1 view .LVU98
 336 0022 8021     		movs	r1, #128
 337 0024 2846     		mov	r0, r5
 338 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 339              	.LVL16:
 133:Core/Src/i2c.c **** 
 340              		.loc 1 133 5 view .LVU99
 341 002a A06B     		ldr	r0, [r4, #56]
 342 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 343              	.LVL17:
 136:Core/Src/i2c.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 344              		.loc 1 136 5 view .LVU100
 345 0030 1F20     		movs	r0, #31
 346 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 347              	.LVL18:
 348              		.loc 1 141 1 is_stmt 0 view .LVU101
 349 0036 E8E7     		b	.L15
 350              	.L20:
 351              		.align	2
 352              	.L19:
 353 0038 00540040 		.word	1073763328
 354 003c 00380240 		.word	1073887232
 355 0040 00040240 		.word	1073873920
 356              		.cfi_endproc
 357              	.LFE222:
 359              		.global	hdma_i2c1_rx
 360              		.global	hi2c1
 361              		.section	.bss.hdma_i2c1_rx,"aw",%nobits
 362              		.align	2
 363              		.set	.LANCHOR1,. + 0
 366              	hdma_i2c1_rx:
 367 0000 00000000 		.space	96
 367      00000000 
 367      00000000 
 367      00000000 
 367      00000000 
 368              		.section	.bss.hi2c1,"aw",%nobits
 369              		.align	2
 370              		.set	.LANCHOR0,. + 0
 373              	hi2c1:
 374 0000 00000000 		.space	84
 374      00000000 
ARM GAS  /tmp/cclgggi4.s 			page 11


 374      00000000 
 374      00000000 
 374      00000000 
 375              		.text
 376              	.Letext0:
 377              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 378              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 379              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 380              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 381              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 382              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 383              		.file 8 "Core/Inc/i2c.h"
 384              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 385              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/cclgggi4.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 i2c.c
     /tmp/cclgggi4.s:18     .text.MX_I2C1_Init:0000000000000000 $t
     /tmp/cclgggi4.s:26     .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
     /tmp/cclgggi4.s:88     .text.MX_I2C1_Init:0000000000000030 $d
     /tmp/cclgggi4.s:95     .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/cclgggi4.s:102    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/cclgggi4.s:276    .text.HAL_I2C_MspInit:00000000000000a8 $d
     /tmp/cclgggi4.s:285    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/cclgggi4.s:292    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/cclgggi4.s:353    .text.HAL_I2C_MspDeInit:0000000000000038 $d
     /tmp/cclgggi4.s:366    .bss.hdma_i2c1_rx:0000000000000000 hdma_i2c1_rx
     /tmp/cclgggi4.s:373    .bss.hi2c1:0000000000000000 hi2c1
     /tmp/cclgggi4.s:362    .bss.hdma_i2c1_rx:0000000000000000 $d
     /tmp/cclgggi4.s:369    .bss.hi2c1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_I2C_Init
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
