

================================================================
== Vitis HLS Report for 'stencil3d_Pipeline_row_bound_height_row_bound_col'
================================================================
* Date:           Mon Oct  6 00:17:22 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.465 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1802|     1802|  18.020 us|  18.020 us|  1802|  1802|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- row_bound_height_row_bound_col  |     1800|     1800|         3|          2|          1|   900|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3039|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      18|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     103|    -|
|Register         |        -|     -|     130|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     130|    3160|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------------+---------+----+---+----+-----+
    |      Instance     |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------+---------------+---------+----+---+----+-----+
    |mux_21_32_1_1_U15  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    |mux_21_32_1_1_U16  |mux_21_32_1_1  |        0|   0|  0|   9|    0|
    +-------------------+---------------+---------+----+---+----+-----+
    |Total              |               |        0|   0|  0|  18|    0|
    +-------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln27_1_fu_224_p2     |         +|   0|  0|   13|           5|           1|
    |add_ln27_fu_198_p2       |         +|   0|  0|   17|          10|           1|
    |add_ln28_fu_381_p2       |         +|   0|  0|   13|           5|           1|
    |and_ln29_1_fu_406_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln29_fu_443_p2       |       and|   0|  0|   64|          64|          64|
    |and_ln30_1_fu_480_p2     |       and|   0|  0|   64|          64|          64|
    |and_ln30_fu_517_p2       |       and|   0|  0|   64|          64|          64|
    |icmp_ln27_fu_192_p2      |      icmp|   0|  0|   11|          10|           8|
    |icmp_ln28_fu_210_p2      |      icmp|   0|  0|    9|           5|           2|
    |lshr_ln29_1_fu_325_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln29_fu_311_p2      |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln30_1_fu_362_p2    |      lshr|   0|  0|  182|          64|          64|
    |lshr_ln30_fu_348_p2      |      lshr|   0|  0|  182|          64|          64|
    |or_ln30_fu_276_p2        |        or|   0|  0|   12|          12|           4|
    |sol_0_d0                 |        or|   0|  0|   64|          64|          64|
    |sol_0_d1                 |        or|   0|  0|   64|          64|          64|
    |sol_1_d0                 |        or|   0|  0|   64|          64|          64|
    |sol_1_d1                 |        or|   0|  0|   64|          64|          64|
    |select_ln27_1_fu_230_p3  |    select|   0|  0|    5|           1|           5|
    |select_ln27_fu_216_p3    |    select|   0|  0|    5|           1|           1|
    |shl_ln29_1_fu_452_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln29_2_fu_394_p2     |       shl|   0|  0|  182|          32|          64|
    |shl_ln29_3_fu_415_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln29_fu_431_p2       |       shl|   0|  0|  182|          32|          64|
    |shl_ln30_1_fu_526_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln30_2_fu_468_p2     |       shl|   0|  0|  182|          32|          64|
    |shl_ln30_3_fu_489_p2     |       shl|   0|  0|  182|          64|          64|
    |shl_ln30_fu_505_p2       |       shl|   0|  0|  182|          32|          64|
    |ap_enable_pp0            |       xor|   0|  0|    2|           1|           2|
    |xor_ln29_1_fu_400_p2     |       xor|   0|  0|   64|          64|           2|
    |xor_ln29_fu_437_p2       |       xor|   0|  0|   64|          64|           2|
    |xor_ln30_1_fu_474_p2     |       xor|   0|  0|   64|          64|           2|
    |xor_ln30_fu_511_p2       |       xor|   0|  0|   64|          64|           2|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 3039|        1458|        1313|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  13|          3|    1|          3|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_load                |   9|          2|    5|         10|
    |i_fu_70                                |   9|          2|    5|         10|
    |indvar_flatten6_fu_74                  |   9|          2|   10|         20|
    |j_fu_66                                |   9|          2|    5|         10|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 103|         23|   45|         91|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |and_ln2_reg_620              |   1|   0|    6|          5|
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_fu_70                      |   5|   0|    5|          0|
    |icmp_ln27_reg_560            |   1|   0|    1|          0|
    |indvar_flatten6_fu_74        |  10|   0|   10|          0|
    |j_fu_66                      |   5|   0|    5|          0|
    |select_ln27_reg_564          |   5|   0|    5|          0|
    |sol_0_addr_1_reg_610         |   8|   0|   12|          4|
    |sol_0_addr_reg_590           |   8|   0|   12|          4|
    |sol_1_addr_1_reg_615         |   8|   0|   12|          4|
    |sol_1_addr_reg_595           |   8|   0|   12|          4|
    |tmp_1_reg_575                |   1|   0|    1|          0|
    |tmp_2_reg_634                |  32|   0|   32|          0|
    |tmp_reg_569                  |   1|   0|    1|          0|
    |tmp_s_reg_628                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 130|   0|  151|         21|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  stencil3d_Pipeline_row_bound_height_row_bound_col|  return value|
|sol_0_address0   |  out|   12|   ap_memory|                                              sol_0|         array|
|sol_0_ce0        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_we0        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_d0         |  out|   64|   ap_memory|                                              sol_0|         array|
|sol_0_q0         |   in|   64|   ap_memory|                                              sol_0|         array|
|sol_0_address1   |  out|   12|   ap_memory|                                              sol_0|         array|
|sol_0_ce1        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_we1        |  out|    1|   ap_memory|                                              sol_0|         array|
|sol_0_d1         |  out|   64|   ap_memory|                                              sol_0|         array|
|sol_0_q1         |   in|   64|   ap_memory|                                              sol_0|         array|
|orig_0_address0  |  out|   12|   ap_memory|                                             orig_0|         array|
|orig_0_ce0       |  out|    1|   ap_memory|                                             orig_0|         array|
|orig_0_q0        |   in|   64|   ap_memory|                                             orig_0|         array|
|orig_0_address1  |  out|   12|   ap_memory|                                             orig_0|         array|
|orig_0_ce1       |  out|    1|   ap_memory|                                             orig_0|         array|
|orig_0_q1        |   in|   64|   ap_memory|                                             orig_0|         array|
|orig_1_address0  |  out|   12|   ap_memory|                                             orig_1|         array|
|orig_1_ce0       |  out|    1|   ap_memory|                                             orig_1|         array|
|orig_1_q0        |   in|   64|   ap_memory|                                             orig_1|         array|
|orig_1_address1  |  out|   12|   ap_memory|                                             orig_1|         array|
|orig_1_ce1       |  out|    1|   ap_memory|                                             orig_1|         array|
|orig_1_q1        |   in|   64|   ap_memory|                                             orig_1|         array|
|sol_1_address0   |  out|   12|   ap_memory|                                              sol_1|         array|
|sol_1_ce0        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_we0        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_d0         |  out|   64|   ap_memory|                                              sol_1|         array|
|sol_1_q0         |   in|   64|   ap_memory|                                              sol_1|         array|
|sol_1_address1   |  out|   12|   ap_memory|                                              sol_1|         array|
|sol_1_ce1        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_we1        |  out|    1|   ap_memory|                                              sol_1|         array|
|sol_1_d1         |  out|   64|   ap_memory|                                              sol_1|         array|
|sol_1_q1         |   in|   64|   ap_memory|                                              sol_1|         array|
+-----------------+-----+-----+------------+---------------------------------------------------+--------------+

