// Seed: 2316261543
module module_0;
  logic [-1 : 1] id_1;
  ;
endmodule
module module_0 (
    input  wire  id_0,
    input  uwire id_1,
    input  uwire id_2,
    input  uwire id_3,
    output tri0  id_4,
    input  tri1  id_5,
    output tri0  id_6,
    input  uwire id_7,
    input  wor   id_8,
    input  tri0  id_9,
    input  wor   id_10
    , id_12
);
  wire id_13;
  ;
  assign id_12 = module_1;
  always @(-1'b0 or id_7) begin : LABEL_0
    id_12 <= id_8;
  end
  module_0 modCall_1 ();
endmodule
