// Seed: 1537729746
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2,
    output wand id_3,
    input wor id_4,
    input wor id_5,
    output tri1 id_6,
    output wire id_7,
    output wire id_8,
    input tri1 id_9,
    input tri id_10,
    output supply1 id_11,
    input tri0 id_12,
    input supply0 id_13,
    output tri id_14,
    input wor id_15
);
  wire id_17;
endmodule
module module_1 #(
    parameter id_2 = 32'd27
) (
    input supply1 id_0,
    input tri id_1,
    input tri0 _id_2,
    output tri1 id_3
);
  wire id_5;
  logic [id_2 : id_2] id_6;
  logic id_7;
  ;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_0
  );
  assign modCall_1.id_6 = 0;
endmodule
