Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Wed Feb 19 08:29:23 2020
| Host         : ssg0 running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.275        0.000                      0                32307        0.021        0.000                      0                32285        3.000        0.000                       0                 13672  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                     ------------       ----------      --------------
clk_fpga_0                                                                {0.000 5.000}      10.000          100.000         
system_i/clk_wiz_25M/inst/clk_in1                                         {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_25M_0                                           {0.000 20.347}     40.693          24.574          
  clkfbout_system_clk_wiz_25M_0                                           {0.000 25.000}     50.000          20.000          
  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q    {0.000 20.000}     40.000          25.000          
  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {0.000 40.000}     80.000          12.500          
system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                    {0.000 16.666}     33.333          30.000          
system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                  {0.000 16.666}     33.333          30.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                      0.275        0.000                      0                31154        0.021        0.000                      0                31154        3.750        0.000                       0                 12850  
system_i/clk_wiz_25M/inst/clk_in1                                                                                                                                                                                           3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_25M_0                                                36.073        0.000                      0                  301        0.119        0.000                      0                  301       19.367        0.000                       0                   192  
  clkfbout_system_clk_wiz_25M_0                                                                                                                                                                                            47.845        0.000                       0                     3  
  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q         14.313        0.000                      0                  606        0.117        0.000                      0                  606       19.020        0.000                       0                   504  
  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       32.627        0.000                      0                  125        0.263        0.000                      0                  125       39.500        0.000                       0                   117  
system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK                         11.005        0.000                      0                  607        0.117        0.000                      0                  607       15.686        0.000                       0                   506  
system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                        9.320        0.000                      0                  125        0.263        0.000                      0                  125       16.166        0.000                       0                   118  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_25M_0  clk_fpga_0                          39.316        0.000                      0                   11                                                                        
clk_fpga_0                     clk_out1_system_clk_wiz_25M_0        8.560        0.000                      0                   11                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                              From Clock                                                              To Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                              ----------                                                              --------                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                       clk_fpga_0                                                              clk_fpga_0                                                                    6.170        0.000                      0                   96        0.481        0.000                      0                   96  
**async_default**                                                       system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q       37.413        0.000                      0                    2       40.744        0.000                      0                    2  
**async_default**                                                       system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                     14.106        0.000                      0                    2       17.436        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.837ns (30.640%)  route 6.422ns (69.360%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 13.396 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.541    13.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X2Y17          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.546    13.396    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X2Y17          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.397    13.793    
                         clock uncertainty           -0.154    13.639    
    SLICE_X2Y17          FDRE (Setup_fdre_C_CE)      -0.205    13.434    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 2.837ns (30.640%)  route 6.422ns (69.360%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.396ns = ( 13.396 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.541    13.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X2Y17          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.546    13.396    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X2Y17          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]/C
                         clock pessimism              0.397    13.793    
                         clock uncertainty           -0.154    13.639    
    SLICE_X2Y17          FDRE (Setup_fdre_C_CE)      -0.205    13.434    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]
  -------------------------------------------------------------------
                         required time                         13.434    
                         arrival time                         -13.159    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.837ns (30.801%)  route 6.374ns (69.199%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.493    13.110    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.547    13.397    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]/C
                         clock pessimism              0.397    13.794    
                         clock uncertainty           -0.154    13.640    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    13.435    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.837ns (30.801%)  route 6.374ns (69.199%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.493    13.110    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X3Y16          FDSE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.547    13.397    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y16          FDSE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[1]/C
                         clock pessimism              0.397    13.794    
                         clock uncertainty           -0.154    13.640    
    SLICE_X3Y16          FDSE (Setup_fdse_C_CE)      -0.205    13.435    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.last_rr_hot_reg[1]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.837ns (30.801%)  route 6.374ns (69.199%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.493    13.110    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.547    13.397    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.397    13.794    
                         clock uncertainty           -0.154    13.640    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    13.435    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.837ns (30.801%)  route 6.374ns (69.199%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.493    13.110    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.547    13.397    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.397    13.794    
                         clock uncertainty           -0.154    13.640    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    13.435    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.837ns (30.801%)  route 6.374ns (69.199%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.493    13.110    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.547    13.397    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.397    13.794    
                         clock uncertainty           -0.154    13.640    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    13.435    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 2.837ns (30.801%)  route 6.374ns (69.199%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.397ns = ( 13.397 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.493    13.110    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.547    13.397    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X3Y16          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.397    13.794    
                         clock uncertainty           -0.154    13.640    
    SLICE_X3Y16          FDRE (Setup_fdre_C_CE)      -0.205    13.435    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         13.435    
                         arrival time                         -13.110    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.345ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.427ns  (logic 2.961ns (31.410%)  route 6.466ns (68.590%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.398ns = ( 13.398 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.768     3.900    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWID[0])
                                                      1.453     5.353 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0AWID[0]
                         net (fo=17, routed)          1.897     7.249    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/s_axi_awid[0]
    SLICE_X7Y32          LUT6 (Prop_lut6_I0_O)        0.124     7.373 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0/O
                         net (fo=1, routed)           0.000     7.373    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[18]_i_9__0_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.905 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target_reg[18]_i_5/CO[3]
                         net (fo=2, routed)           1.254     9.159    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_20
    SLICE_X5Y30          LUT5 (Prop_lut5_I4_O)        0.153     9.312 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.active_target[58]_i_10__0/O
                         net (fo=3, routed)           1.015    10.327    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.aid_match_2
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.327    10.654 f  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_arbiter.m_grant_enc_i[0]_i_16__0/O
                         net (fo=2, routed)           0.938    11.592    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt_reg[19]
    SLICE_X3Y26          LUT6 (Prop_lut6_I1_O)        0.124    11.716 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_arbiter.m_grant_enc_i[0]_i_4__0/O
                         net (fo=1, routed)           0.777    12.494    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/st_aa_awvalid_qual[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.124    12.618 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_grant_enc_i[0]_i_1/O
                         net (fo=9, routed)           0.585    13.202    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot
    SLICE_X2Y15          LUT4 (Prop_lut4_I1_O)        0.124    13.326 r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[0]_i_1/O
                         net (fo=1, routed)           0.000    13.326    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[0]_i_1_n_0
    SLICE_X2Y15          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.548    13.398    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X2Y15          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]/C
                         clock pessimism              0.397    13.795    
                         clock uncertainty           -0.154    13.641    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.031    13.672    system_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot_reg[0]
  -------------------------------------------------------------------
                         required time                         13.672    
                         arrival time                         -13.326    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.941ns  (logic 0.456ns (5.100%)  route 8.485ns (94.900%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.399ns = ( 13.399 - 10.000 ) 
    Source Clock Delay      (SCD):    3.868ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.736     3.868    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/clka
    SLICE_X36Y59         FDRE                                         r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.456     4.324 r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=33, routed)          8.485    12.809    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/ram_rstram_a
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMARSTRAM
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.549    13.399    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.282    13.681    
                         clock uncertainty           -0.154    13.527    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_RSTRAMARSTRAM)
                                                     -0.359    13.168    system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         13.168    
                         arrival time                         -12.809    
  -------------------------------------------------------------------
                         slack                                  0.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.142%)  route 0.210ns (59.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.859ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.552     1.471    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X21Y85         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y85         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2]/Q
                         net (fo=1, routed)           0.210     1.823    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_i[2]
    SLICE_X22Y87         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.821     1.859    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X22Y87         FDRE                                         r  system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]/C
                         clock pessimism             -0.123     1.736    
    SLICE_X22Y87         FDRE (Hold_fdre_C_D)         0.066     1.802    system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.148ns (42.306%)  route 0.202ns (57.694%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.549     1.468    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X24Y24         FDRE                                         r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y24         FDRE (Prop_fdre_C_Q)         0.148     1.616 r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/Q
                         net (fo=1, routed)           0.202     1.818    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[1]
    SLICE_X20Y24         SRLC32E                                      r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.816     1.854    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X20Y24         SRLC32E                                      r  system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.123     1.731    
    SLICE_X20Y24         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     1.793    system_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.278%)  route 0.199ns (51.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.857ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.553     1.472    system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X21Y20         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y20         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[3]/Q
                         net (fo=1, routed)           0.199     1.813    system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[3]
    SLICE_X22Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.858 r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[3]_i_1/O
                         net (fo=1, routed)           0.000     1.858    system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[3]
    SLICE_X22Y20         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.819     1.857    system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X22Y20         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.123     1.734    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.092     1.826    system_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.697%)  route 0.223ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.561     1.480    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X21Y42         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg[26]/Q
                         net (fo=1, routed)           0.223     1.845    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_instr_reg_n_0_[26]
    SLICE_X22Y38         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.828     1.866    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X22Y38         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[26]/C
                         clock pessimism             -0.123     1.743    
    SLICE_X22Y38         FDRE (Hold_fdre_C_D)         0.066     1.809    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_instr_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.114%)  route 0.229ns (61.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.582     1.501    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/s00_axi_aclk
    SLICE_X3Y50          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status_reg[2]/Q
                         net (fo=1, routed)           0.229     1.871    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/D[10]
    SLICE_X1Y44          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.853     1.891    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y44          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism             -0.118     1.773    
    SLICE_X1Y44          FDRE (Hold_fdre_C_D)         0.057     1.830    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.830    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_resp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.900%)  route 0.227ns (58.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.582     1.501    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/s00_axi_aclk
    SLICE_X4Y51          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_resp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.665 r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_resp_reg[0]/Q
                         net (fo=1, routed)           0.227     1.893    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/D[0]
    SLICE_X4Y47          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.856     1.894    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X4Y47          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.118     1.776    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.075     1.851    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.141ns (37.380%)  route 0.236ns (62.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.891ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.582     1.501    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/s00_axi_aclk
    SLICE_X3Y50          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S01_AXI_inst/o_cr_status_reg[0]/Q
                         net (fo=1, routed)           0.236     1.879    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/D[8]
    SLICE_X0Y46          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.853     1.891    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X0Y46          FDRE                                         r  system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism             -0.118     1.773    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.063     1.836    system_i/birdwtch_iface_0/inst/birdwtch_inst/birdwtch_iface_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_hold_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_hold_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.069%)  route 0.239ns (62.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.557     1.476    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X22Y51         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_hold_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y51         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_hold_i_reg[6]/Q
                         net (fo=1, routed)           0.239     1.857    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_hit_hold_i[6]
    SLICE_X15Y51         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_hold_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.829     1.867    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X15Y51         FDRE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_hold_reg[6]/C
                         clock pessimism             -0.123     1.744    
    SLICE_X15Y51         FDRE (Hold_fdre_C_D)         0.070     1.814    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_hold_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg_reg[4][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/rgb_PWM_0/inst/genblk1[4].duty_reg_latch_reg[4][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.395%)  route 0.174ns (57.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.864ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.557     1.476    system_i/rgb_PWM_0/inst/PWM_AXI_inst/pwm_axi_aclk
    SLICE_X21Y98         FDRE                                         r  system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg_reg[4][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y98         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  system_i/rgb_PWM_0/inst/PWM_AXI_inst/duty_reg_reg[4][30]/Q
                         net (fo=2, routed)           0.174     1.778    system_i/rgb_PWM_0/inst/duty_reg[4]_4[30]
    SLICE_X25Y98         FDRE                                         r  system_i/rgb_PWM_0/inst/genblk1[4].duty_reg_latch_reg[4][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.826     1.864    system_i/rgb_PWM_0/inst/pwm_axi_aclk
    SLICE_X25Y98         FDRE                                         r  system_i/rgb_PWM_0/inst/genblk1[4].duty_reg_latch_reg[4][30]/C
                         clock pessimism             -0.123     1.741    
    SLICE_X25Y98         FDRE (Hold_fdre_C_D)        -0.006     1.735    system_i/rgb_PWM_0/inst/genblk1[4].duty_reg_latch_reg[4][30]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.230ns (55.408%)  route 0.185ns (44.592%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.861ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.555     1.474    system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y18         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y18         FDRE (Prop_fdre_C_Q)         0.128     1.602 r  system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[62]/Q
                         net (fo=1, routed)           0.185     1.787    system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[62]
    SLICE_X21Y18         LUT3 (Prop_lut3_I2_O)        0.102     1.889 r  system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[62]_i_1__0_n_0
    SLICE_X21Y18         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.823     1.861    system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X21Y18         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]/C
                         clock pessimism             -0.123     1.738    
    SLICE_X21Y18         FDRE (Hold_fdre_C_D)         0.107     1.845    system_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y8   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[0].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Embedded_Trace_Buffer/Not_Using_XPM.Using_B36_S36.The_BRAMs[1].RAMB36_I1/Using_FPGA.Native/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y11  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y13  system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   system_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y85   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_6_6/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y84   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y84   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y97   system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y48  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_25M/inst/clk_in1
  To Clock:  system_i/clk_wiz_25M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_25M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_25M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_25M_0
  To Clock:  clk_out1_system_clk_wiz_25M_0

Setup :            0  Failing Endpoints,  Worst Slack       36.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.073ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        4.297ns  (logic 1.467ns (34.141%)  route 2.830ns (65.859%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 42.259 - 40.693 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.734     1.737    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X39Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     2.193 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           1.509     3.702    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gc0.count_d1_reg[10][7]
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.826 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[3].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     3.826    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[3]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.227 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.227    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_3
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.384 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.943     5.326    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.329     5.655 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.378     6.034    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X42Y27         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.562    42.259    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X42Y27         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.105    42.363    
                         clock uncertainty           -0.227    42.136    
    SLICE_X42Y27         FDSE (Setup_fdse_C_D)       -0.030    42.106    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         42.106    
                         arrival time                          -6.034    
  -------------------------------------------------------------------
                         slack                                 36.073    

Slack (MET) :             36.276ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 1.467ns (35.714%)  route 2.641ns (64.286%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.565ns = ( 42.259 - 40.693 ) 
    Source Clock Delay      (SCD):    1.737ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.734     1.737    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X39Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.456     2.193 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/Q
                         net (fo=4, routed)           1.509     3.702    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gc0.count_d1_reg[10][7]
    SLICE_X39Y25         LUT4 (Prop_lut4_I3_O)        0.124     3.826 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gmux.gm[3].gms.ms_i_1__1/O
                         net (fo=1, routed)           0.000     3.826    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/v1_reg[3]
    SLICE_X39Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.227 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[0].gm1.m1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     4.227    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/carrynet_3
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.384 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/gmux.gm[4].gms.ms_CARRY4/CO[1]
                         net (fo=1, routed)           0.943     5.326    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/comp0
    SLICE_X43Y27         LUT6 (Prop_lut6_I0_O)        0.329     5.655 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.189     5.845    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/c0_n_0
    SLICE_X42Y27         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.562    42.259    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X42Y27         FDSE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.105    42.363    
                         clock uncertainty           -0.227    42.136    
    SLICE_X42Y27         FDSE (Setup_fdse_C_D)       -0.016    42.120    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         42.120    
                         arrival time                          -5.845    
  -------------------------------------------------------------------
                         slack                                 36.276    

Slack (MET) :             36.654ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.684ns  (logic 2.454ns (66.612%)  route 1.230ns (33.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[14]
                         net (fo=1, routed)           1.230     5.392    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[15]
    SLICE_X40Y30         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.565    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X40Y30         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]/C
                         clock pessimism              0.105    42.366    
                         clock uncertainty           -0.227    42.139    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.093    42.046    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         42.046    
                         arrival time                          -5.392    
  -------------------------------------------------------------------
                         slack                                 36.654    

Slack (MET) :             36.867ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 2.454ns (69.942%)  route 1.055ns (30.058%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 42.265 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.055     5.217    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[9]
    SLICE_X41Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.568    42.265    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X41Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]/C
                         clock pessimism              0.105    42.369    
                         clock uncertainty           -0.227    42.142    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)       -0.058    42.084    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         42.084    
                         arrival time                          -5.217    
  -------------------------------------------------------------------
                         slack                                 36.867    

Slack (MET) :             36.871ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 2.454ns (70.504%)  route 1.027ns (29.496%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 42.264 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           1.027     5.189    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[14]
    SLICE_X39Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.567    42.264    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X39Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]/C
                         clock pessimism              0.105    42.368    
                         clock uncertainty           -0.227    42.141    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.081    42.060    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[14]
  -------------------------------------------------------------------
                         required time                         42.060    
                         arrival time                          -5.189    
  -------------------------------------------------------------------
                         slack                                 36.871    

Slack (MET) :             36.912ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.427ns  (logic 2.454ns (71.604%)  route 0.973ns (28.396%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           0.973     5.136    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[1]
    SLICE_X40Y30         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.565    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X40Y30         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]/C
                         clock pessimism              0.105    42.366    
                         clock uncertainty           -0.227    42.139    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.092    42.047    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[1]
  -------------------------------------------------------------------
                         required time                         42.047    
                         arrival time                          -5.136    
  -------------------------------------------------------------------
                         slack                                 36.912    

Slack (MET) :             36.944ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.422ns  (logic 2.454ns (71.723%)  route 0.968ns (28.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 42.264 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[11]
                         net (fo=1, routed)           0.968     5.130    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[12]
    SLICE_X39Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.567    42.264    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X39Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]/C
                         clock pessimism              0.105    42.368    
                         clock uncertainty           -0.227    42.141    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.067    42.074    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[12]
  -------------------------------------------------------------------
                         required time                         42.074    
                         arrival time                          -5.130    
  -------------------------------------------------------------------
                         slack                                 36.944    

Slack (MET) :             36.965ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 2.454ns (72.421%)  route 0.935ns (27.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.571ns = ( 42.265 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=1, routed)           0.935     5.097    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[16]
    SLICE_X41Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.568    42.265    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X41Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]/C
                         clock pessimism              0.105    42.369    
                         clock uncertainty           -0.227    42.142    
    SLICE_X41Y32         FDRE (Setup_fdre_C_D)       -0.081    42.061    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         42.061    
                         arrival time                          -5.097    
  -------------------------------------------------------------------
                         slack                                 36.965    

Slack (MET) :             36.978ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 2.454ns (72.363%)  route 0.937ns (27.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.568ns = ( 42.262 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.937     5.100    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[4]
    SLICE_X40Y30         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.565    42.262    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X40Y30         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]/C
                         clock pessimism              0.105    42.366    
                         clock uncertainty           -0.227    42.139    
    SLICE_X40Y30         FDRE (Setup_fdre_C_D)       -0.062    42.077    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         42.077    
                         arrival time                          -5.100    
  -------------------------------------------------------------------
                         slack                                 36.978    

Slack (MET) :             37.014ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (clk_out1_system_clk_wiz_25M_0 rise@40.693ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        3.358ns  (logic 2.454ns (73.074%)  route 0.904ns (26.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.570ns = ( 42.264 - 40.693 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.448ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.680     1.680    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.705     1.708    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/m_aclk
    RAMB36_X2Y6          RAMB36E1                                     r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     4.162 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.904     5.067    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/doutb[3]
    SLICE_X39Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                     40.693    40.693 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.693 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.490    42.184    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    39.006 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    40.605    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.696 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         1.567    42.264    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X39Y32         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]/C
                         clock pessimism              0.105    42.368    
                         clock uncertainty           -0.227    42.141    
    SLICE_X39Y32         FDRE (Setup_fdre_C_D)       -0.061    42.080    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                         42.080    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                 37.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.583     0.585    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.850     0.852    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.078     0.663    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.580     0.582    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.847     0.849    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.076     0.658    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.583     0.585    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.850     0.852    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.076     0.661    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.583     0.585    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.781    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.850     0.852    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.267     0.585    
    SLICE_X41Y29         FDRE (Hold_fdre_C_D)         0.075     0.660    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.580     0.582    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.847     0.849    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.075     0.657    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -0.657    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.584     0.586    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y19         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y19         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056     0.782    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X41Y19         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.851     0.853    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X41Y19         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.075     0.661    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.782    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.561     0.563    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X21Y0          FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y0          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.759    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X21Y0          FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.831     0.833    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X21Y0          FDRE                                         r  system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.270     0.563    
    SLICE_X21Y0          FDRE (Hold_fdre_C_D)         0.075     0.638    system_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.759    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.582     0.584    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y28         FDRE (Prop_fdre_C_Q)         0.141     0.725 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.059     0.783    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X40Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.849     0.851    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X40Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.267     0.584    
    SLICE_X40Y28         FDRE (Hold_fdre_C_D)         0.076     0.660    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.584     0.586    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X40Y19         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.062     0.788    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X40Y19         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.851     0.853    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X40Y19         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X40Y19         FDRE (Hold_fdre_C_D)         0.078     0.664    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.788    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_25M_0 rise@0.000ns - clk_out1_system_clk_wiz_25M_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.548     0.548    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.580     0.582    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056     0.778    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_25M_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.814     0.814    system_i/clk_wiz_25M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    system_i/clk_wiz_25M/inst/clk_out1_system_clk_wiz_25M_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/clk_wiz_25M/inst/clkout1_buf/O
                         net (fo=190, routed)         0.847     0.849    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism             -0.267     0.582    
    SLICE_X39Y28         FDRE (Hold_fdre_C_D)         0.071     0.653    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.778    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_25M_0
Waveform(ns):       { 0.000 20.347 }
Period(ns):         40.693
Sources:            { system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.693      38.117     RAMB36_X2Y6      system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.693      38.538     BUFGCTRL_X0Y0    system_i/clk_wiz_25M/inst/clkout1_buf/I
Min Period        n/a     ODDR/C              n/a            1.474         40.693      39.219     OLOGIC_X0Y16     system_i/i2s_output_1/U0/mclk_ODDR/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.693      39.444     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X37Y26     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X39Y28     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X37Y26     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X36Y29     system_i/i2s_output_1/U0/data_accepted_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X40Y31     system_i/i2s_output_1/U0/hold_r_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.693      39.693     SLICE_X42Y30     system_i/i2s_output_1/U0/hold_r_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.693      172.667    MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y29     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y29     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X20Y1      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X20Y1      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X36Y29     system_i/i2s_output_1/U0/data_accepted_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X36Y25     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X36Y25     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.347      19.847     SLICE_X42Y25     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.347      19.847     SLICE_X42Y25     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X42Y25     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y29     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X20Y1      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X42Y29     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.347      19.367     SLICE_X20Y1      system_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X37Y26     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X39Y28     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X37Y26     system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X36Y29     system_i/i2s_output_1/U0/data_accepted_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X40Y31     system_i/i2s_output_1/U0/hold_r_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.347      19.847     SLICE_X42Y30     system_i/i2s_output_1/U0/hold_r_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_25M_0
  To Clock:  clkfbout_system_clk_wiz_25M_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_25M_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    system_i/clk_wiz_25M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_25M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  To Clock:  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       14.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 42.412 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    28.009    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    42.412    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/C
                         clock pessimism              0.140    42.552    
                         clock uncertainty           -0.061    42.491    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    42.322    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]
  -------------------------------------------------------------------
                         required time                         42.322    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 42.412 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    28.009    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    42.412    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/C
                         clock pessimism              0.140    42.552    
                         clock uncertainty           -0.061    42.491    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    42.322    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]
  -------------------------------------------------------------------
                         required time                         42.322    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 42.412 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    28.009    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    42.412    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/C
                         clock pessimism              0.140    42.552    
                         clock uncertainty           -0.061    42.491    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    42.322    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]
  -------------------------------------------------------------------
                         required time                         42.322    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 42.412 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    28.009    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    42.412    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/C
                         clock pessimism              0.140    42.552    
                         clock uncertainty           -0.061    42.491    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    42.322    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]
  -------------------------------------------------------------------
                         required time                         42.322    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 42.412 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    28.009    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    42.412    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]/C
                         clock pessimism              0.140    42.552    
                         clock uncertainty           -0.061    42.491    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    42.322    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]
  -------------------------------------------------------------------
                         required time                         42.322    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.313ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.412ns = ( 42.412 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    28.009    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    42.412    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]/C
                         clock pessimism              0.140    42.552    
                         clock uncertainty           -0.061    42.491    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    42.322    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]
  -------------------------------------------------------------------
                         required time                         42.322    
                         arrival time                         -28.009    
  -------------------------------------------------------------------
                         slack                                 14.313    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 42.420 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    27.609    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    42.420    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
                         clock pessimism              0.140    42.560    
                         clock uncertainty           -0.061    42.499    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    42.294    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]
  -------------------------------------------------------------------
                         required time                         42.294    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                 14.685    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 42.420 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    27.609    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    42.420    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.140    42.560    
                         clock uncertainty           -0.061    42.499    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    42.294    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         42.294    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                 14.685    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 42.420 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    27.609    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    42.420    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
                         clock pessimism              0.140    42.560    
                         clock uncertainty           -0.061    42.499    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    42.294    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]
  -------------------------------------------------------------------
                         required time                         42.294    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                 14.685    

Slack (MET) :             14.685ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall@20.000ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 42.420 - 40.000 ) 
    Source Clock Delay      (SCD):    2.753ns = ( 22.753 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q fall edge)
                                                     20.000    20.000 f  
    SLICE_X19Y37         FDRE                         0.000    20.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.976    20.976    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    21.077 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    22.753    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    23.212 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    24.015    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    24.139 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    25.374    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    25.498 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    27.609    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                     40.000    40.000 r  
    SLICE_X19Y37         FDRE                         0.000    40.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.846    40.846    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    40.937 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    42.420    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism              0.140    42.560    
                         clock uncertainty           -0.061    42.499    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    42.294    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         42.294    
                         arrival time                         -27.609    
  -------------------------------------------------------------------
                         slack                                 14.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.567     0.981    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.122 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/Q
                         net (fo=2, routed)           0.065     1.187    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.232 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     1.232    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.835     1.306    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                         clock pessimism             -0.312     0.994    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.121     1.115    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.317ns
    Source Clock Delay      (SCD):    0.994ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.580     0.994    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X39Y22         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.135 r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.191    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X39Y22         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.846     1.317    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X39Y22         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.323     0.994    
    SLICE_X39Y22         FDPE (Hold_fdpe_C_D)         0.075     1.069    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.314ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.577     0.991    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X36Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     1.132 r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/Q
                         net (fo=1, routed)           0.062     1.194    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5_n_0
    SLICE_X36Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.843     1.314    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X36Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                         clock pessimism             -0.323     0.991    
    SLICE_X36Y24         FDCE (Hold_fdce_C_D)         0.078     1.069    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.561     0.975    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y54         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.141     1.116 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/Q
                         net (fo=1, routed)           0.065     1.181    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/access_idle_1
    SLICE_X14Y54         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.830     1.301    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y54         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
                         clock pessimism             -0.326     0.975    
    SLICE_X14Y54         FDCE (Hold_fdce_C_D)         0.075     1.050    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.556     0.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X21Y61         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDCE (Prop_fdce_C_Q)         0.141     1.111 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/Q
                         net (fo=1, routed)           0.087     1.198    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/output[1]
    SLICE_X20Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.243 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.243    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1_n_0
    SLICE_X20Y61         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.827     1.298    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X20Y61         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/C
                         clock pessimism             -0.315     0.983    
    SLICE_X20Y61         FDCE (Hold_fdce_C_D)         0.120     1.103    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.554     0.968    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     1.109 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.207    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[0]
    SLICE_X20Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.252 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.252    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_85_out
    SLICE_X20Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.822     1.293    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.312     0.981    
    SLICE_X20Y32         FDCE (Hold_fdce_C_D)         0.120     1.101    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.981ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.567     0.981    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.122 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/Q
                         net (fo=2, routed)           0.100     1.222    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.267 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1/O
                         net (fo=1, routed)           0.000     1.267    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.835     1.306    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
                         clock pessimism             -0.312     0.994    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.121     1.115    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.559     0.973    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y60         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.164     1.137 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[26]/Q
                         net (fo=1, routed)           0.051     1.188    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/output[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I4_O)        0.045     1.233 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[27]_i_1/O
                         net (fo=1, routed)           0.000     1.233    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[27]_i_1_n_0
    SLICE_X17Y60         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.828     1.299    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X17Y60         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]/C
                         clock pessimism             -0.313     0.986    
    SLICE_X17Y60         FDCE (Hold_fdce_C_D)         0.091     1.077    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.306ns
    Source Clock Delay      (SCD):    0.980ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.566     0.980    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y46         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141     1.121 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.110     1.231    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.835     1.306    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.309     0.997    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.075     1.072    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.316ns
    Source Clock Delay      (SCD):    0.993ns
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.388     0.388    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.414 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.579     0.993    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X42Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     1.157 r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.213    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X42Y24         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X19Y37         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
                         net (fo=2, routed)           0.442     0.442    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/dbgreg_drck
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.471 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.845     1.316    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X42Y24         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.323     0.993    
    SLICE_X42Y24         FDPE (Hold_fdpe_C_D)         0.060     1.053    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I1
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X26Y26   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X21Y35   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X20Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X21Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X22Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X21Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X21Y35   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X21Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         40.000      39.000     SLICE_X21Y33   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[16]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X20Y57   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[7].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.Use_Ext_Config.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X12Y46   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X38Y22   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X34Y24   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X38Y22   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X30Y48   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X24Y45   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[4].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X24Y46   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[5].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X24Y44   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[6].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         20.000      19.020     SLICE_X12Y51   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[0].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X12Y51   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[1].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X12Y50   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[2].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X12Y52   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[3].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X12Y54   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[4].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X12Y53   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[5].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         20.000      19.020     SLICE_X10Y53   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[1].Serial_Interface_3.address_data_hit_1/Data_Compare[6].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       32.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.627ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 82.397 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    44.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    44.863 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    46.892    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    47.252 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    47.685    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    48.011 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    49.650    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    82.397    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.147    82.544    
                         clock uncertainty           -0.061    82.483    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    82.278    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                         -49.650    
  -------------------------------------------------------------------
                         slack                                 32.627    

Slack (MET) :             32.627ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 82.397 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    44.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    44.863 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    46.892    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    47.252 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    47.685    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    48.011 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    49.650    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    82.397    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.147    82.544    
                         clock uncertainty           -0.061    82.483    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    82.278    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                         -49.650    
  -------------------------------------------------------------------
                         slack                                 32.627    

Slack (MET) :             32.627ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 82.397 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    44.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    44.863 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    46.892    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    47.252 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    47.685    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    48.011 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    49.650    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    82.397    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.147    82.544    
                         clock uncertainty           -0.061    82.483    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    82.278    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                         -49.650    
  -------------------------------------------------------------------
                         slack                                 32.627    

Slack (MET) :             32.627ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 82.397 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    44.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    44.863 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    46.892    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    47.252 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    47.685    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    48.011 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    49.650    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    82.397    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]/C
                         clock pessimism              0.147    82.544    
                         clock uncertainty           -0.061    82.483    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    82.278    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                         -49.650    
  -------------------------------------------------------------------
                         slack                                 32.627    

Slack (MET) :             32.627ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.397ns = ( 82.397 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    44.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    44.863 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    46.892    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    47.252 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    47.685    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    48.011 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    49.650    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    82.397    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]/C
                         clock pessimism              0.147    82.544    
                         clock uncertainty           -0.061    82.483    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    82.278    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         82.278    
                         arrival time                         -49.650    
  -------------------------------------------------------------------
                         slack                                 32.627    

Slack (MET) :             32.706ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.863ns  (logic 1.059ns (15.430%)  route 5.804ns (84.570%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 82.399 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    44.666    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    44.816 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    46.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    46.943 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    47.700    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    47.824 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.750    49.574    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.498    82.399    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/C
                         clock pessimism              0.147    82.546    
                         clock uncertainty           -0.061    82.485    
    SLICE_X29Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.280    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         82.280    
                         arrival time                         -49.574    
  -------------------------------------------------------------------
                         slack                                 32.706    

Slack (MET) :             32.706ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.863ns  (logic 1.059ns (15.430%)  route 5.804ns (84.570%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.399ns = ( 82.399 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    44.666    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    44.816 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    46.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    46.943 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    47.700    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    47.824 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.750    49.574    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.498    82.399    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
                         clock pessimism              0.147    82.546    
                         clock uncertainty           -0.061    82.485    
    SLICE_X29Y8          FDCE (Setup_fdce_C_CE)      -0.205    82.280    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         82.280    
                         arrival time                         -49.574    
  -------------------------------------------------------------------
                         slack                                 32.706    

Slack (MET) :             32.749ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.959ns  (logic 1.059ns (15.218%)  route 5.900ns (84.782%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 82.400 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    44.666    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    44.816 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    46.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    46.943 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    47.700    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    47.824 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.845    49.669    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.499    82.400    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/C
                         clock pessimism              0.147    82.547    
                         clock uncertainty           -0.061    82.486    
    SLICE_X29Y4          FDCE (Setup_fdce_C_D)       -0.067    82.419    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg
  -------------------------------------------------------------------
                         required time                         82.419    
                         arrival time                         -49.669    
  -------------------------------------------------------------------
                         slack                                 32.749    

Slack (MET) :             32.794ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.776ns  (logic 1.059ns (15.628%)  route 5.717ns (84.372%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 82.400 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    44.666    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    44.816 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    46.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    46.943 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    47.700    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    47.824 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.662    49.487    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.499    82.400    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/C
                         clock pessimism              0.147    82.547    
                         clock uncertainty           -0.061    82.486    
    SLICE_X29Y4          FDCE (Setup_fdce_C_CE)      -0.205    82.281    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -49.487    
  -------------------------------------------------------------------
                         slack                                 32.794    

Slack (MET) :             32.794ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.776ns  (logic 1.059ns (15.628%)  route 5.717ns (84.372%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.400ns = ( 82.400 - 80.000 ) 
    Source Clock Delay      (SCD):    2.711ns = ( 42.711 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    42.711    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    43.170 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    44.666    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    44.816 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    46.617    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    46.943 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    47.700    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    47.824 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.662    49.487    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.499    82.400    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.147    82.547    
                         clock uncertainty           -0.061    82.486    
    SLICE_X29Y4          FDCE (Setup_fdce_C_CE)      -0.205    82.281    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         82.281    
                         arrival time                         -49.487    
  -------------------------------------------------------------------
                         slack                                 32.794    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y42         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369     0.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.395 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.564     0.958    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141     1.099 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.168     1.268    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X17Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.313 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.313    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y42         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420     0.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.449 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.322     0.958    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.091     1.049    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.958ns
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y42         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369     0.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     0.395 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.564     0.958    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141     1.099 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.331    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X17Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.376 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.376    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y42         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420     0.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.449 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.322     0.958    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.092     1.050    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.734ns  (logic 0.191ns (26.027%)  route 0.543ns (73.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.280ns = ( 41.280 - 40.000 ) 
    Source Clock Delay      (SCD):    0.957ns = ( 40.957 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.563    40.957    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.146    41.103 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.543    41.646    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.045    41.691 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.000    41.691    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_5
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.831    41.280    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.322    40.957    
    SLICE_X17Y45         FDCE (Hold_fdce_C_D)         0.098    41.055    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -41.055    
                         arrival time                          41.691    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.023%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    42.195    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.287    40.993    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.961    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -40.961    
                         arrival time                          42.195    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.023%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    42.195    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.287    40.993    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.961    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -40.961    
                         arrival time                          42.195    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.023%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    42.195    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.287    40.993    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.961    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -40.961    
                         arrival time                          42.195    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.023%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    42.195    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.287    40.993    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.961    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -40.961    
                         arrival time                          42.195    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.310ns  (logic 0.236ns (18.019%)  route 1.074ns (81.982%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    42.261    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.306    40.974    
    SLICE_X17Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.942    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -40.942    
                         arrival time                          42.261    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.310ns  (logic 0.236ns (18.019%)  route 1.074ns (81.982%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    42.261    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.306    40.974    
    SLICE_X17Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.942    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.942    
                         arrival time                          42.261    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.310ns  (logic 0.236ns (18.019%)  route 1.074ns (81.982%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 41.281 - 40.000 ) 
    Source Clock Delay      (SCD):    0.951ns = ( 40.951 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    40.951    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    41.097 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    41.405    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    41.450 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    41.970    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    42.015 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    42.261    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420    40.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029    40.449 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    41.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.306    40.974    
    SLICE_X17Y49         FDCE (Hold_fdce_C_CE)       -0.032    40.942    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -40.942    
                         arrival time                          42.261    
  -------------------------------------------------------------------
                         slack                                  1.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I1  n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I1
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X17Y45   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         80.000      79.000     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X15Y48   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X15Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.access_lock_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X28Y32   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[16]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X28Y32   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[17]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X28Y32   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[18]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X15Y48   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X17Y45   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X17Y50   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         40.000      39.500     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       11.005ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    25.589    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    36.516    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]/C
                         clock pessimism              0.282    36.798    
                         clock uncertainty           -0.035    36.763    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    36.594    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[13]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    25.589    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    36.516    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]/C
                         clock pessimism              0.282    36.798    
                         clock uncertainty           -0.035    36.763    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    36.594    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[14]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    25.589    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    36.516    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]/C
                         clock pessimism              0.282    36.798    
                         clock uncertainty           -0.035    36.763    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    36.594    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[15]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    25.589    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    36.516    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]/C
                         clock pessimism              0.282    36.798    
                         clock uncertainty           -0.035    36.763    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    36.594    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[16]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    25.589    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    36.516    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]/C
                         clock pessimism              0.282    36.798    
                         clock uncertainty           -0.035    36.763    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    36.594    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[17]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.005ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        5.256ns  (logic 0.707ns (13.452%)  route 4.549ns (86.548%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.183ns = ( 36.516 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.511    25.589    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.475    36.516    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y76         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]/C
                         clock pessimism              0.282    36.798    
                         clock uncertainty           -0.035    36.763    
    SLICE_X16Y76         FDCE (Setup_fdce_C_CE)      -0.169    36.594    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[18]
  -------------------------------------------------------------------
                         required time                         36.594    
                         arrival time                         -25.589    
  -------------------------------------------------------------------
                         slack                                 11.005    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    25.188    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    36.524    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]/C
                         clock pessimism              0.282    36.806    
                         clock uncertainty           -0.035    36.771    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    36.566    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[10]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    25.188    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    36.524    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]/C
                         clock pessimism              0.282    36.806    
                         clock uncertainty           -0.035    36.771    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    36.566    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[11]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    25.188    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    36.524    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]/C
                         clock pessimism              0.282    36.806    
                         clock uncertainty           -0.035    36.771    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    36.566    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[12]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 11.377    

Slack (MET) :             11.377ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        4.855ns  (logic 0.707ns (14.561%)  route 4.148ns (85.439%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.191ns = ( 36.524 - 33.333 ) 
    Source Clock Delay      (SCD):    3.666ns = ( 20.333 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.889    18.556    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.657 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.676    20.333    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y46         FDRE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y46         FDRE (Prop_fdre_C_Q)         0.459    20.792 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=1, routed)           0.803    21.595    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X14Y46         LUT5 (Prop_lut5_I4_O)        0.124    21.719 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=20, routed)          1.235    22.954    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Shift_0
    SLICE_X14Y51         LUT6 (Prop_lut6_I0_O)        0.124    23.078 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.input[0]_i_1/O
                         net (fo=32, routed)          2.111    25.188    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/p_44_out
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           1.617    34.950    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.041 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         1.483    36.524    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y72         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]/C
                         clock pessimism              0.282    36.806    
                         clock uncertainty           -0.035    36.771    
    SLICE_X13Y72         FDCE (Setup_fdce_C_CE)      -0.205    36.566    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.input_reg[1]
  -------------------------------------------------------------------
                         required time                         36.566    
                         arrival time                         -25.188    
  -------------------------------------------------------------------
                         slack                                 11.377    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.567     1.359    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[12]/Q
                         net (fo=2, routed)           0.065     1.565    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[12]
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.610 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1/O
                         net (fo=1, routed)           0.000     1.610    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[12]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.835     1.747    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
                         clock pessimism             -0.375     1.372    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.121     1.493    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.372ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.580     1.372    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X39Y22         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y22         FDCE (Prop_fdce_C_Q)         0.141     1.513 r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/Q
                         net (fo=1, routed)           0.056     1.569    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[10]
    SLICE_X39Y22         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.846     1.758    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X39Y22         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                         clock pessimism             -0.386     1.372    
    SLICE_X39Y22         FDPE (Hold_fdpe_C_D)         0.075     1.447    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.569    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.141ns (69.572%)  route 0.062ns (30.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.369ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.577     1.369    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X36Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y24         FDCE (Prop_fdce_C_Q)         0.141     1.510 r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5/Q
                         net (fo=1, routed)           0.062     1.572    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_5_n_0
    SLICE_X36Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.843     1.755    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X36Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6/C
                         clock pessimism             -0.386     1.369    
    SLICE_X36Y24         FDCE (Hold_fdce_C_D)         0.078     1.447    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_6
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           1.572    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.561     1.353    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y54         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDCE (Prop_fdce_C_Q)         0.141     1.494 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_1_reg/Q
                         net (fo=1, routed)           0.065     1.559    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/access_idle_1
    SLICE_X14Y54         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.830     1.742    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X14Y54         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg/C
                         clock pessimism             -0.389     1.353    
    SLICE_X14Y54         FDCE (Hold_fdce_C_D)         0.075     1.428    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.access_idle_2_reg
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.556     1.348    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X21Y61         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y61         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[1]/Q
                         net (fo=1, routed)           0.087     1.576    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/output[1]
    SLICE_X20Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.621 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1/O
                         net (fo=1, routed)           0.000     1.621    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[2]_i_1_n_0
    SLICE_X20Y61         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.827     1.739    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X20Y61         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]/C
                         clock pessimism             -0.378     1.361    
    SLICE_X20Y61         FDCE (Hold_fdce_C_D)         0.120     1.481    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.554     1.346    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X21Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDCE (Prop_fdce_C_Q)         0.141     1.487 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/Q
                         net (fo=2, routed)           0.098     1.585    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[0]
    SLICE_X20Y32         LUT6 (Prop_lut6_I2_O)        0.045     1.630 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.630    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_85_out
    SLICE_X20Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.822     1.734    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X20Y32         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.375     1.359    
    SLICE_X20Y32         FDCE (Hold_fdce_C_D)         0.120     1.479    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.988%)  route 0.100ns (35.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.567     1.359    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDCE (Prop_fdce_C_Q)         0.141     1.500 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[13]/Q
                         net (fo=2, routed)           0.100     1.600    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg_n_0_[13]
    SLICE_X10Y47         LUT5 (Prop_lut5_I0_O)        0.045     1.645 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1/O
                         net (fo=1, routed)           0.000     1.645    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status[13]_i_1_n_0
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.835     1.747    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X10Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
                         clock pessimism             -0.375     1.372    
    SLICE_X10Y47         FDCE (Hold_fdce_C_D)         0.121     1.493    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.493    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.209ns (80.352%)  route 0.051ns (19.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.740ns
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.559     1.351    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X16Y60         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y60         FDCE (Prop_fdce_C_Q)         0.164     1.515 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[26]/Q
                         net (fo=1, routed)           0.051     1.566    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/output[26]
    SLICE_X17Y60         LUT5 (Prop_lut5_I4_O)        0.045     1.611 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[27]_i_1/O
                         net (fo=1, routed)           0.000     1.611    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output[27]_i_1_n_0
    SLICE_X17Y60         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.828     1.740    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X17Y60         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]/C
                         clock pessimism             -0.376     1.364    
    SLICE_X17Y60         FDCE (Hold_fdce_C_D)         0.091     1.455    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.output_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.455    
                         arrival time                           1.611    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.098%)  route 0.110ns (43.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.566     1.358    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X13Y46         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDCE (Prop_fdce_C_Q)         0.141     1.499 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.110     1.609    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.835     1.747    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg
    SLICE_X11Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.372     1.375    
    SLICE_X11Y47         FDCE (Hold_fdce_C_D)         0.075     1.450    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.371ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.766     0.766    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.792 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.579     1.371    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X42Y24         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y24         FDCE (Prop_fdce_C_Q)         0.164     1.535 r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.591    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X42Y24         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=3, routed)           0.883     0.883    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/drck_i
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.912 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/O
                         net (fo=503, routed)         0.845     1.757    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_DRCK_i_reg_0
    SLICE_X42Y24         FDPE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.386     1.371    
    SLICE_X42Y24         FDPE (Hold_fdpe_C_D)         0.060     1.431    system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X26Y26   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_cs_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y35   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X20Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X22Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y35   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y34   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[15]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X21Y33   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Embedded_Trace.Serial_Dbg_Intf.data_read_reg_reg[16]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.Use_Ext_Config.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y46   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X12Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X32Y50   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X32Y53   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y51   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X32Y51   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X32Y52   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[2].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y42   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[1].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Addr_Compare[2].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y54   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[0].Serial_Interface_2.address_data_hit_2/Data_Compare[7].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y41   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Addr_Compare[1].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X16Y40   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Addr_Compare[2].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X20Y53   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Data_Compare[0].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y53   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Data_Compare[1].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X20Y55   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Rd_Addr_Breakpoints.All_Rd_Addr_Breakpoints[1].Serial_Interface_2.address_data_hit_2/Data_Compare[5].Data_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y45   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[4].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X24Y46   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_Wr_Addr_Breakpoints.All_Wr_Addr_Breakpoints[0].Serial_Interface_3.address_data_hit_1/Addr_Compare[5].Addr_SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack        9.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 36.653 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    22.467    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    22.619 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    24.648    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    25.008 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    25.441    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    25.767 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    27.406    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    36.653    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.313    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    36.726    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -27.406    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 36.653 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    22.467    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    22.619 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    24.648    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    25.008 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    25.441    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    25.767 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    27.406    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    36.653    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.313    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    36.726    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -27.406    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 36.653 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    22.467    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    22.619 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    24.648    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    25.008 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    25.441    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    25.767 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    27.406    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    36.653    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.313    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    36.726    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -27.406    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 36.653 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    22.467    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    22.619 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    24.648    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    25.008 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    25.441    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    25.767 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    27.406    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    36.653    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]/C
                         clock pessimism              0.313    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    36.726    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -27.406    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.320ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.940ns  (logic 1.297ns (18.690%)  route 5.643ns (81.310%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.320ns = ( 36.653 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=15, routed)          1.542    22.467    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X17Y46         LUT3 (Prop_lut3_I0_O)        0.152    22.619 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=26, routed)          2.028    24.648    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Reg_En[4]
    SLICE_X23Y30         LUT5 (Prop_lut5_I2_O)        0.360    25.008 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3/O
                         net (fo=1, routed)           0.433    25.441    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_3_n_0
    SLICE_X23Y30         LUT4 (Prop_lut4_I1_O)        0.326    25.767 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg[0]_i_1/O
                         net (fo=14, routed)          1.639    27.406    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Control_Reg_En
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.496    36.653    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Dbg_Update
    SLICE_X25Y48         FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]/C
                         clock pessimism              0.313    36.966    
                         clock uncertainty           -0.035    36.931    
    SLICE_X25Y48         FDCE (Setup_fdce_C_CE)      -0.205    36.726    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Trace.Debug_Trace_I/Serial_Dbg_Intf.control_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         36.726    
                         arrival time                         -27.406    
  -------------------------------------------------------------------
                         slack                                  9.320    

Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.863ns  (logic 1.059ns (15.430%)  route 5.804ns (84.570%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.655 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    22.422    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    22.572 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    24.372    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    24.698 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    25.456    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    25.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.750    27.330    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.498    36.655    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]/C
                         clock pessimism              0.313    36.968    
                         clock uncertainty           -0.035    36.933    
    SLICE_X29Y8          FDCE (Setup_fdce_C_CE)      -0.205    36.728    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -27.330    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.398ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.863ns  (logic 1.059ns (15.430%)  route 5.804ns (84.570%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.322ns = ( 36.655 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    22.422    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    22.572 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    24.372    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    24.698 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    25.456    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    25.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.750    27.330    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.498    36.655    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y8          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]/C
                         clock pessimism              0.313    36.968    
                         clock uncertainty           -0.035    36.933    
    SLICE_X29Y8          FDCE (Setup_fdce_C_CE)      -0.205    36.728    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         36.728    
                         arrival time                         -27.330    
  -------------------------------------------------------------------
                         slack                                  9.398    

Slack (MET) :             9.442ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.959ns  (logic 1.059ns (15.218%)  route 5.900ns (84.782%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.656 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    22.422    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    22.572 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    24.372    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    24.698 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    25.456    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    25.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.845    27.425    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.499    36.656    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/C
                         clock pessimism              0.313    36.969    
                         clock uncertainty           -0.035    36.934    
    SLICE_X29Y4          FDCE (Setup_fdce_C_D)       -0.067    36.867    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.867    
                         arrival time                         -27.425    
  -------------------------------------------------------------------
                         slack                                  9.442    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.776ns  (logic 1.059ns (15.628%)  route 5.717ns (84.372%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.656 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    22.422    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    22.572 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    24.372    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    24.698 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    25.456    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    25.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.662    27.243    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.499    36.656    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg/C
                         clock pessimism              0.313    36.969    
                         clock uncertainty           -0.035    36.934    
    SLICE_X29Y4          FDCE (Setup_fdce_C_CE)      -0.205    36.729    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -27.243    
  -------------------------------------------------------------------
                         slack                                  9.486    

Slack (MET) :             9.486ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        6.776ns  (logic 1.059ns (15.628%)  route 5.717ns (84.372%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.323ns = ( 36.656 - 33.333 ) 
    Source Clock Delay      (SCD):    3.800ns = ( 20.466 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.313ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.677    20.466    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDCE (Prop_fdce_C_Q)         0.459    20.925 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/Q
                         net (fo=13, routed)          1.496    22.422    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[4]
    SLICE_X17Y45         LUT3 (Prop_lut3_I0_O)        0.150    22.572 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=11, routed)          1.801    24.372    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Reg_En[3]
    SLICE_X23Y29         LUT6 (Prop_lut6_I1_O)        0.326    24.698 f  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_3/O
                         net (fo=3, routed)           0.758    25.456    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.status_reg_reg[1]_0
    SLICE_X23Y18         LUT3 (Prop_lut3_I2_O)        0.124    25.580 r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_TClk_i_1/O
                         net (fo=34, routed)          1.662    27.243    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/data_Write_Reg_En
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.499    36.656    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Dbg_Update
    SLICE_X29Y4          FDCE                                         r  system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]/C
                         clock pessimism              0.313    36.969    
                         clock uncertainty           -0.035    36.934    
    SLICE_X29Y4          FDCE (Setup_fdce_C_CE)      -0.205    36.729    system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Statistics.Debug_Stat_I/Serial_Dbg_Intf.data_write_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         36.729    
                         arrival time                         -27.243    
  -------------------------------------------------------------------
                         slack                                  9.486    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805     0.805    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.831 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.564     1.395    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.168     1.704    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/in0
    SLICE_X17Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.749 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.749    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924     0.924    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.953 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.785    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.390     1.395    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.091     1.486    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.395ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805     0.805    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.831 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.564     1.395    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDCE (Prop_fdce_C_Q)         0.141     1.536 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.767    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X17Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.812 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.812    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924     0.924    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.953 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.785    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y47         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.390     1.395    
    SLICE_X17Y47         FDCE (Hold_fdce_C_D)         0.092     1.487    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.487    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.734ns  (logic 0.191ns (26.027%)  route 0.543ns (73.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.784ns = ( 18.450 - 16.667 ) 
    Source Clock Delay      (SCD):    1.394ns = ( 18.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.563    18.060    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.146    18.206 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.543    18.749    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X17Y45         LUT1 (Prop_lut1_I0_O)        0.045    18.794 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__3/O
                         net (fo=2, routed)           0.000    18.794    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_5
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.831    18.450    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.390    18.060    
    SLICE_X17Y45         FDCE (Hold_fdce_C_D)         0.098    18.158    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.158    
                         arrival time                          18.794    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.022%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    19.298    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.096    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.064    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.064    
                         arrival time                          19.298    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.022%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    19.298    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.096    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.064    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.064    
                         arrival time                          19.298    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.022%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    19.298    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.096    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.064    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.064    
                         arrival time                          19.298    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.234ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.244ns  (logic 0.236ns (18.978%)  route 1.008ns (81.022%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.180    19.298    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X14Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.355    18.096    
    SLICE_X14Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.064    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.064    
                         arrival time                          19.298    
  -------------------------------------------------------------------
                         slack                                  1.234    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.310ns  (logic 0.236ns (18.019%)  route 1.074ns (81.981%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    19.364    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.374    18.077    
    SLICE_X17Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.045    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.045    
                         arrival time                          19.364    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.310ns  (logic 0.236ns (18.019%)  route 1.074ns (81.981%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    19.364    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.374    18.077    
    SLICE_X17Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.045    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.045    
                         arrival time                          19.364    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.319ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.310ns  (logic 0.236ns (18.019%)  route 1.074ns (81.981%))
  Logic Levels:           2  (LUT1=1 LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns = ( 18.451 - 16.667 ) 
    Source Clock Delay      (SCD):    1.388ns = ( 18.054 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.557    18.054    system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg_0
    SLICE_X18Y32         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y32         FDCE (Prop_fdce_C_Q)         0.146    18.200 f  system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=5, routed)           0.307    18.507    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X16Y33         LUT5 (Prop_lut5_I1_O)        0.045    18.552 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=5, routed)           0.520    19.073    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X15Y46         LUT1 (Prop_lut1_I0_O)        0.045    19.118 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.246    19.364    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924    17.590    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    17.619 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832    18.451    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y49         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.374    18.077    
    SLICE_X17Y49         FDCE (Hold_fdce_C_CE)       -0.032    18.045    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.045    
                         arrival time                          19.364    
  -------------------------------------------------------------------
                         slack                                  1.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X13Y41   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X17Y45   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X14Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y33   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y33   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y33   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y33   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X15Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.access_lock_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X13Y44   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.force_lock_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y47   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y48   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y48   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y48   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y50   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X17Y49   system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y32   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y32   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y32   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Slow    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X18Y32   system_i/mdm_0/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X39Y31   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C       n/a            0.500         16.666      16.166     SLICE_X39Y31   system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_25M_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       39.316ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.316ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.109ns  (logic 0.419ns (37.774%)  route 0.690ns (62.226%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.690     1.109    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X37Y25         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X37Y25         FDRE (Setup_fdre_C_D)       -0.268    40.425    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                         40.425    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                 39.316    

Slack (MET) :             39.381ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.219ns  (logic 0.456ns (37.394%)  route 0.763ns (62.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.763     1.219    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X36Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.093    40.600    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         40.600    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                 39.381    

Slack (MET) :             39.388ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.062ns  (logic 0.419ns (39.452%)  route 0.643ns (60.548%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.643     1.062    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X35Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)       -0.243    40.450    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                         40.450    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                 39.388    

Slack (MET) :             39.390ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.211ns  (logic 0.456ns (37.648%)  route 0.755ns (62.352%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.755     1.211    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X36Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.092    40.601    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                         40.601    
                         arrival time                          -1.211    
  -------------------------------------------------------------------
                         slack                                 39.390    

Slack (MET) :             39.416ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.601%)  route 0.588ns (58.399%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.588     1.007    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X36Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.270    40.423    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         40.423    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                 39.416    

Slack (MET) :             39.515ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.085ns  (logic 0.456ns (42.018%)  route 0.629ns (57.982%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.629     1.085    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X36Y26         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X36Y26         FDRE (Setup_fdre_C_D)       -0.093    40.600    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         40.600    
                         arrival time                          -1.085    
  -------------------------------------------------------------------
                         slack                                 39.515    

Slack (MET) :             39.553ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.164%)  route 0.451ns (51.836%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y27                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.451     0.870    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X37Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X37Y28         FDRE (Setup_fdre_C_D)       -0.270    40.423    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         40.423    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                 39.553    

Slack (MET) :             39.602ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.588     1.044    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[10]
    SLICE_X38Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.047    40.646    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         40.646    
                         arrival time                          -1.044    
  -------------------------------------------------------------------
                         slack                                 39.602    

Slack (MET) :             39.609ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        0.989ns  (logic 0.456ns (46.089%)  route 0.533ns (53.911%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.533     0.989    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y25         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.095    40.598    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         40.598    
                         arrival time                          -0.989    
  -------------------------------------------------------------------
                         slack                                 39.609    

Slack (MET) :             39.616ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.693ns  (MaxDelay Path 40.693ns)
  Data Path Delay:        0.809ns  (logic 0.419ns (51.789%)  route 0.390ns (48.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 40.693ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.390     0.809    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X35Y25         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.693    40.693    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.268    40.425    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         40.425    
                         arrival time                          -0.809    
  -------------------------------------------------------------------
                         slack                                 39.616    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_clk_wiz_25M_0

Setup :            0  Failing Endpoints,  Worst Slack        8.560ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.560ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.174ns  (logic 0.419ns (35.676%)  route 0.755ns (64.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.755     1.174    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X40Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.266     9.734    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.174    
  -------------------------------------------------------------------
                         slack                                  8.560    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.634%)  route 0.638ns (60.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.638     1.057    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X40Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.265     9.735    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.705ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.641%)  route 0.593ns (55.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.593     1.071    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X42Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X42Y28         FDRE (Setup_fdre_C_D)       -0.224     9.776    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.705    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.993ns  (logic 0.419ns (42.203%)  route 0.574ns (57.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.574     0.993    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.799ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.108ns  (logic 0.456ns (41.156%)  route 0.652ns (58.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.652     1.108    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.108    
  -------------------------------------------------------------------
                         slack                                  8.799    

Slack (MET) :             8.812ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.095ns  (logic 0.518ns (47.298%)  route 0.577ns (52.702%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.577     1.095    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.093     9.907    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.095    
  -------------------------------------------------------------------
                         slack                                  8.812    

Slack (MET) :             8.834ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.589%)  route 0.615ns (57.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.615     1.071    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  8.834    

Slack (MET) :             8.861ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.871ns  (logic 0.419ns (48.100%)  route 0.452ns (51.900%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.452     0.871    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X39Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.268     9.732    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -0.871    
  -------------------------------------------------------------------
                         slack                                  8.861    

Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.973%)  route 0.581ns (56.027%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.581     1.037    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X41Y29         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.092     9.908    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             9.002ns  (required time - arrival time)
  Source:                 system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_25M_0  {rise@0.000ns fall@20.347ns period=40.693ns})
  Path Group:             clk_out1_system_clk_wiz_25M_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.903ns  (logic 0.456ns (50.524%)  route 0.447ns (49.476%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29                                      0.000     0.000 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.447     0.903    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X40Y28         FDRE                                         r  system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.095     9.905    system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                  9.002    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X1Y98          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y98          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X1Y98          FDCE (Recov_fdce_C_CLR)     -0.405    13.222    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y98          FDPE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y98          FDPE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X0Y98          FDPE (Recov_fdpe_C_PRE)     -0.361    13.266    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y98          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y98          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X0Y98          FDCE (Recov_fdce_C_CLR)     -0.361    13.266    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.214ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y98          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y98          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X0Y98          FDCE (Recov_fdce_C_CLR)     -0.361    13.266    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.266    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.214    

Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X1Y98          FDPE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X1Y98          FDPE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X1Y98          FDPE (Recov_fdpe_C_PRE)     -0.359    13.268    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.268    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y98          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y98          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X0Y98          FDCE (Recov_fdce_C_CLR)     -0.319    13.308    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.205ns  (logic 0.773ns (24.118%)  route 2.432ns (75.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.252     7.052    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X0Y98          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X0Y98          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X0Y98          FDCE (Recov_fdce_C_CLR)     -0.319    13.308    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.308    
                         arrival time                          -7.052    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.773ns (25.268%)  route 2.286ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.106     6.906    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y97          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y97          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405    13.222    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.773ns (25.268%)  route 2.286ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.106     6.906    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y97          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y97          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405    13.222    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.059ns  (logic 0.773ns (25.268%)  route 2.286ns (74.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.384ns = ( 13.384 - 10.000 ) 
    Source Clock Delay      (SCD):    3.847ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.715     3.847    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y97          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.478     4.325 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           1.180     5.505    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y98          LUT3 (Prop_lut3_I1_O)        0.295     5.800 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.106     6.906    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X1Y97          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    11.759    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.850 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       1.535    13.384    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X1Y97          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.396    13.781    
                         clock uncertainty           -0.154    13.627    
    SLICE_X1Y97          FDCE (Recov_fdce_C_CLR)     -0.405    13.222    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.222    
                         arrival time                          -6.906    
  -------------------------------------------------------------------
                         slack                                  6.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X0Y87          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y87          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.352     1.529    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.067     1.462    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X0Y87          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y87          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.352     1.529    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.067     1.462    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X0Y87          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y87          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.352     1.529    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.067     1.462    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AS[0]
    SLICE_X0Y87          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X0Y87          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.352     1.529    
    SLICE_X0Y87          FDCE (Remov_fdce_C_CLR)     -0.067     1.462    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X1Y87          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y87          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.352     1.529    
    SLICE_X1Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AS[0]
    SLICE_X1Y87          FDCE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X1Y87          FDCE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism             -0.352     1.529    
    SLICE_X1Y87          FDCE (Remov_fdce_C_CLR)     -0.092     1.437    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X1Y87          FDPE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y87          FDPE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.352     1.529    
    SLICE_X1Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/AR[0]
    SLICE_X1Y87          FDPE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X1Y87          FDPE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.352     1.529    
    SLICE_X1Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X1Y87          FDPE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y87          FDPE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.352     1.529    
    SLICE_X1Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.573%)  route 0.261ns (58.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.882ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.577     1.496    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y86          FDRE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.637 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.069     1.707    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.752 f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.192     1.944    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/AR[0]
    SLICE_X1Y87          FDPE                                         f  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12852, routed)       0.844     1.882    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X1Y87          FDPE                                         r  system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.352     1.529    
    SLICE_X1Y87          FDPE (Remov_fdpe_C_PRE)     -0.095     1.434    system_i/mb_axi_mem_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.509    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
  To Clock:  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       37.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       40.744ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.413ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.063ns  (logic 0.583ns (28.256%)  route 1.480ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 82.403 - 80.000 ) 
    Source Clock Delay      (SCD):    2.708ns = ( 42.708 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.674    42.708    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.459    43.167 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.875    44.042    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    44.166 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.605    44.771    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.502    82.403    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.248    82.651    
                         clock uncertainty           -0.061    82.590    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    82.185    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         82.185    
                         arrival time                         -44.771    
  -------------------------------------------------------------------
                         slack                                 37.413    

Slack (MET) :             37.413ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@80.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        2.063ns  (logic 0.583ns (28.256%)  route 1.480ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.403ns = ( 82.403 - 80.000 ) 
    Source Clock Delay      (SCD):    2.708ns = ( 42.708 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.933    40.933    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.101    41.034 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.674    42.708    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.459    43.167 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.875    44.042    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    44.166 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.605    44.771    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    SLICE_X14Y42         FDRE                         0.000    80.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.810    80.810    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.091    80.901 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.502    82.403    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.248    82.651    
                         clock uncertainty           -0.061    82.590    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    82.185    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         82.185    
                         arrival time                         -44.771    
  -------------------------------------------------------------------
                         slack                                 37.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.744ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.749ns  (logic 0.191ns (25.491%)  route 0.558ns (74.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.957ns = ( 40.957 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.563    40.957    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.146    41.103 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.353    41.456    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.045    41.501 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.205    41.707    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y42         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420     0.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.449 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.287     0.993    
                         clock uncertainty            0.061     1.055    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                          41.707    
  -------------------------------------------------------------------
                         slack                                 40.744    

Slack (MET) :             40.744ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -40.000ns  (system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise@0.000ns - system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall@40.000ns)
  Data Path Delay:        0.749ns  (logic 0.191ns (25.491%)  route 0.558ns (74.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.281ns
    Source Clock Delay      (SCD):    0.957ns = ( 40.957 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    SLICE_X14Y42         FDRE                         0.000    40.000 f  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.369    40.369    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026    40.395 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.563    40.957    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.146    41.103 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.353    41.456    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.045    41.501 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.205    41.707    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    SLICE_X14Y42         FDRE                         0.000     0.000 r  system_i/mdm_0/U0/MDM_Core_I1/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg/Q
                         net (fo=2, routed)           0.420     0.420    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/dbgreg_update
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     0.449 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.281    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.287     0.993    
                         clock uncertainty            0.061     1.055    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     0.963    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                          41.707    
  -------------------------------------------------------------------
                         slack                                 40.744    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.106ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.436ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.106ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (recovery check against rising-edge clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.063ns  (logic 0.583ns (28.256%)  route 1.480ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 36.659 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.463 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.674    20.463    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.459    20.922 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.875    21.797    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    21.921 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.605    22.527    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.502    36.659    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism              0.414    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                         -22.527    
  -------------------------------------------------------------------
                         slack                                 14.106    

Slack (MET) :             14.106ns  (required time - arrival time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        2.063ns  (logic 0.583ns (28.256%)  route 1.480ns (71.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 36.659 - 33.333 ) 
    Source Clock Delay      (SCD):    3.797ns = ( 20.463 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.022    18.688    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    18.789 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.674    20.463    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.459    20.922 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.875    21.797    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.124    21.921 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.605    22.527    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.733    35.066    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    35.157 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         1.502    36.659    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.414    37.073    
                         clock uncertainty           -0.035    37.038    
    SLICE_X15Y48         FDCE (Recov_fdce_C_CLR)     -0.405    36.633    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.633    
                         arrival time                         -22.527    
  -------------------------------------------------------------------
                         slack                                 14.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.436ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
                            (removal check against rising-edge clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.749ns  (logic 0.191ns (25.491%)  route 0.558ns (74.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.394ns = ( 18.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.563    18.060    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.146    18.206 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.353    18.559    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.045    18.604 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.205    18.809    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924     0.924    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.953 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.785    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg/C
                         clock pessimism             -0.355     1.430    
                         clock uncertainty            0.035     1.465    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.373    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Mem_Access.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                          18.809    
  -------------------------------------------------------------------
                         slack                                 17.436    

Slack (MET) :             17.436ns  (arrival time - required time)
  Source:                 system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.749ns  (logic 0.191ns (25.491%)  route 0.558ns (74.509%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.785ns
    Source Clock Delay      (SCD):    1.394ns = ( 18.060 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.355ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.805    17.471    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    17.497 f  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.563    18.060    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X17Y45         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDCE (Prop_fdce_C_Q)         0.146    18.206 r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=21, routed)          0.353    18.559    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_1
    SLICE_X15Y49         LUT2 (Prop_lut2_I1_O)        0.045    18.604 f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Dbg_Mem_Access.execute_i_2/O
                         net (fo=2, routed)           0.205    18.809    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_41
    SLICE_X15Y48         FDCE                                         f  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  system_i/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.924     0.924    system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/update_i
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.953 r  system_i/mdm_0/U0/Use_Dbg_Reg_Access.BUFGCTRL_UPDATE/Using_FPGA.Native/O
                         net (fo=116, routed)         0.832     1.785    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Dbg_Reg_Access.DbgReg_UPDATE_i_reg
    SLICE_X15Y48         FDCE                                         r  system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.355     1.430    
                         clock uncertainty            0.035     1.465    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     1.373    system_i/mdm_0/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                          18.809    
  -------------------------------------------------------------------
                         slack                                 17.436    





