/*
 * hi6405_type.h -- hi6405 codec driver
 *
 * Copyright (c) Huawei Technologies Co., Ltd. 2018-2019. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 */

#ifndef _HI6405_TYPE_H_
#define _HI6405_TYPE_H_

#include <sound/soc.h>
#include <linux/workqueue.h>
#include "linux/hisi/hi64xx/hi64xx_resmgr.h"
#include "linux/hisi/hi64xx/hi64xx_mbhc.h"
#include "../../../drivers/hisi/slimbus/slimbus.h"

#define HSMIC_MUX_OFFSET             4
#define AUXMIC_MUX_OFFSET            4
#define MIC3_MUX_OFFSET              4
#define MIC4_MUX_OFFSET              4
#define MIC5_MUX_OFFSET              4

#define HSMIC_MUX_TOTAL_MIC          2
#define AUXMIC_MUX_TOTAL_MIC         2
#define MIC3_MUX_TOTAL_MIC           2
#define MIC4_MUX_TOTAL_MIC           2
#define MIC5_MUX_TOTAL_MIC           1

#define MIC_CALIB_MIN_VALUE          114
#define MIC_CALIB_NONE_VALUE         120
#define MIC_CALIB_MAX_VALUE          126

#define LOWEST_FOUR_BITS_MASK        0xf

enum track_state {
	TRACK_FREE = 0,
	TRACK_STARTUP = 1,
};

enum classH_state {
	HP_CLASSH_STATE  = 0x1u,  /* hp high mode(classAB) = 0 low mode(classh) = 1 */
	RCV_CLASSH_STATE = 0x2u,  /* classh_rcv_hp_switch true = 1 false =0 */
	HP_POWER_STATE   = 0x4u,  /* hp power on = 1 power off = 0 */
	RCV_POWER_STATE  = 0x8u,  /* rcv power on = 1 power off = 0 */
};

enum sample_rate_reg_cfg {
	SAMPLE_RATE_REG_CFG_8K = 0u,
	SAMPLE_RATE_REG_CFG_16K = 1u,
	SAMPLE_RATE_REG_CFG_32K = 2u,
	SAMPLE_RATE_REG_CFG_48K = 4u,
	SAMPLE_RATE_REG_CFG_96K = 5u,
	SAMPLE_RATE_REG_CFG_192K = 6u,
};

enum sample_rate_index {
	SAMPLE_RATE_INDEX_8K,
	SAMPLE_RATE_INDEX_16K,
	SAMPLE_RATE_INDEX_32K,
	SAMPLE_RATE_INDEX_44K1,
	SAMPLE_RATE_INDEX_48K,
	SAMPLE_RATE_INDEX_88K2,
	SAMPLE_RATE_INDEX_96K,
	SAMPLE_RATE_INDEX_176K4,
	SAMPLE_RATE_INDEX_192K,
	SAMPLE_RATE_INDEX_384K,
	SAMPLE_RATE_INDEX_MAX
};

enum src_mode {
	SRC_MODE_1_5 = 4u,
	SRC_MODE_2 = 3u,
	SRC_MODE_3 = 0u,
	SRC_MODE_6 = 2u,
	SRC_MODE_12 = 1u,
};

enum hi6405_irq_type {
	HI6405_IRQ_PLL_UNLOCK = 20,
	HI6405_IRQ_PLL44K1_UNLOCK = 34,
	HI6405_IRQ_PLLMAD_UNLOCK = 36,
	HI6405_IRQ_BUNK1_OCP = 40,
	HI6405_IRQ_BUNK1_SCP = 41,
	HI6405_IRQ_CP1_SHORT = 42,
	HI6405_IRQ_CP2_SHORT = 43,
	HI6405_IRQ_LDO_AVDD18_OCP = 44,
	HI6405_IRQ_LDOP_OCP = 45,
	HI6405_IRQ_LDON_OCP = 46,
};

enum delay_type {
	RANGE_SLEEP = 1,
	MSLEEP,
	MDELAY,
	DELAY_BUTT,
};

enum codec_mic_pin_type {
	NONE = 0, /* no mic signal */
	HS_MIC = 1, /* HS_MIC cannot be calibrated */
	MAIN_MIC = 2,
	AUX_MIC = 3,
	MIC3 = 4,
	MIC4 = 5,
	MIC5 = 6,
};

enum codec_mic_adc_type {
	ADC0 = 0,
	ADC1 = 1,
	ADC2 = 2,
	ADC3 = 3,
	ADC4 = 4,
	TOTAL_MIC_ADC_TYPE = 5,
};

enum codec_calib_mic_pin_tpye {
	CODEC_CALIB_MAIN_MIC = 0,
	CODEC_CALIB_AUX_MIC = 1,
	CODEC_CALIB_MIC3 = 2,
	CODEC_CALIB_MIC4 = 3,
	CODEC_CALIB_MIC5 = 4,
	TOTAL_CODEC_CALIB_MIC = 5,
};

enum machine_calib_mic_type {
	MAIN_MIC1 = 0,
	MAIN_MIC2 = 1,
	SUB_MIC1 = 2,
	SUB_MIC2 = 3,
	TOTAL_MACHINE_CALIB_MIC = 4,
};

enum pc_hw_version {
	PC_HW_V1 = 1,
	PC_HW_V2,
	PC_HW_V3,
	PC_HW_BUT,
};

enum route_type {
	SPK_ROUTE = 1,
	DMIC_ROUTE = 1 << 1,
	HEADSET_PLAY_ROUTE = 1 << 2,
	HEADSET_MIC_ROUTE = 1 << 3,
};

struct reg_config {
	unsigned int addr;
	unsigned int mask;
	unsigned int val;
	bool update_bits;
};

struct irq_config {
	enum hi6405_irq_type type;
	irq_handler_t handler;
	const char *name;
	bool enabled;
};

struct reg_seq_config {
	struct reg_config cfg;
	enum delay_type type;
	unsigned int us;
};

/* virtual reg begin */
enum codec_virtual_addr {
	VIR_UP = 0x0,
	VIR_DOWN,
	VIR_MAIN_MIC,
	VIR_MAIN_MIC2,
	VIR_SUB_MIC,
	VIR_SUB_MIC2,
	VIR_EXTERN,
	VIR_PC,
	VIR_CNT,
};

struct mic_mux_node {
	enum codec_mic_pin_type type;
	unsigned int reg_value;
};

struct hi6405_board_cfg {
	int mic_num;
	bool classh_rcv_hp_switch;
	unsigned int mic_map[TOTAL_MACHINE_CALIB_MIC];
#ifdef CONFIG_HAC_SUPPORT
	int hac_gpio;
#endif
	bool wakeup_hisi_algo_support;
	bool hp_res_detect_enable;
	bool cap_1nf_enable;
	bool mic_control_sc_freq_enable;
	bool headphone_pop_on_delay_enable;
	bool backmic_record_enable;
	bool single_kcontrol_route_mode;
	bool codec_extra_info_enable;
	bool pllunlock_to_reset_dsp_enable;
	unsigned int hs_capture_gain;
	bool dsp_soundtrigger_disable;
	unsigned int ultra_pll_sync_i2s_id;
};

struct hi6405_pm {
	bool support_s4_pm;
	int codec_pm_switches_count;
	struct snd_ctl_elem_value *codec_pm_switches;
};

struct hi6405_platform_data {
	struct snd_soc_codec *codec;
	struct device_node *node;
	struct hi_cdc_ctrl *cdc_ctrl;
	struct hi64xx_resmgr *resmgr;
	struct hi64xx_irq *irqmgr;
	struct hi64xx_mbhc *mbhc;
	struct hi64xx_mbhc_config mbhc_config;
	struct hi6405_board_cfg board_config;
	spinlock_t v_rw_lock;
	struct mutex impdet_dapm_mutex;
	unsigned int virtual_reg[VIR_CNT];
	/*
	 * only 5 codec mic pin need to calibrate
	 * index 0: codec MAIN_MIC pin calib value
	 * index 1: codec AUX_MIC pin calib value
	 * index 2: codec MIC3 pin calib value
	 * index 3: codec MIC4 pin calib value
	 * index 4: codec MIC5 pin calib value
	 */
	unsigned int mic_calib_value[TOTAL_CODEC_CALIB_MIC];
	bool hsl_power_on;
	bool hsr_power_on;
	int dp_clk_num;
	int cp1_num;
	int cp2_num;
	struct slimbus_track_param voice_up_params;
	struct slimbus_track_param voice_down_params;
	struct slimbus_track_param play_params;
	struct slimbus_track_param capture_params;
	struct slimbus_track_param pa_iv_params;
	struct slimbus_track_param soundtrigger_params;
	struct slimbus_track_param ultrasonic_up_params;
	enum track_state voiceup_state;
	enum track_state voiceup_v2_state;
	enum track_state audioup_4mic_state;
	enum track_state audioup_4mic_v2_state;
	enum track_state audioup_5mic_state;
	enum classH_state rcv_hp_classH_state;
#ifdef AUDIO_FACTORY_MODE
	int mainmicbias_val;
#endif
	bool is_madswitch_on;
	bool is_callswitch_on;
	struct delayed_work headphone_pop_on_delay;
	unsigned int route_state;
	struct hi6405_pm pm;
};
void write_reg_array(struct snd_soc_codec *codec,
	const struct reg_config *reg_array, size_t len);
void write_reg_seq_array(struct snd_soc_codec *codec,
	const struct reg_seq_config *reg_seq_array, size_t len);
#endif

