x86/intel: Aggregate big core graphics naming

jira LE-1907
Rebuild_History Non-Buildable kernel-4.18.0-193.el8
commit-author Peter Zijlstra <peterz@infradead.org>
commit 5e741407eab7c602ee5a2b06afb0070a02f4412f
Empty-Commit: Cherry-Pick Conflicts during history rebuild.
Will be included in final tarball splat. Ref for failed cherry-pick at:
ciq/ciq_backports/kernel-4.18.0-193.el8/5e741407.failed

Currently big core clients with extra graphics on have:

 - _G
 - _GT3E

Make it uniformly: _G

for i in `git grep -l "\(INTEL_FAM6_\|VULNWL_INTEL\|INTEL_CPU_FAM6\).*_GT3E"`
do
	sed -i -e 's/\(\(INTEL_FAM6_\|VULNWL_INTEL\|INTEL_CPU_FAM6\).*\)_GT3E/\1_G/g' ${i}
done

	Signed-off-by: Peter Zijlstra (Intel) <peterz@infradead.org>
	Reviewed-by: Tony Luck <tony.luck@intel.com>
	Cc: x86@kernel.org
	Cc: Dave Hansen <dave.hansen@intel.com>
	Cc: Thomas Gleixner <tglx@linutronix.de>
	Cc: Borislav Petkov <bp@alien8.de>
Link: https://lkml.kernel.org/r/20190827195122.622802314@infradead.org
(cherry picked from commit 5e741407eab7c602ee5a2b06afb0070a02f4412f)
	Signed-off-by: Jonathan Maple <jmaple@ciq.com>

# Conflicts:
#	arch/x86/events/intel/core.c
#	arch/x86/events/intel/cstate.c
#	arch/x86/events/intel/rapl.c
#	arch/x86/events/intel/uncore.c
#	arch/x86/events/msr.c
#	arch/x86/include/asm/intel-family.h
#	arch/x86/kernel/apic/apic.c
#	arch/x86/kernel/cpu/bugs.c
#	arch/x86/kernel/cpu/intel.c
#	drivers/cpufreq/intel_pstate.c
#	drivers/idle/intel_idle.c
#	drivers/powercap/intel_rapl.c
#	tools/power/x86/turbostat/turbostat.c
diff --cc arch/x86/events/intel/core.c
index 1e5c1e574c8f,472b45c3eeb1..000000000000
--- a/arch/x86/events/intel/core.c
+++ b/arch/x86/events/intel/core.c
@@@ -3826,23 -3963,57 +3826,56 @@@ static __init void intel_clovertown_qui
  	x86_pmu.pebs_constraints = NULL;
  }
  
++<<<<<<< HEAD
 +static int intel_snb_pebs_broken(int cpu)
++=======
+ static const struct x86_cpu_desc isolation_ucodes[] = {
+ 	INTEL_CPU_DESC(INTEL_FAM6_HASWELL,		 3, 0x0000001f),
+ 	INTEL_CPU_DESC(INTEL_FAM6_HASWELL_L,		 1, 0x0000001e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_HASWELL_G,		 1, 0x00000015),
+ 	INTEL_CPU_DESC(INTEL_FAM6_HASWELL_X,		 2, 0x00000037),
+ 	INTEL_CPU_DESC(INTEL_FAM6_HASWELL_X,		 4, 0x0000000a),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL,		 4, 0x00000023),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_G,		 1, 0x00000014),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_XEON_D,	 2, 0x00000010),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_XEON_D,	 3, 0x07000009),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_XEON_D,	 4, 0x0f000009),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_XEON_D,	 5, 0x0e000002),
+ 	INTEL_CPU_DESC(INTEL_FAM6_BROADWELL_X,		 2, 0x0b000014),
+ 	INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,		 3, 0x00000021),
+ 	INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_X,		 4, 0x00000000),
+ 	INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE_L,		 3, 0x0000007c),
+ 	INTEL_CPU_DESC(INTEL_FAM6_SKYLAKE,		 3, 0x0000007c),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,		 9, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,		 9, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,		10, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,		11, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE_L,		12, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,		10, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,		11, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,		12, 0x0000004e),
+ 	INTEL_CPU_DESC(INTEL_FAM6_KABYLAKE,		13, 0x0000004e),
+ 	{}
+ };
+ 
+ static void intel_check_pebs_isolation(void)
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  {
 -	x86_pmu.pebs_no_isolation = !x86_cpu_has_min_microcode_rev(isolation_ucodes);
 -}
 +	u32 rev = UINT_MAX; /* default to broken for unknown models */
  
 -static __init void intel_pebs_isolation_quirk(void)
 -{
 -	WARN_ON_ONCE(x86_pmu.check_microcode);
 -	x86_pmu.check_microcode = intel_check_pebs_isolation;
 -	intel_check_pebs_isolation();
 -}
 +	switch (cpu_data(cpu).x86_model) {
 +	case INTEL_FAM6_SANDYBRIDGE:
 +		rev = 0x28;
 +		break;
  
 -static const struct x86_cpu_desc pebs_ucodes[] = {
 -	INTEL_CPU_DESC(INTEL_FAM6_SANDYBRIDGE,		7, 0x00000028),
 -	INTEL_CPU_DESC(INTEL_FAM6_SANDYBRIDGE_X,	6, 0x00000618),
 -	INTEL_CPU_DESC(INTEL_FAM6_SANDYBRIDGE_X,	7, 0x0000070c),
 -	{}
 -};
 +	case INTEL_FAM6_SANDYBRIDGE_X:
 +		switch (cpu_data(cpu).x86_stepping) {
 +		case 6: rev = 0x618; break;
 +		case 7: rev = 0x70c; break;
 +		}
 +	}
  
 -static bool intel_snb_pebs_broken(void)
 -{
 -	return !x86_cpu_has_min_microcode_rev(pebs_ucodes);
 +	return (cpu_data(cpu).microcode < rev);
  }
  
  static void intel_snb_check_microcode(void)
@@@ -4516,11 -4857,12 +4549,16 @@@ __init int intel_pmu_init(void
  		break;
  
  
 -	case INTEL_FAM6_HASWELL:
 +	case INTEL_FAM6_HASWELL_CORE:
  	case INTEL_FAM6_HASWELL_X:
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_ULT:
 +	case INTEL_FAM6_HASWELL_GT3E:
++=======
+ 	case INTEL_FAM6_HASWELL_L:
+ 	case INTEL_FAM6_HASWELL_G:
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  		x86_add_quirk(intel_ht_bug);
 -		x86_add_quirk(intel_pebs_isolation_quirk);
  		x86_pmu.late_ack = true;
  		memcpy(hw_cache_event_ids, hsw_hw_cache_event_ids, sizeof(hw_cache_event_ids));
  		memcpy(hw_cache_extra_regs, hsw_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));
@@@ -4548,10 -4890,11 +4586,10 @@@
  		name = "haswell";
  		break;
  
 -	case INTEL_FAM6_BROADWELL:
 +	case INTEL_FAM6_BROADWELL_CORE:
  	case INTEL_FAM6_BROADWELL_XEON_D:
- 	case INTEL_FAM6_BROADWELL_GT3E:
+ 	case INTEL_FAM6_BROADWELL_G:
  	case INTEL_FAM6_BROADWELL_X:
 -		x86_add_quirk(intel_pebs_isolation_quirk);
  		x86_pmu.late_ack = true;
  		memcpy(hw_cache_event_ids, hsw_hw_cache_event_ids, sizeof(hw_cache_event_ids));
  		memcpy(hw_cache_extra_regs, hsw_hw_cache_extra_regs, sizeof(hw_cache_extra_regs));
diff --cc arch/x86/events/intel/cstate.c
index 010caa7b475f,03d7a4042bc5..000000000000
--- a/arch/x86/events/intel/cstate.c
+++ b/arch/x86/events/intel/cstate.c
@@@ -553,29 -593,29 +553,35 @@@ static const struct x86_cpu_id intel_cs
  	X86_CSTATES_MODEL(INTEL_FAM6_IVYBRIDGE,   snb_cstates),
  	X86_CSTATES_MODEL(INTEL_FAM6_IVYBRIDGE_X, snb_cstates),
  
++<<<<<<< HEAD
 +	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_CORE, snb_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_X,	   snb_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_GT3E, snb_cstates),
++=======
+ 	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL,   snb_cstates),
+ 	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_X, snb_cstates),
+ 	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_G, snb_cstates),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  
 -	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_L, hswult_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_HASWELL_ULT, hswult_cstates),
  
 -	X86_CSTATES_MODEL(INTEL_FAM6_ATOM_SILVERMONT,   slm_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_ATOM_SILVERMONT, slm_cstates),
  	X86_CSTATES_MODEL(INTEL_FAM6_ATOM_SILVERMONT_X, slm_cstates),
 -	X86_CSTATES_MODEL(INTEL_FAM6_ATOM_AIRMONT,      slm_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_ATOM_AIRMONT,     slm_cstates),
  
 -	X86_CSTATES_MODEL(INTEL_FAM6_BROADWELL,        snb_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_BROADWELL_CORE,   snb_cstates),
  	X86_CSTATES_MODEL(INTEL_FAM6_BROADWELL_XEON_D, snb_cstates),
- 	X86_CSTATES_MODEL(INTEL_FAM6_BROADWELL_GT3E,   snb_cstates),
+ 	X86_CSTATES_MODEL(INTEL_FAM6_BROADWELL_G,      snb_cstates),
  	X86_CSTATES_MODEL(INTEL_FAM6_BROADWELL_X,      snb_cstates),
  
 -	X86_CSTATES_MODEL(INTEL_FAM6_SKYLAKE_L, snb_cstates),
 -	X86_CSTATES_MODEL(INTEL_FAM6_SKYLAKE,   snb_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_SKYLAKE_MOBILE,  snb_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_SKYLAKE_DESKTOP, snb_cstates),
  	X86_CSTATES_MODEL(INTEL_FAM6_SKYLAKE_X, snb_cstates),
  
 -	X86_CSTATES_MODEL(INTEL_FAM6_KABYLAKE_L, hswult_cstates),
 -	X86_CSTATES_MODEL(INTEL_FAM6_KABYLAKE,   hswult_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_KABYLAKE_MOBILE,  snb_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_KABYLAKE_DESKTOP, snb_cstates),
  
 -	X86_CSTATES_MODEL(INTEL_FAM6_CANNONLAKE_L, cnl_cstates),
 +	X86_CSTATES_MODEL(INTEL_FAM6_CANNONLAKE_MOBILE, cnl_cstates),
  
  	X86_CSTATES_MODEL(INTEL_FAM6_XEON_PHI_KNL, knl_cstates),
  	X86_CSTATES_MODEL(INTEL_FAM6_XEON_PHI_KNM, knl_cstates),
diff --cc arch/x86/events/intel/rapl.c
index 64447338b784,82e2c0ea99e4..000000000000
--- a/arch/x86/events/intel/rapl.c
+++ b/arch/x86/events/intel/rapl.c
@@@ -705,81 -671,76 +705,110 @@@ static int __init init_rapl_pmus(void
  #define X86_RAPL_MODEL_MATCH(model, init)	\
  	{ X86_VENDOR_INTEL, 6, model, X86_FEATURE_ANY, (unsigned long)&init }
  
 -static struct rapl_model model_snb = {
 -	.events		= BIT(PERF_RAPL_PP0) |
 -			  BIT(PERF_RAPL_PKG) |
 -			  BIT(PERF_RAPL_PP1),
 -	.apply_quirk	= false,
 +struct intel_rapl_init_fun {
 +	bool apply_quirk;
 +	int cntr_mask;
 +	struct attribute **attrs;
  };
  
 -static struct rapl_model model_snbep = {
 -	.events		= BIT(PERF_RAPL_PP0) |
 -			  BIT(PERF_RAPL_PKG) |
 -			  BIT(PERF_RAPL_RAM),
 -	.apply_quirk	= false,
 +static const struct intel_rapl_init_fun snb_rapl_init __initconst = {
 +	.apply_quirk = false,
 +	.cntr_mask = RAPL_IDX_CLN,
 +	.attrs = rapl_events_cln_attr,
  };
  
 -static struct rapl_model model_hsw = {
 -	.events		= BIT(PERF_RAPL_PP0) |
 -			  BIT(PERF_RAPL_PKG) |
 -			  BIT(PERF_RAPL_RAM) |
 -			  BIT(PERF_RAPL_PP1),
 -	.apply_quirk	= false,
 +static const struct intel_rapl_init_fun hsx_rapl_init __initconst = {
 +	.apply_quirk = true,
 +	.cntr_mask = RAPL_IDX_SRV,
 +	.attrs = rapl_events_srv_attr,
  };
  
 -static struct rapl_model model_hsx = {
 -	.events		= BIT(PERF_RAPL_PP0) |
 -			  BIT(PERF_RAPL_PKG) |
 -			  BIT(PERF_RAPL_RAM),
 -	.apply_quirk	= true,
 +static const struct intel_rapl_init_fun hsw_rapl_init __initconst = {
 +	.apply_quirk = false,
 +	.cntr_mask = RAPL_IDX_HSW,
 +	.attrs = rapl_events_hsw_attr,
  };
  
 -static struct rapl_model model_knl = {
 -	.events		= BIT(PERF_RAPL_PKG) |
 -			  BIT(PERF_RAPL_RAM),
 -	.apply_quirk	= true,
 +static const struct intel_rapl_init_fun snbep_rapl_init __initconst = {
 +	.apply_quirk = false,
 +	.cntr_mask = RAPL_IDX_SRV,
 +	.attrs = rapl_events_srv_attr,
  };
  
 -static struct rapl_model model_skl = {
 -	.events		= BIT(PERF_RAPL_PP0) |
 -			  BIT(PERF_RAPL_PKG) |
 -			  BIT(PERF_RAPL_RAM) |
 -			  BIT(PERF_RAPL_PP1) |
 -			  BIT(PERF_RAPL_PSYS),
 -	.apply_quirk	= false,
 +static const struct intel_rapl_init_fun knl_rapl_init __initconst = {
 +	.apply_quirk = true,
 +	.cntr_mask = RAPL_IDX_KNL,
 +	.attrs = rapl_events_knl_attr,
  };
  
++<<<<<<< HEAD
 +static const struct intel_rapl_init_fun skl_rapl_init __initconst = {
 +	.apply_quirk = false,
 +	.cntr_mask = RAPL_IDX_SKL_CLN,
 +	.attrs = rapl_events_skl_attr,
 +};
 +
 +static const struct x86_cpu_id rapl_cpu_match[] __initconst = {
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE,   snb_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE_X, snbep_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE,   snb_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE_X, snbep_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_CORE, hsw_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_X,    hsx_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_ULT,  hsw_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_GT3E, hsw_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_CORE,   hsw_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_GT3E,   hsw_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_X,	  hsx_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_XEON_D, hsx_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_XEON_PHI_KNL, knl_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_XEON_PHI_KNM, knl_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_MOBILE,  skl_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_DESKTOP, skl_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_X,	 hsx_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_KABYLAKE_MOBILE,  skl_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_KABYLAKE_DESKTOP, skl_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_CANNONLAKE_MOBILE,  skl_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ATOM_GOLDMONT, hsw_rapl_init),
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ATOM_GOLDMONT_X, hsw_rapl_init),
 +
 +	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ATOM_GOLDMONT_PLUS, hsw_rapl_init),
++=======
+ static const struct x86_cpu_id rapl_model_match[] __initconst = {
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE,		model_snb),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE_X,		model_snbep),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE,		model_snb),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE_X,		model_snbep),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL,		model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_X,		model_hsx),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_L,		model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_HASWELL_G,		model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL,		model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_G,		model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_X,		model_hsx),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_BROADWELL_XEON_D,	model_hsx),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_XEON_PHI_KNL,		model_knl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_XEON_PHI_KNM,		model_knl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_L,		model_skl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE,		model_skl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_SKYLAKE_X,		model_hsx),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_KABYLAKE_L,		model_skl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_KABYLAKE,		model_skl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_CANNONLAKE_L,		model_skl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ATOM_GOLDMONT,		model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ATOM_GOLDMONT_X,	model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ATOM_GOLDMONT_PLUS,	model_hsw),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ICELAKE_L,		model_skl),
+ 	X86_RAPL_MODEL_MATCH(INTEL_FAM6_ICELAKE,		model_skl),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	{},
  };
  
diff --cc arch/x86/events/intel/uncore.c
index 2dd9bdb6c7be,5a2f237707b8..000000000000
--- a/arch/x86/events/intel/uncore.c
+++ b/arch/x86/events/intel/uncore.c
@@@ -1382,11 -1451,11 +1382,19 @@@ static const struct x86_cpu_id intel_un
  	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_WESTMERE_EP,	  nhm_uncore_init),
  	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE,	  snb_uncore_init),
  	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_IVYBRIDGE,	  ivb_uncore_init),
++<<<<<<< HEAD
 +	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_HASWELL_CORE,	  hsw_uncore_init),
 +	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_HASWELL_ULT,	  hsw_uncore_init),
 +	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_HASWELL_GT3E,	  hsw_uncore_init),
 +	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_BROADWELL_CORE, bdw_uncore_init),
 +	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_BROADWELL_GT3E, bdw_uncore_init),
++=======
+ 	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_HASWELL,	  hsw_uncore_init),
+ 	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_HASWELL_L,	  hsw_uncore_init),
+ 	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_HASWELL_G,	  hsw_uncore_init),
+ 	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_BROADWELL,	  bdw_uncore_init),
+ 	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_BROADWELL_G,	  bdw_uncore_init),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_SANDYBRIDGE_X,  snbep_uncore_init),
  	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_NEHALEM_EX,	  nhmex_uncore_init),
  	X86_UNCORE_MODEL_MATCH(INTEL_FAM6_WESTMERE_EX,	  nhmex_uncore_init),
diff --cc arch/x86/events/msr.c
index 1b9f85abf9bc,e11fbdb3a035..000000000000
--- a/arch/x86/events/msr.c
+++ b/arch/x86/events/msr.c
@@@ -59,14 -59,14 +59,19 @@@ static bool test_intel(int idx
  	case INTEL_FAM6_IVYBRIDGE:
  	case INTEL_FAM6_IVYBRIDGE_X:
  
 -	case INTEL_FAM6_HASWELL:
 +	case INTEL_FAM6_HASWELL_CORE:
  	case INTEL_FAM6_HASWELL_X:
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_ULT:
 +	case INTEL_FAM6_HASWELL_GT3E:
++=======
+ 	case INTEL_FAM6_HASWELL_L:
+ 	case INTEL_FAM6_HASWELL_G:
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  
 -	case INTEL_FAM6_BROADWELL:
 +	case INTEL_FAM6_BROADWELL_CORE:
  	case INTEL_FAM6_BROADWELL_XEON_D:
- 	case INTEL_FAM6_BROADWELL_GT3E:
+ 	case INTEL_FAM6_BROADWELL_G:
  	case INTEL_FAM6_BROADWELL_X:
  
  	case INTEL_FAM6_ATOM_SILVERMONT:
diff --cc arch/x86/include/asm/intel-family.h
index f60ddd655c78,0bc7f397b4a6..000000000000
--- a/arch/x86/include/asm/intel-family.h
+++ b/arch/x86/include/asm/intel-family.h
@@@ -34,13 -49,13 +34,21 @@@
  #define INTEL_FAM6_IVYBRIDGE		0x3A
  #define INTEL_FAM6_IVYBRIDGE_X		0x3E
  
 -#define INTEL_FAM6_HASWELL		0x3C
 +#define INTEL_FAM6_HASWELL_CORE		0x3C
  #define INTEL_FAM6_HASWELL_X		0x3F
++<<<<<<< HEAD
 +#define INTEL_FAM6_HASWELL_ULT		0x45
 +#define INTEL_FAM6_HASWELL_GT3E		0x46
 +
 +#define INTEL_FAM6_BROADWELL_CORE	0x3D
 +#define INTEL_FAM6_BROADWELL_GT3E	0x47
++=======
+ #define INTEL_FAM6_HASWELL_L		0x45
+ #define INTEL_FAM6_HASWELL_G		0x46
+ 
+ #define INTEL_FAM6_BROADWELL		0x3D
+ #define INTEL_FAM6_BROADWELL_G		0x47
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  #define INTEL_FAM6_BROADWELL_X		0x4F
  #define INTEL_FAM6_BROADWELL_XEON_D	0x56
  
diff --cc arch/x86/kernel/apic/apic.c
index 4c9f99e94d52,c297e6d6b915..000000000000
--- a/arch/x86/kernel/apic/apic.c
+++ b/arch/x86/kernel/apic/apic.c
@@@ -586,18 -593,18 +586,27 @@@ static const struct x86_cpu_id deadline
  	DEADLINE_MODEL_MATCH_FUNC( INTEL_FAM6_BROADWELL_XEON_D,	bdx_deadline_rev),
  	DEADLINE_MODEL_MATCH_FUNC( INTEL_FAM6_SKYLAKE_X,	skx_deadline_rev),
  
++<<<<<<< HEAD
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_HASWELL_CORE,	0x22),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_HASWELL_ULT,	0x20),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_HASWELL_GT3E,	0x17),
 +
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_BROADWELL_CORE,	0x25),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_BROADWELL_GT3E,	0x17),
++=======
+ 	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_HASWELL,		0x22),
+ 	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_HASWELL_L,	0x20),
+ 	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_HASWELL_G,	0x17),
+ 
+ 	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_BROADWELL,	0x25),
+ 	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_BROADWELL_G,	0x17),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  
 -	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_SKYLAKE_L,	0xb2),
 -	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_SKYLAKE,		0xb2),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_SKYLAKE_MOBILE,	0xb2),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_SKYLAKE_DESKTOP,	0xb2),
  
 -	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_KABYLAKE_L,	0x52),
 -	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_KABYLAKE,		0x52),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_KABYLAKE_MOBILE,	0x52),
 +	DEADLINE_MODEL_MATCH_REV ( INTEL_FAM6_KABYLAKE_DESKTOP,	0x52),
  
  	{},
  };
diff --cc arch/x86/kernel/cpu/bugs.c
index 12e99400de09,0b569f10d4a0..000000000000
--- a/arch/x86/kernel/cpu/bugs.c
+++ b/arch/x86/kernel/cpu/bugs.c
@@@ -1221,15 -1184,15 +1221,27 @@@ static void override_cache_bits(struct 
  	case INTEL_FAM6_WESTMERE:
  	case INTEL_FAM6_SANDYBRIDGE:
  	case INTEL_FAM6_IVYBRIDGE:
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_CORE:
 +	case INTEL_FAM6_HASWELL_ULT:
 +	case INTEL_FAM6_HASWELL_GT3E:
 +	case INTEL_FAM6_BROADWELL_CORE:
 +	case INTEL_FAM6_BROADWELL_GT3E:
 +	case INTEL_FAM6_SKYLAKE_MOBILE:
 +	case INTEL_FAM6_SKYLAKE_DESKTOP:
 +	case INTEL_FAM6_KABYLAKE_MOBILE:
 +	case INTEL_FAM6_KABYLAKE_DESKTOP:
++=======
+ 	case INTEL_FAM6_HASWELL:
+ 	case INTEL_FAM6_HASWELL_L:
+ 	case INTEL_FAM6_HASWELL_G:
+ 	case INTEL_FAM6_BROADWELL:
+ 	case INTEL_FAM6_BROADWELL_G:
+ 	case INTEL_FAM6_SKYLAKE_L:
+ 	case INTEL_FAM6_SKYLAKE:
+ 	case INTEL_FAM6_KABYLAKE_L:
+ 	case INTEL_FAM6_KABYLAKE:
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  		if (c->x86_cache_bits < 44)
  			c->x86_cache_bits = 44;
  		break;
diff --cc arch/x86/kernel/cpu/intel.c
index 3f0abb62161b,1d2c64bcf6ab..000000000000
--- a/arch/x86/kernel/cpu/intel.c
+++ b/arch/x86/kernel/cpu/intel.c
@@@ -116,21 -142,21 +116,32 @@@ struct sku_microcode 
  	u32 microcode;
  };
  static const struct sku_microcode spectre_bad_microcodes[] = {
 -	{ INTEL_FAM6_KABYLAKE,		0x0B,	0x80 },
 -	{ INTEL_FAM6_KABYLAKE,		0x0A,	0x80 },
 -	{ INTEL_FAM6_KABYLAKE,		0x09,	0x80 },
 -	{ INTEL_FAM6_KABYLAKE_L,	0x0A,	0x80 },
 -	{ INTEL_FAM6_KABYLAKE_L,	0x09,	0x80 },
 +	{ INTEL_FAM6_KABYLAKE_DESKTOP,	0x0B,	0x80 },
 +	{ INTEL_FAM6_KABYLAKE_DESKTOP,	0x0A,	0x80 },
 +	{ INTEL_FAM6_KABYLAKE_DESKTOP,	0x09,	0x80 },
 +	{ INTEL_FAM6_KABYLAKE_MOBILE,	0x0A,	0x80 },
 +	{ INTEL_FAM6_KABYLAKE_MOBILE,	0x09,	0x80 },
  	{ INTEL_FAM6_SKYLAKE_X,		0x03,	0x0100013e },
  	{ INTEL_FAM6_SKYLAKE_X,		0x04,	0x0200003c },
++<<<<<<< HEAD
 +	{ INTEL_FAM6_BROADWELL_CORE,	0x04,	0x28 },
 +	{ INTEL_FAM6_BROADWELL_GT3E,	0x01,	0x1b },
 +	{ INTEL_FAM6_BROADWELL_XEON_D,	0x02,	0x14 },
 +	{ INTEL_FAM6_BROADWELL_XEON_D,	0x03,	0x07000011 },
 +	{ INTEL_FAM6_BROADWELL_X,	0x01,	0x0b000025 },
 +	{ INTEL_FAM6_HASWELL_ULT,	0x01,	0x21 },
 +	{ INTEL_FAM6_HASWELL_GT3E,	0x01,	0x18 },
 +	{ INTEL_FAM6_HASWELL_CORE,	0x03,	0x23 },
++=======
+ 	{ INTEL_FAM6_BROADWELL,		0x04,	0x28 },
+ 	{ INTEL_FAM6_BROADWELL_G,	0x01,	0x1b },
+ 	{ INTEL_FAM6_BROADWELL_XEON_D,	0x02,	0x14 },
+ 	{ INTEL_FAM6_BROADWELL_XEON_D,	0x03,	0x07000011 },
+ 	{ INTEL_FAM6_BROADWELL_X,	0x01,	0x0b000025 },
+ 	{ INTEL_FAM6_HASWELL_L,		0x01,	0x21 },
+ 	{ INTEL_FAM6_HASWELL_G,		0x01,	0x18 },
+ 	{ INTEL_FAM6_HASWELL,		0x03,	0x23 },
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	{ INTEL_FAM6_HASWELL_X,		0x02,	0x3b },
  	{ INTEL_FAM6_HASWELL_X,		0x04,	0x10 },
  	{ INTEL_FAM6_IVYBRIDGE_X,	0x04,	0x42a },
diff --cc drivers/cpufreq/intel_pstate.c
index 9d4adde922e2,99b9c01f8c1a..000000000000
--- a/drivers/cpufreq/intel_pstate.c
+++ b/drivers/cpufreq/intel_pstate.c
@@@ -1824,17 -1871,17 +1824,23 @@@ static const struct x86_cpu_id intel_ps
  	ICPU(INTEL_FAM6_SANDYBRIDGE_X,		core_funcs),
  	ICPU(INTEL_FAM6_ATOM_SILVERMONT,	silvermont_funcs),
  	ICPU(INTEL_FAM6_IVYBRIDGE,		core_funcs),
 -	ICPU(INTEL_FAM6_HASWELL,		core_funcs),
 -	ICPU(INTEL_FAM6_BROADWELL,		core_funcs),
 +	ICPU(INTEL_FAM6_HASWELL_CORE,		core_funcs),
 +	ICPU(INTEL_FAM6_BROADWELL_CORE,		core_funcs),
  	ICPU(INTEL_FAM6_IVYBRIDGE_X,		core_funcs),
  	ICPU(INTEL_FAM6_HASWELL_X,		core_funcs),
++<<<<<<< HEAD
 +	ICPU(INTEL_FAM6_HASWELL_ULT,		core_funcs),
 +	ICPU(INTEL_FAM6_HASWELL_GT3E,		core_funcs),
 +	ICPU(INTEL_FAM6_BROADWELL_GT3E,		core_funcs),
++=======
+ 	ICPU(INTEL_FAM6_HASWELL_L,		core_funcs),
+ 	ICPU(INTEL_FAM6_HASWELL_G,		core_funcs),
+ 	ICPU(INTEL_FAM6_BROADWELL_G,		core_funcs),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	ICPU(INTEL_FAM6_ATOM_AIRMONT,		airmont_funcs),
 -	ICPU(INTEL_FAM6_SKYLAKE_L,		core_funcs),
 +	ICPU(INTEL_FAM6_SKYLAKE_MOBILE,		core_funcs),
  	ICPU(INTEL_FAM6_BROADWELL_X,		core_funcs),
 -	ICPU(INTEL_FAM6_SKYLAKE,		core_funcs),
 +	ICPU(INTEL_FAM6_SKYLAKE_DESKTOP,	core_funcs),
  	ICPU(INTEL_FAM6_BROADWELL_XEON_D,	core_funcs),
  	ICPU(INTEL_FAM6_XEON_PHI_KNL,		knl_funcs),
  	ICPU(INTEL_FAM6_XEON_PHI_KNM,		knl_funcs),
diff --cc drivers/idle/intel_idle.c
index 8b5d85c91e9d,c4081324a02b..000000000000
--- a/drivers/idle/intel_idle.c
+++ b/drivers/idle/intel_idle.c
@@@ -1084,19 -1072,19 +1084,27 @@@ static const struct x86_cpu_id intel_id
  	INTEL_CPU_FAM6(ATOM_AIRMONT,		idle_cpu_cht),
  	INTEL_CPU_FAM6(IVYBRIDGE,		idle_cpu_ivb),
  	INTEL_CPU_FAM6(IVYBRIDGE_X,		idle_cpu_ivt),
 -	INTEL_CPU_FAM6(HASWELL,			idle_cpu_hsw),
 +	INTEL_CPU_FAM6(HASWELL_CORE,		idle_cpu_hsw),
  	INTEL_CPU_FAM6(HASWELL_X,		idle_cpu_hsw),
++<<<<<<< HEAD
 +	INTEL_CPU_FAM6(HASWELL_ULT,		idle_cpu_hsw),
 +	INTEL_CPU_FAM6(HASWELL_GT3E,		idle_cpu_hsw),
 +	INTEL_CPU_FAM6(ATOM_SILVERMONT_X,	idle_cpu_avn),
 +	INTEL_CPU_FAM6(BROADWELL_CORE,		idle_cpu_bdw),
 +	INTEL_CPU_FAM6(BROADWELL_GT3E,		idle_cpu_bdw),
++=======
+ 	INTEL_CPU_FAM6(HASWELL_L,		idle_cpu_hsw),
+ 	INTEL_CPU_FAM6(HASWELL_G,		idle_cpu_hsw),
+ 	INTEL_CPU_FAM6(ATOM_SILVERMONT_X,	idle_cpu_avn),
+ 	INTEL_CPU_FAM6(BROADWELL,		idle_cpu_bdw),
+ 	INTEL_CPU_FAM6(BROADWELL_G,		idle_cpu_bdw),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	INTEL_CPU_FAM6(BROADWELL_X,		idle_cpu_bdw),
  	INTEL_CPU_FAM6(BROADWELL_XEON_D,	idle_cpu_bdw),
 -	INTEL_CPU_FAM6(SKYLAKE_L,		idle_cpu_skl),
 -	INTEL_CPU_FAM6(SKYLAKE,			idle_cpu_skl),
 -	INTEL_CPU_FAM6(KABYLAKE_L,		idle_cpu_skl),
 -	INTEL_CPU_FAM6(KABYLAKE,		idle_cpu_skl),
 +	INTEL_CPU_FAM6(SKYLAKE_MOBILE,		idle_cpu_skl),
 +	INTEL_CPU_FAM6(SKYLAKE_DESKTOP,		idle_cpu_skl),
 +	INTEL_CPU_FAM6(KABYLAKE_MOBILE,		idle_cpu_skl),
 +	INTEL_CPU_FAM6(KABYLAKE_DESKTOP,	idle_cpu_skl),
  	INTEL_CPU_FAM6(SKYLAKE_X,		idle_cpu_skx),
  	INTEL_CPU_FAM6(XEON_PHI_KNL,		idle_cpu_knl),
  	INTEL_CPU_FAM6(XEON_PHI_KNM,		idle_cpu_knl),
diff --cc drivers/powercap/intel_rapl.c
index ad78c1d08260,07af068f6ab6..000000000000
--- a/drivers/powercap/intel_rapl.c
+++ b/drivers/powercap/intel_rapl.c
@@@ -1139,43 -951,48 +1139,55 @@@ static const struct rapl_defaults rapl_
  };
  
  static const struct x86_cpu_id rapl_ids[] __initconst = {
 -	INTEL_CPU_FAM6(SANDYBRIDGE, rapl_defaults_core),
 -	INTEL_CPU_FAM6(SANDYBRIDGE_X, rapl_defaults_core),
 -
 -	INTEL_CPU_FAM6(IVYBRIDGE, rapl_defaults_core),
 -	INTEL_CPU_FAM6(IVYBRIDGE_X, rapl_defaults_core),
 -
 +	INTEL_CPU_FAM6(SANDYBRIDGE,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(SANDYBRIDGE_X,		rapl_defaults_core),
 +
 +	INTEL_CPU_FAM6(IVYBRIDGE,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(IVYBRIDGE_X,		rapl_defaults_core),
 +
++<<<<<<< HEAD:drivers/powercap/intel_rapl.c
 +	INTEL_CPU_FAM6(HASWELL_CORE,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(HASWELL_ULT,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(HASWELL_GT3E,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(HASWELL_X,		rapl_defaults_hsw_server),
 +
 +	INTEL_CPU_FAM6(BROADWELL_CORE,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(BROADWELL_GT3E,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(BROADWELL_XEON_D,	rapl_defaults_core),
 +	INTEL_CPU_FAM6(BROADWELL_X,		rapl_defaults_hsw_server),
++=======
+ 	INTEL_CPU_FAM6(HASWELL, rapl_defaults_core),
+ 	INTEL_CPU_FAM6(HASWELL_L, rapl_defaults_core),
+ 	INTEL_CPU_FAM6(HASWELL_G, rapl_defaults_core),
+ 	INTEL_CPU_FAM6(HASWELL_X, rapl_defaults_hsw_server),
+ 
+ 	INTEL_CPU_FAM6(BROADWELL, rapl_defaults_core),
+ 	INTEL_CPU_FAM6(BROADWELL_G, rapl_defaults_core),
+ 	INTEL_CPU_FAM6(BROADWELL_XEON_D, rapl_defaults_core),
+ 	INTEL_CPU_FAM6(BROADWELL_X, rapl_defaults_hsw_server),
 -
 -	INTEL_CPU_FAM6(SKYLAKE, rapl_defaults_core),
 -	INTEL_CPU_FAM6(SKYLAKE_L, rapl_defaults_core),
 -	INTEL_CPU_FAM6(SKYLAKE_X, rapl_defaults_hsw_server),
 -	INTEL_CPU_FAM6(KABYLAKE_L, rapl_defaults_core),
 -	INTEL_CPU_FAM6(KABYLAKE, rapl_defaults_core),
 -	INTEL_CPU_FAM6(CANNONLAKE_L, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ICELAKE_L, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ICELAKE, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ICELAKE_NNPI, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ICELAKE_X, rapl_defaults_hsw_server),
 -	INTEL_CPU_FAM6(ICELAKE_XEON_D, rapl_defaults_hsw_server),
 -
 -	INTEL_CPU_FAM6(ATOM_SILVERMONT, rapl_defaults_byt),
 -	INTEL_CPU_FAM6(ATOM_AIRMONT, rapl_defaults_cht),
 -	INTEL_CPU_FAM6(ATOM_SILVERMONT_MID, rapl_defaults_tng),
 -	INTEL_CPU_FAM6(ATOM_AIRMONT_MID, rapl_defaults_ann),
 -	INTEL_CPU_FAM6(ATOM_GOLDMONT, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ATOM_GOLDMONT_PLUS, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ATOM_GOLDMONT_X, rapl_defaults_core),
 -	INTEL_CPU_FAM6(ATOM_TREMONT_X, rapl_defaults_core),
 -
 -	INTEL_CPU_FAM6(XEON_PHI_KNL, rapl_defaults_hsw_server),
 -	INTEL_CPU_FAM6(XEON_PHI_KNM, rapl_defaults_hsw_server),
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming):drivers/powercap/intel_rapl_common.c
 +
 +	INTEL_CPU_FAM6(SKYLAKE_DESKTOP,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(SKYLAKE_MOBILE,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(SKYLAKE_X,		rapl_defaults_hsw_server),
 +	INTEL_CPU_FAM6(KABYLAKE_MOBILE,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(KABYLAKE_DESKTOP,	rapl_defaults_core),
 +	INTEL_CPU_FAM6(CANNONLAKE_MOBILE,	rapl_defaults_core),
 +	INTEL_CPU_FAM6(ICELAKE_MOBILE,		rapl_defaults_core),
 +
 +	INTEL_CPU_FAM6(ATOM_SILVERMONT,		rapl_defaults_byt),
 +	INTEL_CPU_FAM6(ATOM_AIRMONT,		rapl_defaults_cht),
 +	INTEL_CPU_FAM6(ATOM_SILVERMONT_MID,	rapl_defaults_tng),
 +	INTEL_CPU_FAM6(ATOM_AIRMONT_MID,	rapl_defaults_ann),
 +	INTEL_CPU_FAM6(ATOM_GOLDMONT,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(ATOM_GOLDMONT_PLUS,	rapl_defaults_core),
 +	INTEL_CPU_FAM6(ATOM_GOLDMONT_X,		rapl_defaults_core),
 +	INTEL_CPU_FAM6(ATOM_TREMONT_X,		rapl_defaults_core),
 +
 +	INTEL_CPU_FAM6(XEON_PHI_KNL,		rapl_defaults_hsw_server),
 +	INTEL_CPU_FAM6(XEON_PHI_KNM,		rapl_defaults_hsw_server),
  	{}
  };
 -
  MODULE_DEVICE_TABLE(x86cpu, rapl_ids);
  
  /* Read once for all raw primitive data for domains */
diff --cc tools/power/x86/turbostat/turbostat.c
index 33444b65755d,271cf18efbab..000000000000
--- a/tools/power/x86/turbostat/turbostat.c
+++ b/tools/power/x86/turbostat/turbostat.c
@@@ -3246,15 -3207,14 +3246,21 @@@ int probe_nhm_msrs(unsigned int family
  		pkg_cstate_limits = snb_pkg_cstate_limits;
  		has_misc_feature_control = 1;
  		break;
 -	case INTEL_FAM6_HASWELL:	/* HSW */
 +	case INTEL_FAM6_HASWELL_CORE:	/* HSW */
  	case INTEL_FAM6_HASWELL_X:	/* HSX */
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_ULT:	/* HSW */
 +	case INTEL_FAM6_HASWELL_GT3E:	/* HSW */
 +	case INTEL_FAM6_BROADWELL_CORE:	/* BDW */
 +	case INTEL_FAM6_BROADWELL_GT3E:	/* BDW */
++=======
+ 	case INTEL_FAM6_HASWELL_G:	/* HSW */
+ 	case INTEL_FAM6_BROADWELL:	/* BDW */
+ 	case INTEL_FAM6_BROADWELL_G:	/* BDW */
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	case INTEL_FAM6_BROADWELL_X:	/* BDX */
 -	case INTEL_FAM6_SKYLAKE_L:	/* SKL */
 -	case INTEL_FAM6_CANNONLAKE_L:	/* CNL */
 +	case INTEL_FAM6_SKYLAKE_MOBILE:	/* SKL */
 +	case INTEL_FAM6_CANNONLAKE_MOBILE:	/* CNL */
  		pkg_cstate_limits = hsw_pkg_cstate_limits;
  		has_misc_feature_control = 1;
  		break;
@@@ -3443,15 -3403,14 +3449,21 @@@ int has_config_tdp(unsigned int family
  
  	switch (model) {
  	case INTEL_FAM6_IVYBRIDGE:	/* IVB */
 -	case INTEL_FAM6_HASWELL:	/* HSW */
 +	case INTEL_FAM6_HASWELL_CORE:	/* HSW */
  	case INTEL_FAM6_HASWELL_X:	/* HSX */
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_ULT:	/* HSW */
 +	case INTEL_FAM6_HASWELL_GT3E:	/* HSW */
 +	case INTEL_FAM6_BROADWELL_CORE:	/* BDW */
 +	case INTEL_FAM6_BROADWELL_GT3E:	/* BDW */
++=======
+ 	case INTEL_FAM6_HASWELL_G:	/* HSW */
+ 	case INTEL_FAM6_BROADWELL:	/* BDW */
+ 	case INTEL_FAM6_BROADWELL_G:	/* BDW */
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	case INTEL_FAM6_BROADWELL_X:	/* BDX */
 -	case INTEL_FAM6_SKYLAKE_L:	/* SKL */
 -	case INTEL_FAM6_CANNONLAKE_L:	/* CNL */
 +	case INTEL_FAM6_SKYLAKE_MOBILE:	/* SKL */
 +	case INTEL_FAM6_CANNONLAKE_MOBILE:	/* CNL */
  	case INTEL_FAM6_SKYLAKE_X:	/* SKX */
  
  	case INTEL_FAM6_XEON_PHI_KNL:	/* Knights Landing */
@@@ -3882,11 -3840,10 +3894,18 @@@ void rapl_probe_intel(unsigned int fami
  	switch (model) {
  	case INTEL_FAM6_SANDYBRIDGE:
  	case INTEL_FAM6_IVYBRIDGE:
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_CORE:	/* HSW */
 +	case INTEL_FAM6_HASWELL_ULT:	/* HSW */
 +	case INTEL_FAM6_HASWELL_GT3E:	/* HSW */
 +	case INTEL_FAM6_BROADWELL_CORE:	/* BDW */
 +	case INTEL_FAM6_BROADWELL_GT3E:	/* BDW */
++=======
+ 	case INTEL_FAM6_HASWELL:	/* HSW */
+ 	case INTEL_FAM6_HASWELL_G:	/* HSW */
+ 	case INTEL_FAM6_BROADWELL:	/* BDW */
+ 	case INTEL_FAM6_BROADWELL_G:	/* BDW */
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  		do_rapl = RAPL_PKG | RAPL_CORES | RAPL_CORE_POLICY | RAPL_GFX | RAPL_PKG_POWER_INFO;
  		if (rapl_joules) {
  			BIC_PRESENT(BIC_Pkg_J);
@@@ -4075,9 -4031,8 +4094,14 @@@ void perf_limit_reasons_probe(unsigned 
  		return;
  
  	switch (model) {
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_CORE:	/* HSW */
 +	case INTEL_FAM6_HASWELL_ULT:	/* HSW */
 +	case INTEL_FAM6_HASWELL_GT3E:	/* HSW */
++=======
+ 	case INTEL_FAM6_HASWELL:	/* HSW */
+ 	case INTEL_FAM6_HASWELL_G:	/* HSW */
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  		do_gfx_perf_limit_reasons = 1;
  	case INTEL_FAM6_HASWELL_X:	/* HSX */
  		do_core_perf_limit_reasons = 1;
@@@ -4294,15 -4249,14 +4318,21 @@@ int has_snb_msrs(unsigned int family, u
  	case INTEL_FAM6_SANDYBRIDGE_X:
  	case INTEL_FAM6_IVYBRIDGE:	/* IVB */
  	case INTEL_FAM6_IVYBRIDGE_X:	/* IVB Xeon */
 -	case INTEL_FAM6_HASWELL:	/* HSW */
 +	case INTEL_FAM6_HASWELL_CORE:	/* HSW */
  	case INTEL_FAM6_HASWELL_X:	/* HSW */
++<<<<<<< HEAD
 +	case INTEL_FAM6_HASWELL_ULT:	/* HSW */
 +	case INTEL_FAM6_HASWELL_GT3E:	/* HSW */
 +	case INTEL_FAM6_BROADWELL_CORE:	/* BDW */
 +	case INTEL_FAM6_BROADWELL_GT3E:	/* BDW */
++=======
+ 	case INTEL_FAM6_HASWELL_G:	/* HSW */
+ 	case INTEL_FAM6_BROADWELL:	/* BDW */
+ 	case INTEL_FAM6_BROADWELL_G:	/* BDW */
++>>>>>>> 5e741407eab7 (x86/intel: Aggregate big core graphics naming)
  	case INTEL_FAM6_BROADWELL_X:	/* BDX */
 -	case INTEL_FAM6_SKYLAKE_L:	/* SKL */
 -	case INTEL_FAM6_CANNONLAKE_L:	/* CNL */
 +	case INTEL_FAM6_SKYLAKE_MOBILE:	/* SKL */
 +	case INTEL_FAM6_CANNONLAKE_MOBILE:	/* CNL */
  	case INTEL_FAM6_SKYLAKE_X:	/* SKX */
  	case INTEL_FAM6_ATOM_GOLDMONT:	/* BXT */
  	case INTEL_FAM6_ATOM_GOLDMONT_PLUS:
* Unmerged path arch/x86/events/intel/core.c
* Unmerged path arch/x86/events/intel/cstate.c
diff --git a/arch/x86/events/intel/pt.c b/arch/x86/events/intel/pt.c
index 9494ca68fd9d..9401864594f8 100644
--- a/arch/x86/events/intel/pt.c
+++ b/arch/x86/events/intel/pt.c
@@ -214,7 +214,7 @@ static int __init pt_pmu_hw_init(void)
 	switch (boot_cpu_data.x86_model) {
 	case INTEL_FAM6_BROADWELL_CORE:
 	case INTEL_FAM6_BROADWELL_XEON_D:
-	case INTEL_FAM6_BROADWELL_GT3E:
+	case INTEL_FAM6_BROADWELL_G:
 	case INTEL_FAM6_BROADWELL_X:
 		/* not setting BRANCH_EN will #GP, erratum BDM106 */
 		pt_pmu.branch_en_always_on = true;
* Unmerged path arch/x86/events/intel/rapl.c
* Unmerged path arch/x86/events/intel/uncore.c
* Unmerged path arch/x86/events/msr.c
* Unmerged path arch/x86/include/asm/intel-family.h
* Unmerged path arch/x86/kernel/apic/apic.c
* Unmerged path arch/x86/kernel/cpu/bugs.c
* Unmerged path arch/x86/kernel/cpu/intel.c
* Unmerged path drivers/cpufreq/intel_pstate.c
* Unmerged path drivers/idle/intel_idle.c
* Unmerged path drivers/powercap/intel_rapl.c
* Unmerged path tools/power/x86/turbostat/turbostat.c
