#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May  3 09:37:52 2022
# Process ID: 4667
# Current directory: /home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
Command: open_checkpoint design_1_wrapper_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2417.516 ; gain = 0.000 ; free physical = 9045 ; free virtual = 13218
INFO: [Device 21-403] Loading part xcku040-ffva1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2484.023 ; gain = 0.000 ; free physical = 8156 ; free virtual = 12416
INFO: [Netlist 29-17] Analyzing 2129 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[5]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[6]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[7]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[8]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/boot_delay_cnt[9]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/state_1[0]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/state_1[1]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/state_1[2]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/state_1[3]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/state_1[4]'; it is marked with attributes prohibiting Vivado debug.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/state_1[5]'; it is marked with attributes prohibiting Vivado debug.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.602 ; gain = 103.039 ; free physical = 7618 ; free virtual = 11891
Restored from archive | CPU: 2.300000 secs | Memory: 61.087006 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3144.602 ; gain = 103.039 ; free physical = 7617 ; free virtual = 11890
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3241.492 ; gain = 0.000 ; free physical = 7496 ; free virtual = 11785
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 259 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 85 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 7 instances
  RAM16X1S => RAM32X1S (RAMS32): 4 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 57 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 36 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 68 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 3241.492 ; gain = 823.977 ; free physical = 7496 ; free virtual = 11785
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2021.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 94537fec ConstDB: 0 ShapeSum: 5b38f7a RouteDB: c5c2ba0b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7284e183

Time (s): cpu = 00:01:04 ; elapsed = 00:00:40 . Memory (MB): peak = 4171.086 ; gain = 0.000 ; free physical = 6623 ; free virtual = 11063
Post Restoration Checksum: NetGraph: dce32102 NumContArr: 861d6326 Constraints: 44b39045 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1a7b4146d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 4171.086 ; gain = 0.000 ; free physical = 6561 ; free virtual = 11002

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1a7b4146d

Time (s): cpu = 00:01:05 ; elapsed = 00:00:40 . Memory (MB): peak = 4171.086 ; gain = 0.000 ; free physical = 6561 ; free virtual = 11002

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: bf4099d4

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 4252.117 ; gain = 81.031 ; free physical = 6549 ; free virtual = 10990

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1fcacce55

Time (s): cpu = 00:01:23 ; elapsed = 00:00:48 . Memory (MB): peak = 4252.117 ; gain = 81.031 ; free physical = 6512 ; free virtual = 10943
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.094  | TNS=0.000  | WHS=-1.478 | THS=-652.011|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2b5d0514e

Time (s): cpu = 00:02:04 ; elapsed = 00:00:59 . Memory (MB): peak = 4252.117 ; gain = 81.031 ; free physical = 6504 ; free virtual = 10935
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.094  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 263d856f0

Time (s): cpu = 00:02:04 ; elapsed = 00:00:59 . Memory (MB): peak = 4252.117 ; gain = 81.031 ; free physical = 6502 ; free virtual = 10936
Phase 2 Router Initialization | Checksum: 1f1a3ba59

Time (s): cpu = 00:02:05 ; elapsed = 00:00:59 . Memory (MB): peak = 4252.117 ; gain = 81.031 ; free physical = 6502 ; free virtual = 10936

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00148745 %
  Global Horizontal Routing Utilization  = 0.00298318 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 60509
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 53833
  Number of Partially Routed Nets     = 6676
  Number of Node Overlaps             = 81


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1f1a3ba59

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 4287.961 ; gain = 116.875 ; free physical = 6499 ; free virtual = 10933
Phase 3 Initial Routing | Checksum: f0385fae

Time (s): cpu = 00:08:46 ; elapsed = 00:01:58 . Memory (MB): peak = 4987.961 ; gain = 816.875 ; free physical = 6372 ; free virtual = 10806
INFO: [Route 35-580] Design has 228 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][0]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][0]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][0]/D|
|                     aclk |                     aclk |             design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata_reg[0]/D|
|                     aclk |                     aclk |              design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][4]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8551
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_5_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 475
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
INFO: [Route 35-443] CLB routing congestion detected. Several CLBs have high routing utilization, which can impact timing closure. Congested CLBs and Nets are dumped in: iter_35_CongestedCLBsAndNets.txt
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-194.148| WHS=-0.689 | THS=-116.176|

Phase 4.1 Global Iteration 0 | Checksum: 26a898e5c

Time (s): cpu = 00:49:18 ; elapsed = 00:09:32 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5862 ; free virtual = 10389

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1134
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 20
Phase 4.2 Global Iteration 1 | Checksum: 19c4fd007

Time (s): cpu = 01:28:10 ; elapsed = 00:22:00 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5682 ; free virtual = 10316

Phase 4.3 Additional Iteration for Hold

Phase 4.3.1 Global Iteration for Hold
INFO: [Route 35-444] Design has unmet hold violation, router is invoking high effort hold fixing.

Phase 4.3.1.1 Update Timing
Phase 4.3.1.1 Update Timing | Checksum: 164cda528

Time (s): cpu = 01:28:17 ; elapsed = 00:22:03 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5695 ; free virtual = 10329
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-194.148| WHS=-0.689 | THS=-116.176|


Phase 4.3.1.2 Fast Budgeting
Phase 4.3.1.2 Fast Budgeting | Checksum: 1880fa8c5

Time (s): cpu = 01:28:22 ; elapsed = 00:22:07 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5717 ; free virtual = 10351

Phase 4.3.1.3 Lut RouteThru Assignment for hold
Phase 4.3.1.3 Lut RouteThru Assignment for hold | Checksum: 1b9144e0f

Time (s): cpu = 01:36:01 ; elapsed = 00:23:13 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5758 ; free virtual = 10401
 Number of Nodes with overlaps = 1982
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 13
WARNING: [Route 35-514] Design has a large number of hold violators. This is likely a design or constraint issue. Router is turning off hold fixing.
Resolution: You can turn off flag route.enableHoldExpnBailout to disable hold expansion based bailout to continue fixing hold.
 Number of Nodes with overlaps = 62
Phase 4.3.1 Global Iteration for Hold | Checksum: 19eee5bea

Time (s): cpu = 03:18:49 ; elapsed = 00:44:47 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5581 ; free virtual = 10351
Phase 4.3 Additional Iteration for Hold | Checksum: 19eee5bea

Time (s): cpu = 03:18:50 ; elapsed = 00:44:47 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5582 ; free virtual = 10352
Phase 4 Rip-up And Reroute | Checksum: 19eee5bea

Time (s): cpu = 03:18:50 ; elapsed = 00:44:47 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5582 ; free virtual = 10352

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18ea17c79

Time (s): cpu = 03:19:01 ; elapsed = 00:44:52 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5629 ; free virtual = 10384
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-194.148| WHS=-0.689 | THS=-116.176|

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 13f27156e

Time (s): cpu = 03:19:05 ; elapsed = 00:44:53 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5626 ; free virtual = 10382

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13f27156e

Time (s): cpu = 03:19:05 ; elapsed = 00:44:53 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5626 ; free virtual = 10382
Phase 5 Delay and Skew Optimization | Checksum: 13f27156e

Time (s): cpu = 03:19:05 ; elapsed = 00:44:54 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5626 ; free virtual = 10382

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1230cd72d

Time (s): cpu = 03:19:17 ; elapsed = 00:44:58 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5625 ; free virtual = 10381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.267 | TNS=-147.244| WHS=-0.689 | THS=-116.270|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 16580265a

Time (s): cpu = 03:41:16 ; elapsed = 00:55:02 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5402 ; free virtual = 10253
Phase 6.1 Hold Fix Iter | Checksum: 16580265a

Time (s): cpu = 03:41:16 ; elapsed = 00:55:03 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5402 ; free virtual = 10252

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.441 | TNS=-197.139| WHS=-0.228 | THS=-1.048 |

Phase 6.2 Additional Hold Fix | Checksum: 169035acc

Time (s): cpu = 03:41:31 ; elapsed = 00:55:10 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5405 ; free virtual = 10256
 Number of Nodes with overlaps = 392
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
WARNING: [Route 35-468] The router encountered 428 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][26]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][26]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][27]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][59]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][59]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][16]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][48]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[1][48]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[2][48]/D
	design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/CH_PERIOD_reg[0][20]/D
	.. and 418 more pins.

Phase 6 Post Hold Fix | Checksum: 1028d56dc

Time (s): cpu = 03:51:33 ; elapsed = 01:01:03 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5406 ; free virtual = 10303

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.00593 %
  Global Horizontal Routing Utilization  = 2.03274 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 56.3559%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 51.0549%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50.9615%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 51.9231%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ad143b99

Time (s): cpu = 03:51:36 ; elapsed = 01:01:05 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5404 ; free virtual = 10300

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ad143b99

Time (s): cpu = 03:51:36 ; elapsed = 01:01:05 . Memory (MB): peak = 6214.961 ; gain = 2043.875 ; free physical = 5402 ; free virtual = 10299

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ad143b99

Time (s): cpu = 03:51:40 ; elapsed = 01:01:07 . Memory (MB): peak = 6246.977 ; gain = 2075.891 ; free physical = 5400 ; free virtual = 10297

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 20ceae8f8

Time (s): cpu = 03:51:53 ; elapsed = 01:01:12 . Memory (MB): peak = 6246.977 ; gain = 2075.891 ; free physical = 5385 ; free virtual = 10281
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.441 | TNS=-197.139| WHS=-0.228 | THS=-1.048 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 20ceae8f8

Time (s): cpu = 03:51:53 ; elapsed = 01:01:12 . Memory (MB): peak = 6246.977 ; gain = 2075.891 ; free physical = 5385 ; free virtual = 10282
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 03:51:53 ; elapsed = 01:01:13 . Memory (MB): peak = 6246.977 ; gain = 2075.891 ; free physical = 5697 ; free virtual = 10593

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 5 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 03:52:29 ; elapsed = 01:01:34 . Memory (MB): peak = 6246.977 ; gain = 3005.484 ; free physical = 5697 ; free virtual = 10593
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 6246.977 ; gain = 0.000 ; free physical = 5436 ; free virtual = 10506
INFO: [Common 17-1381] The checkpoint '/home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 6246.977 ; gain = 0.000 ; free physical = 5429 ; free virtual = 10407
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 6254.980 ; gain = 8.004 ; free physical = 5488 ; free virtual = 10468
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:37 ; elapsed = 00:00:09 . Memory (MB): peak = 6254.980 ; gain = 0.000 ; free physical = 5514 ; free virtual = 10494
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_8SERIES_GEN.STARTUP3_8SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
46 Infos, 6 Warnings, 16 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:32 ; elapsed = 00:00:10 . Memory (MB): peak = 6327.016 ; gain = 72.035 ; free physical = 5365 ; free virtual = 10369
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Sync/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch2/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch1/BeltBus_NodeInserter_0/U0/Inst_BeltBus_NodeInserterWrapper_BB/GenBB.Delay_Synchronizator_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_Synchroni_0/U0/Inst_AXI4Stream_SynchronizerWrapper/IF_GEN_FIFO.Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve2SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CharactCurve1SPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0/U0/Inst_AXI4Stream_MagicCalibratorWrapper_MC/Inst_MagicCalibrator/Inst_CharacteristicCurveGenerator_MC/Inst_CalibrationTableGenerator_MC/Inst_CalibTableSDPRAM/xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_MagicCali_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_CoarseExt_0/U0/Inst_AXI4Stream_CoarseExtensionCoreWrapper_CEC/Inst_CoarseExtensionCore/Inst_FIFO_Synchronizer/Inst_xpm_fifo_async/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/MagicCalibrator_Debugger_inst/CT_Generation.Inst_DebugMemoryUnitCT/Inst_Memory_FIFO/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/axi_datamover_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/axi_datamover_0/U0/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/axi_datamover_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[3].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[2].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[1].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_Packetizer_0/U0/multicobs_encoder_inst/COBS_ENCODERS[0].COBS_ENCODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[3].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[2].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[1].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/multicobs_decoder_inst/COBS_DECODERS[0].COBS_DECODER_I_OUTPUT_FIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/metadata_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0/U0/data_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/MME_0/U0/AXI4Stream_PacketFetcher_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_Datamover_S2MM_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/MME_0/U0/AXI4Stream_DataMover_MM2S_0/U0/FIFO_CMD_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_2.xpm_memory_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/axi_quad_spi_0/U0/DUAL_QUAD_MODE.QSPI_DUAL_QUAD/QSPI_ENHANCED_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/spi_commands_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/axis_burst_buffer_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BitstreamUpdater_QSPI/AXI4Stream_QSPI_Prog_0/U0/axis2spi_inst/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/tail_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/meta_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TTM_0/U0/extended_ts_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TTM_0/U0/data_fifo/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TTM_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_1/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_1/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_forward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/BeltBus_TDCHistogrammer_0/U0/interface_bridge_inst/generator_async.xpm_fifo_backward/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_B/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/BeltBus_TDCHistogrammer_0/U0/histogrammer_cu_inst/integrator_inst_A/xpm_memory_sdpram_inst/xpm_memory_base_inst> is part of IP: <design_1_i/BeltBus_TDCHistogrammer_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/AXI4Stream_UART_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/AXI4Stream_UART_1/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/AXI4Stream_UART_1>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcku040'
INFO: [Common 17-1540] The version limit for your license is '2021.05' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer spi_flash_ss_iobuf/IBUFCTRL_INST has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 input design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst input design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 output design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1 multiplier stage design_1_i/TDC_Calib/AXI4_TDC_Wrapper_0/U0/axi4_wrapper_inst/axi4_inst/s00_axi_rdata1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDRC-153] Gated clock check: Net design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet__0 is a gated clock net sourced by a combinational pin design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet_reg_i_2/O, cell design_1_i/BeltBus_TTM_0/U0/fifo_inserter_inst/terminate_packet_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC RTSTAT-10] No routable loads: 150 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg2[7:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_master_reg[7:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg2[7:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave0_reg[7:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg2[7:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/daddr_C_slave1_reg[7:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_master_reg2[15:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_master_reg[15:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg2[15:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave0_reg[15:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg2[15:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/di_C_slave1_reg[15:0], design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg, design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/dwe_C_master_reg2, design_1_i/system_management_wiz_0/U0/AXI_SYSMON_CORE_I/dwe_C_slave0_reg... and (the first 15 of 18 listed).
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-155] enum_AMULTSEL_BMULTSEL_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the D port (AMULTSEL = A and BMULTSEL = B). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1669] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1673] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When DSP48E2 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1677] enum_USE_MULT_NONE_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1678] enum_CREG_0_connects_CEC_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1679] enum_MREG_0_connects_CEM_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch1/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Ch2/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[0].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[10].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[11].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[12].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[13].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[1].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[2].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[3].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[4].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[5].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[6].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[7].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[8].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [DRC REQP-1701] enum_DREG_0_connects_CED_GND: design_1_i/TDC_Calib/TDC/Sync/AXI4Stream_HybridTDL_0/U0/Inst_AXI4Stream_VirtualTDL_Wrapper/Virtual_DSP_Chain[1].Inst_TDL/XUS_DSP_GEN.Gen_DSP48E2_TDC[9].DSP48E2_inst: When the DSP48E2 DREG attribute is set to 0, the CED input pin should be tied to GND to save power.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 13 Warnings, 672 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/mconsonni/Desktop/Tesi/Projects/SETUP_DSP_KCU/SETUP_DSP_KCU.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May  3 10:41:30 2022. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
739 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 6327.016 ; gain = 0.000 ; free physical = 5294 ; free virtual = 10307
INFO: [Common 17-206] Exiting Vivado at Tue May  3 10:41:30 2022...
