#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55e7c9fd34a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55e7ca0a2620 .scope module, "andi_tb" "andi_tb" 3 1;
 .timescale 0 0;
v0x55e7ca0d0050_0 .net "active", 0 0, L_0x55e7ca0eaba0;  1 drivers
v0x55e7ca0d0110_0 .var "clk", 0 0;
v0x55e7ca0d01b0_0 .var "clk_enable", 0 0;
v0x55e7ca0d02a0_0 .net "data_address", 31 0, L_0x55e7ca0e8770;  1 drivers
v0x55e7ca0d0340_0 .net "data_read", 0 0, L_0x55e7ca0e62f0;  1 drivers
v0x55e7ca0d0430_0 .var "data_readdata", 31 0;
v0x55e7ca0d0500_0 .net "data_write", 0 0, L_0x55e7ca0e6110;  1 drivers
v0x55e7ca0d05d0_0 .net "data_writedata", 31 0, L_0x55e7ca0e8460;  1 drivers
v0x55e7ca0d06a0_0 .net "instr_address", 31 0, L_0x55e7ca0e9ad0;  1 drivers
v0x55e7ca0d0800_0 .var "instr_readdata", 31 0;
v0x55e7ca0d08a0_0 .net "register_v0", 31 0, L_0x55e7ca0e83f0;  1 drivers
v0x55e7ca0d0990_0 .var "reset", 0 0;
S_0x55e7ca08faa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x55e7ca0a2620;
 .timescale 0 0;
v0x55e7ca09ec70_0 .var "ex_imm", 31 0;
v0x55e7ca0a33a0_0 .var "expected", 31 0;
v0x55e7ca0a8660_0 .var "i", 4 0;
v0x55e7ca0a8990_0 .var "imm", 15 0;
v0x55e7ca0a9aa0_0 .var "imm_instr", 31 0;
v0x55e7ca0ab960_0 .var "opcode", 5 0;
v0x55e7ca0c2320_0 .var "rs", 4 0;
v0x55e7ca0c2400_0 .var "rt", 4 0;
v0x55e7ca0c24e0_0 .var "test", 31 0;
v0x55e7ca0c25c0_0 .var "test_imm", 15 0;
E_0x55e7ca01f130 .event posedge, v0x55e7ca0c44f0_0;
S_0x55e7ca08fed0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x55e7ca0a2620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55e7ca09eb50 .functor OR 1, L_0x55e7ca0e1af0, L_0x55e7ca0e1d70, C4<0>, C4<0>;
L_0x55e7ca064e30 .functor BUFZ 1, L_0x55e7ca0e1550, C4<0>, C4<0>, C4<0>;
L_0x55e7ca0a8870 .functor BUFZ 1, L_0x55e7ca0e16f0, C4<0>, C4<0>, C4<0>;
L_0x55e7ca0a9900 .functor BUFZ 1, L_0x55e7ca0e16f0, C4<0>, C4<0>, C4<0>;
L_0x55e7ca0e22b0 .functor AND 1, L_0x55e7ca0e1550, L_0x55e7ca0e25b0, C4<1>, C4<1>;
L_0x55e7ca0ab840 .functor OR 1, L_0x55e7ca0e22b0, L_0x55e7ca0e2190, C4<0>, C4<0>;
L_0x55e7ca04cfc0 .functor OR 1, L_0x55e7ca0ab840, L_0x55e7ca0e23c0, C4<0>, C4<0>;
L_0x55e7ca0e2850 .functor OR 1, L_0x55e7ca04cfc0, L_0x55e7ca0e3eb0, C4<0>, C4<0>;
L_0x55e7ca0e2960 .functor OR 1, L_0x55e7ca0e2850, L_0x55e7ca0e3610, C4<0>, C4<0>;
L_0x55e7ca0e2a20 .functor BUFZ 1, L_0x55e7ca0e1810, C4<0>, C4<0>, C4<0>;
L_0x55e7ca0e3500 .functor AND 1, L_0x55e7ca0e2f70, L_0x55e7ca0e32d0, C4<1>, C4<1>;
L_0x55e7ca0e3610 .functor OR 1, L_0x55e7ca0e2c70, L_0x55e7ca0e3500, C4<0>, C4<0>;
L_0x55e7ca0e3eb0 .functor AND 1, L_0x55e7ca0e39e0, L_0x55e7ca0e3c90, C4<1>, C4<1>;
L_0x55e7ca0e4660 .functor OR 1, L_0x55e7ca0e4100, L_0x55e7ca0e4420, C4<0>, C4<0>;
L_0x55e7ca0e3770 .functor OR 1, L_0x55e7ca0e4bd0, L_0x55e7ca0e4ed0, C4<0>, C4<0>;
L_0x55e7ca0e4db0 .functor AND 1, L_0x55e7ca0e48e0, L_0x55e7ca0e3770, C4<1>, C4<1>;
L_0x55e7ca0e56d0 .functor OR 1, L_0x55e7ca0e5360, L_0x55e7ca0e55e0, C4<0>, C4<0>;
L_0x55e7ca0e59d0 .functor OR 1, L_0x55e7ca0e56d0, L_0x55e7ca0e57e0, C4<0>, C4<0>;
L_0x55e7ca0e5b80 .functor AND 1, L_0x55e7ca0e1550, L_0x55e7ca0e59d0, C4<1>, C4<1>;
L_0x55e7ca0e5d30 .functor AND 1, L_0x55e7ca0e1550, L_0x55e7ca0e5c40, C4<1>, C4<1>;
L_0x55e7ca0e6050 .functor AND 1, L_0x55e7ca0e1550, L_0x55e7ca0e5ae0, C4<1>, C4<1>;
L_0x55e7ca0e62f0 .functor BUFZ 1, L_0x55e7ca0a8870, C4<0>, C4<0>, C4<0>;
L_0x55e7ca0e6f80 .functor AND 1, L_0x55e7ca0eaba0, L_0x55e7ca0e2960, C4<1>, C4<1>;
L_0x55e7ca0e7090 .functor OR 1, L_0x55e7ca0e3610, L_0x55e7ca0e3eb0, C4<0>, C4<0>;
L_0x55e7ca0e8460 .functor BUFZ 32, L_0x55e7ca0e82e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e7ca0e8520 .functor BUFZ 32, L_0x55e7ca0e7270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e7ca0e8670 .functor BUFZ 32, L_0x55e7ca0e82e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e7ca0e8770 .functor BUFZ 32, v0x55e7ca0c3580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e7ca0e9770 .functor AND 1, v0x55e7ca0d01b0_0, L_0x55e7ca0e5b80, C4<1>, C4<1>;
L_0x55e7ca0e97e0 .functor AND 1, L_0x55e7ca0e9770, v0x55e7ca0cd1e0_0, C4<1>, C4<1>;
L_0x55e7ca0e9ad0 .functor BUFZ 32, v0x55e7ca0c45b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e7ca0eaba0 .functor BUFZ 1, v0x55e7ca0cd1e0_0, C4<0>, C4<0>, C4<0>;
L_0x55e7ca0ead20 .functor AND 1, v0x55e7ca0d01b0_0, v0x55e7ca0cd1e0_0, C4<1>, C4<1>;
v0x55e7ca0c72d0_0 .net *"_ivl_100", 31 0, L_0x55e7ca0e37e0;  1 drivers
L_0x7fd9a2be0498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c73d0_0 .net *"_ivl_103", 25 0, L_0x7fd9a2be0498;  1 drivers
L_0x7fd9a2be04e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c74b0_0 .net/2u *"_ivl_104", 31 0, L_0x7fd9a2be04e0;  1 drivers
v0x55e7ca0c7570_0 .net *"_ivl_106", 0 0, L_0x55e7ca0e39e0;  1 drivers
v0x55e7ca0c7630_0 .net *"_ivl_109", 5 0, L_0x55e7ca0e3bf0;  1 drivers
L_0x7fd9a2be0528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c7710_0 .net/2u *"_ivl_110", 5 0, L_0x7fd9a2be0528;  1 drivers
v0x55e7ca0c77f0_0 .net *"_ivl_112", 0 0, L_0x55e7ca0e3c90;  1 drivers
v0x55e7ca0c78b0_0 .net *"_ivl_116", 31 0, L_0x55e7ca0e4010;  1 drivers
L_0x7fd9a2be0570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c7990_0 .net *"_ivl_119", 25 0, L_0x7fd9a2be0570;  1 drivers
L_0x7fd9a2be00a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c7a70_0 .net/2u *"_ivl_12", 5 0, L_0x7fd9a2be00a8;  1 drivers
L_0x7fd9a2be05b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c7b50_0 .net/2u *"_ivl_120", 31 0, L_0x7fd9a2be05b8;  1 drivers
v0x55e7ca0c7c30_0 .net *"_ivl_122", 0 0, L_0x55e7ca0e4100;  1 drivers
v0x55e7ca0c7cf0_0 .net *"_ivl_124", 31 0, L_0x55e7ca0e4330;  1 drivers
L_0x7fd9a2be0600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c7dd0_0 .net *"_ivl_127", 25 0, L_0x7fd9a2be0600;  1 drivers
L_0x7fd9a2be0648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c7eb0_0 .net/2u *"_ivl_128", 31 0, L_0x7fd9a2be0648;  1 drivers
v0x55e7ca0c7f90_0 .net *"_ivl_130", 0 0, L_0x55e7ca0e4420;  1 drivers
v0x55e7ca0c8050_0 .net *"_ivl_134", 31 0, L_0x55e7ca0e47f0;  1 drivers
L_0x7fd9a2be0690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c8240_0 .net *"_ivl_137", 25 0, L_0x7fd9a2be0690;  1 drivers
L_0x7fd9a2be06d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c8320_0 .net/2u *"_ivl_138", 31 0, L_0x7fd9a2be06d8;  1 drivers
v0x55e7ca0c8400_0 .net *"_ivl_140", 0 0, L_0x55e7ca0e48e0;  1 drivers
v0x55e7ca0c84c0_0 .net *"_ivl_143", 5 0, L_0x55e7ca0e4b30;  1 drivers
L_0x7fd9a2be0720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c85a0_0 .net/2u *"_ivl_144", 5 0, L_0x7fd9a2be0720;  1 drivers
v0x55e7ca0c8680_0 .net *"_ivl_146", 0 0, L_0x55e7ca0e4bd0;  1 drivers
v0x55e7ca0c8740_0 .net *"_ivl_149", 5 0, L_0x55e7ca0e4e30;  1 drivers
L_0x7fd9a2be0768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c8820_0 .net/2u *"_ivl_150", 5 0, L_0x7fd9a2be0768;  1 drivers
v0x55e7ca0c8900_0 .net *"_ivl_152", 0 0, L_0x55e7ca0e4ed0;  1 drivers
v0x55e7ca0c89c0_0 .net *"_ivl_155", 0 0, L_0x55e7ca0e3770;  1 drivers
v0x55e7ca0c8a80_0 .net *"_ivl_159", 1 0, L_0x55e7ca0e5270;  1 drivers
L_0x7fd9a2be00f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c8b60_0 .net/2u *"_ivl_16", 5 0, L_0x7fd9a2be00f0;  1 drivers
L_0x7fd9a2be07b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c8c40_0 .net/2u *"_ivl_160", 1 0, L_0x7fd9a2be07b0;  1 drivers
v0x55e7ca0c8d20_0 .net *"_ivl_162", 0 0, L_0x55e7ca0e5360;  1 drivers
L_0x7fd9a2be07f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c8de0_0 .net/2u *"_ivl_164", 5 0, L_0x7fd9a2be07f8;  1 drivers
v0x55e7ca0c8ec0_0 .net *"_ivl_166", 0 0, L_0x55e7ca0e55e0;  1 drivers
v0x55e7ca0c9190_0 .net *"_ivl_169", 0 0, L_0x55e7ca0e56d0;  1 drivers
L_0x7fd9a2be0840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c9250_0 .net/2u *"_ivl_170", 5 0, L_0x7fd9a2be0840;  1 drivers
v0x55e7ca0c9330_0 .net *"_ivl_172", 0 0, L_0x55e7ca0e57e0;  1 drivers
v0x55e7ca0c93f0_0 .net *"_ivl_175", 0 0, L_0x55e7ca0e59d0;  1 drivers
L_0x7fd9a2be0888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c94b0_0 .net/2u *"_ivl_178", 5 0, L_0x7fd9a2be0888;  1 drivers
v0x55e7ca0c9590_0 .net *"_ivl_180", 0 0, L_0x55e7ca0e5c40;  1 drivers
L_0x7fd9a2be08d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c9650_0 .net/2u *"_ivl_184", 5 0, L_0x7fd9a2be08d0;  1 drivers
v0x55e7ca0c9730_0 .net *"_ivl_186", 0 0, L_0x55e7ca0e5ae0;  1 drivers
L_0x7fd9a2be0918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c97f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fd9a2be0918;  1 drivers
v0x55e7ca0c98d0_0 .net *"_ivl_20", 31 0, L_0x55e7ca0e19b0;  1 drivers
L_0x7fd9a2be0960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c99b0_0 .net/2u *"_ivl_200", 4 0, L_0x7fd9a2be0960;  1 drivers
v0x55e7ca0c9a90_0 .net *"_ivl_203", 4 0, L_0x55e7ca0e6810;  1 drivers
v0x55e7ca0c9b70_0 .net *"_ivl_205", 4 0, L_0x55e7ca0e6a30;  1 drivers
v0x55e7ca0c9c50_0 .net *"_ivl_206", 4 0, L_0x55e7ca0e6ad0;  1 drivers
v0x55e7ca0c9d30_0 .net *"_ivl_213", 0 0, L_0x55e7ca0e7090;  1 drivers
L_0x7fd9a2be09a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c9df0_0 .net/2u *"_ivl_214", 31 0, L_0x7fd9a2be09a8;  1 drivers
v0x55e7ca0c9ed0_0 .net *"_ivl_216", 31 0, L_0x55e7ca0e71d0;  1 drivers
v0x55e7ca0c9fb0_0 .net *"_ivl_218", 31 0, L_0x55e7ca0e7480;  1 drivers
v0x55e7ca0ca090_0 .net *"_ivl_220", 31 0, L_0x55e7ca0e7610;  1 drivers
v0x55e7ca0ca170_0 .net *"_ivl_222", 31 0, L_0x55e7ca0e7950;  1 drivers
L_0x7fd9a2be0138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0ca250_0 .net *"_ivl_23", 25 0, L_0x7fd9a2be0138;  1 drivers
v0x55e7ca0ca330_0 .net *"_ivl_235", 0 0, L_0x55e7ca0e9770;  1 drivers
L_0x7fd9a2be0ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0ca3f0_0 .net/2u *"_ivl_238", 31 0, L_0x7fd9a2be0ac8;  1 drivers
L_0x7fd9a2be0180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0ca4d0_0 .net/2u *"_ivl_24", 31 0, L_0x7fd9a2be0180;  1 drivers
v0x55e7ca0ca5b0_0 .net *"_ivl_243", 15 0, L_0x55e7ca0e9c30;  1 drivers
v0x55e7ca0ca690_0 .net *"_ivl_244", 17 0, L_0x55e7ca0e9ea0;  1 drivers
L_0x7fd9a2be0b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0ca770_0 .net *"_ivl_247", 1 0, L_0x7fd9a2be0b10;  1 drivers
v0x55e7ca0ca850_0 .net *"_ivl_250", 15 0, L_0x55e7ca0e9fe0;  1 drivers
L_0x7fd9a2be0b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0ca930_0 .net *"_ivl_252", 1 0, L_0x7fd9a2be0b58;  1 drivers
v0x55e7ca0caa10_0 .net *"_ivl_255", 0 0, L_0x55e7ca0ea3f0;  1 drivers
L_0x7fd9a2be0ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0caaf0_0 .net/2u *"_ivl_256", 13 0, L_0x7fd9a2be0ba0;  1 drivers
L_0x7fd9a2be0be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cabd0_0 .net/2u *"_ivl_258", 13 0, L_0x7fd9a2be0be8;  1 drivers
v0x55e7ca0cb0c0_0 .net *"_ivl_26", 0 0, L_0x55e7ca0e1af0;  1 drivers
v0x55e7ca0cb180_0 .net *"_ivl_260", 13 0, L_0x55e7ca0ea6d0;  1 drivers
v0x55e7ca0cb260_0 .net *"_ivl_28", 31 0, L_0x55e7ca0e1c80;  1 drivers
L_0x7fd9a2be01c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cb340_0 .net *"_ivl_31", 25 0, L_0x7fd9a2be01c8;  1 drivers
L_0x7fd9a2be0210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cb420_0 .net/2u *"_ivl_32", 31 0, L_0x7fd9a2be0210;  1 drivers
v0x55e7ca0cb500_0 .net *"_ivl_34", 0 0, L_0x55e7ca0e1d70;  1 drivers
v0x55e7ca0cb5c0_0 .net *"_ivl_4", 31 0, L_0x55e7ca0d13f0;  1 drivers
v0x55e7ca0cb6a0_0 .net *"_ivl_45", 2 0, L_0x55e7ca0e2060;  1 drivers
L_0x7fd9a2be0258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cb780_0 .net/2u *"_ivl_46", 2 0, L_0x7fd9a2be0258;  1 drivers
v0x55e7ca0cb860_0 .net *"_ivl_51", 2 0, L_0x55e7ca0e2320;  1 drivers
L_0x7fd9a2be02a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cb940_0 .net/2u *"_ivl_52", 2 0, L_0x7fd9a2be02a0;  1 drivers
v0x55e7ca0cba20_0 .net *"_ivl_57", 0 0, L_0x55e7ca0e25b0;  1 drivers
v0x55e7ca0cbae0_0 .net *"_ivl_59", 0 0, L_0x55e7ca0e22b0;  1 drivers
v0x55e7ca0cbba0_0 .net *"_ivl_61", 0 0, L_0x55e7ca0ab840;  1 drivers
v0x55e7ca0cbc60_0 .net *"_ivl_63", 0 0, L_0x55e7ca04cfc0;  1 drivers
v0x55e7ca0cbd20_0 .net *"_ivl_65", 0 0, L_0x55e7ca0e2850;  1 drivers
L_0x7fd9a2be0018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cbde0_0 .net *"_ivl_7", 25 0, L_0x7fd9a2be0018;  1 drivers
v0x55e7ca0cbec0_0 .net *"_ivl_70", 31 0, L_0x55e7ca0e2b40;  1 drivers
L_0x7fd9a2be02e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cbfa0_0 .net *"_ivl_73", 25 0, L_0x7fd9a2be02e8;  1 drivers
L_0x7fd9a2be0330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cc080_0 .net/2u *"_ivl_74", 31 0, L_0x7fd9a2be0330;  1 drivers
v0x55e7ca0cc160_0 .net *"_ivl_76", 0 0, L_0x55e7ca0e2c70;  1 drivers
v0x55e7ca0cc220_0 .net *"_ivl_78", 31 0, L_0x55e7ca0e2de0;  1 drivers
L_0x7fd9a2be0060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cc300_0 .net/2u *"_ivl_8", 31 0, L_0x7fd9a2be0060;  1 drivers
L_0x7fd9a2be0378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cc3e0_0 .net *"_ivl_81", 25 0, L_0x7fd9a2be0378;  1 drivers
L_0x7fd9a2be03c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cc4c0_0 .net/2u *"_ivl_82", 31 0, L_0x7fd9a2be03c0;  1 drivers
v0x55e7ca0cc5a0_0 .net *"_ivl_84", 0 0, L_0x55e7ca0e2f70;  1 drivers
v0x55e7ca0cc660_0 .net *"_ivl_87", 0 0, L_0x55e7ca0e30e0;  1 drivers
v0x55e7ca0cc740_0 .net *"_ivl_88", 31 0, L_0x55e7ca0e2e80;  1 drivers
L_0x7fd9a2be0408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cc820_0 .net *"_ivl_91", 30 0, L_0x7fd9a2be0408;  1 drivers
L_0x7fd9a2be0450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0cc900_0 .net/2u *"_ivl_92", 31 0, L_0x7fd9a2be0450;  1 drivers
v0x55e7ca0cc9e0_0 .net *"_ivl_94", 0 0, L_0x55e7ca0e32d0;  1 drivers
v0x55e7ca0ccaa0_0 .net *"_ivl_97", 0 0, L_0x55e7ca0e3500;  1 drivers
v0x55e7ca0ccb60_0 .net "active", 0 0, L_0x55e7ca0eaba0;  alias, 1 drivers
v0x55e7ca0ccc20_0 .net "alu_op1", 31 0, L_0x55e7ca0e8520;  1 drivers
v0x55e7ca0ccce0_0 .net "alu_op2", 31 0, L_0x55e7ca0e8670;  1 drivers
v0x55e7ca0ccda0_0 .net "alui_instr", 0 0, L_0x55e7ca0e2190;  1 drivers
v0x55e7ca0cce60_0 .net "b_flag", 0 0, v0x55e7ca0c30b0_0;  1 drivers
v0x55e7ca0ccf00_0 .net "b_imm", 17 0, L_0x55e7ca0ea2b0;  1 drivers
v0x55e7ca0ccfc0_0 .net "b_offset", 31 0, L_0x55e7ca0ea860;  1 drivers
v0x55e7ca0cd0a0_0 .net "clk", 0 0, v0x55e7ca0d0110_0;  1 drivers
v0x55e7ca0cd140_0 .net "clk_enable", 0 0, v0x55e7ca0d01b0_0;  1 drivers
v0x55e7ca0cd1e0_0 .var "cpu_active", 0 0;
v0x55e7ca0cd280_0 .net "curr_addr", 31 0, v0x55e7ca0c45b0_0;  1 drivers
v0x55e7ca0cd370_0 .net "curr_addr_p4", 31 0, L_0x55e7ca0e9a30;  1 drivers
v0x55e7ca0cd430_0 .net "data_address", 31 0, L_0x55e7ca0e8770;  alias, 1 drivers
v0x55e7ca0cd510_0 .net "data_read", 0 0, L_0x55e7ca0e62f0;  alias, 1 drivers
v0x55e7ca0cd5d0_0 .net "data_readdata", 31 0, v0x55e7ca0d0430_0;  1 drivers
v0x55e7ca0cd6b0_0 .net "data_write", 0 0, L_0x55e7ca0e6110;  alias, 1 drivers
v0x55e7ca0cd770_0 .net "data_writedata", 31 0, L_0x55e7ca0e8460;  alias, 1 drivers
v0x55e7ca0cd850_0 .net "funct_code", 5 0, L_0x55e7ca0d12c0;  1 drivers
v0x55e7ca0cd930_0 .net "hi_out", 31 0, v0x55e7ca0c4c70_0;  1 drivers
v0x55e7ca0cda20_0 .net "hl_reg_enable", 0 0, L_0x55e7ca0e97e0;  1 drivers
v0x55e7ca0cdac0_0 .net "instr_address", 31 0, L_0x55e7ca0e9ad0;  alias, 1 drivers
v0x55e7ca0cdb80_0 .net "instr_opcode", 5 0, L_0x55e7ca0d1220;  1 drivers
v0x55e7ca0cdc60_0 .net "instr_readdata", 31 0, v0x55e7ca0d0800_0;  1 drivers
v0x55e7ca0cdd20_0 .net "j_imm", 0 0, L_0x55e7ca0e4660;  1 drivers
v0x55e7ca0cddc0_0 .net "j_reg", 0 0, L_0x55e7ca0e4db0;  1 drivers
v0x55e7ca0cde80_0 .net "l_type", 0 0, L_0x55e7ca0e23c0;  1 drivers
v0x55e7ca0cdf40_0 .net "link_const", 0 0, L_0x55e7ca0e3610;  1 drivers
v0x55e7ca0ce000_0 .net "link_reg", 0 0, L_0x55e7ca0e3eb0;  1 drivers
v0x55e7ca0ce0c0_0 .net "lo_out", 31 0, v0x55e7ca0c54c0_0;  1 drivers
v0x55e7ca0ce1b0_0 .net "lw", 0 0, L_0x55e7ca0e16f0;  1 drivers
v0x55e7ca0ce250_0 .net "mem_read", 0 0, L_0x55e7ca0a8870;  1 drivers
v0x55e7ca0ce310_0 .net "mem_to_reg", 0 0, L_0x55e7ca0a9900;  1 drivers
v0x55e7ca0cebe0_0 .net "mem_write", 0 0, L_0x55e7ca0e2a20;  1 drivers
v0x55e7ca0ceca0_0 .net "memaddroffset", 31 0, v0x55e7ca0c3580_0;  1 drivers
v0x55e7ca0ced90_0 .net "mfhi", 0 0, L_0x55e7ca0e5d30;  1 drivers
v0x55e7ca0cee30_0 .net "mflo", 0 0, L_0x55e7ca0e6050;  1 drivers
v0x55e7ca0ceef0_0 .net "movefrom", 0 0, L_0x55e7ca09eb50;  1 drivers
v0x55e7ca0cefb0_0 .net "muldiv", 0 0, L_0x55e7ca0e5b80;  1 drivers
v0x55e7ca0cf070_0 .var "next_instr_addr", 31 0;
v0x55e7ca0cf160_0 .net "pc_enable", 0 0, L_0x55e7ca0ead20;  1 drivers
v0x55e7ca0cf230_0 .net "r_format", 0 0, L_0x55e7ca0e1550;  1 drivers
v0x55e7ca0cf2d0_0 .net "reg_a_read_data", 31 0, L_0x55e7ca0e7270;  1 drivers
v0x55e7ca0cf3a0_0 .net "reg_a_read_index", 4 0, L_0x55e7ca0e64c0;  1 drivers
v0x55e7ca0cf470_0 .net "reg_b_read_data", 31 0, L_0x55e7ca0e82e0;  1 drivers
v0x55e7ca0cf540_0 .net "reg_b_read_index", 4 0, L_0x55e7ca0e6720;  1 drivers
v0x55e7ca0cf610_0 .net "reg_dst", 0 0, L_0x55e7ca064e30;  1 drivers
v0x55e7ca0cf6b0_0 .net "reg_write", 0 0, L_0x55e7ca0e2960;  1 drivers
v0x55e7ca0cf770_0 .net "reg_write_data", 31 0, L_0x55e7ca0e7ae0;  1 drivers
v0x55e7ca0cf860_0 .net "reg_write_enable", 0 0, L_0x55e7ca0e6f80;  1 drivers
v0x55e7ca0cf930_0 .net "reg_write_index", 4 0, L_0x55e7ca0e6df0;  1 drivers
v0x55e7ca0cfa00_0 .net "register_v0", 31 0, L_0x55e7ca0e83f0;  alias, 1 drivers
v0x55e7ca0cfad0_0 .net "reset", 0 0, v0x55e7ca0d0990_0;  1 drivers
v0x55e7ca0cfc00_0 .net "result", 31 0, v0x55e7ca0c39e0_0;  1 drivers
v0x55e7ca0cfcd0_0 .net "result_hi", 31 0, v0x55e7ca0c32e0_0;  1 drivers
v0x55e7ca0cfd70_0 .net "result_lo", 31 0, v0x55e7ca0c34a0_0;  1 drivers
v0x55e7ca0cfe10_0 .net "sw", 0 0, L_0x55e7ca0e1810;  1 drivers
E_0x55e7ca01d9d0/0 .event anyedge, v0x55e7ca0c30b0_0, v0x55e7ca0cd370_0, v0x55e7ca0ccfc0_0, v0x55e7ca0cdd20_0;
E_0x55e7ca01d9d0/1 .event anyedge, v0x55e7ca0c33c0_0, v0x55e7ca0cddc0_0, v0x55e7ca0c62b0_0;
E_0x55e7ca01d9d0 .event/or E_0x55e7ca01d9d0/0, E_0x55e7ca01d9d0/1;
L_0x55e7ca0d1220 .part v0x55e7ca0d0800_0, 26, 6;
L_0x55e7ca0d12c0 .part v0x55e7ca0d0800_0, 0, 6;
L_0x55e7ca0d13f0 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0018;
L_0x55e7ca0e1550 .cmp/eq 32, L_0x55e7ca0d13f0, L_0x7fd9a2be0060;
L_0x55e7ca0e16f0 .cmp/eq 6, L_0x55e7ca0d1220, L_0x7fd9a2be00a8;
L_0x55e7ca0e1810 .cmp/eq 6, L_0x55e7ca0d1220, L_0x7fd9a2be00f0;
L_0x55e7ca0e19b0 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0138;
L_0x55e7ca0e1af0 .cmp/eq 32, L_0x55e7ca0e19b0, L_0x7fd9a2be0180;
L_0x55e7ca0e1c80 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be01c8;
L_0x55e7ca0e1d70 .cmp/eq 32, L_0x55e7ca0e1c80, L_0x7fd9a2be0210;
L_0x55e7ca0e2060 .part L_0x55e7ca0d1220, 3, 3;
L_0x55e7ca0e2190 .cmp/eq 3, L_0x55e7ca0e2060, L_0x7fd9a2be0258;
L_0x55e7ca0e2320 .part L_0x55e7ca0d1220, 3, 3;
L_0x55e7ca0e23c0 .cmp/eq 3, L_0x55e7ca0e2320, L_0x7fd9a2be02a0;
L_0x55e7ca0e25b0 .reduce/nor L_0x55e7ca0e5b80;
L_0x55e7ca0e2b40 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be02e8;
L_0x55e7ca0e2c70 .cmp/eq 32, L_0x55e7ca0e2b40, L_0x7fd9a2be0330;
L_0x55e7ca0e2de0 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0378;
L_0x55e7ca0e2f70 .cmp/eq 32, L_0x55e7ca0e2de0, L_0x7fd9a2be03c0;
L_0x55e7ca0e30e0 .part v0x55e7ca0d0800_0, 20, 1;
L_0x55e7ca0e2e80 .concat [ 1 31 0 0], L_0x55e7ca0e30e0, L_0x7fd9a2be0408;
L_0x55e7ca0e32d0 .cmp/eq 32, L_0x55e7ca0e2e80, L_0x7fd9a2be0450;
L_0x55e7ca0e37e0 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0498;
L_0x55e7ca0e39e0 .cmp/eq 32, L_0x55e7ca0e37e0, L_0x7fd9a2be04e0;
L_0x55e7ca0e3bf0 .part v0x55e7ca0d0800_0, 0, 6;
L_0x55e7ca0e3c90 .cmp/eq 6, L_0x55e7ca0e3bf0, L_0x7fd9a2be0528;
L_0x55e7ca0e4010 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0570;
L_0x55e7ca0e4100 .cmp/eq 32, L_0x55e7ca0e4010, L_0x7fd9a2be05b8;
L_0x55e7ca0e4330 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0600;
L_0x55e7ca0e4420 .cmp/eq 32, L_0x55e7ca0e4330, L_0x7fd9a2be0648;
L_0x55e7ca0e47f0 .concat [ 6 26 0 0], L_0x55e7ca0d1220, L_0x7fd9a2be0690;
L_0x55e7ca0e48e0 .cmp/eq 32, L_0x55e7ca0e47f0, L_0x7fd9a2be06d8;
L_0x55e7ca0e4b30 .part v0x55e7ca0d0800_0, 0, 6;
L_0x55e7ca0e4bd0 .cmp/eq 6, L_0x55e7ca0e4b30, L_0x7fd9a2be0720;
L_0x55e7ca0e4e30 .part v0x55e7ca0d0800_0, 0, 6;
L_0x55e7ca0e4ed0 .cmp/eq 6, L_0x55e7ca0e4e30, L_0x7fd9a2be0768;
L_0x55e7ca0e5270 .part L_0x55e7ca0d12c0, 3, 2;
L_0x55e7ca0e5360 .cmp/eq 2, L_0x55e7ca0e5270, L_0x7fd9a2be07b0;
L_0x55e7ca0e55e0 .cmp/eq 6, L_0x55e7ca0d12c0, L_0x7fd9a2be07f8;
L_0x55e7ca0e57e0 .cmp/eq 6, L_0x55e7ca0d12c0, L_0x7fd9a2be0840;
L_0x55e7ca0e5c40 .cmp/eq 6, L_0x55e7ca0d12c0, L_0x7fd9a2be0888;
L_0x55e7ca0e5ae0 .cmp/eq 6, L_0x55e7ca0d12c0, L_0x7fd9a2be08d0;
L_0x55e7ca0e6110 .functor MUXZ 1, L_0x7fd9a2be0918, L_0x55e7ca0e2a20, L_0x55e7ca0eaba0, C4<>;
L_0x55e7ca0e64c0 .part v0x55e7ca0d0800_0, 21, 5;
L_0x55e7ca0e6720 .part v0x55e7ca0d0800_0, 16, 5;
L_0x55e7ca0e6810 .part v0x55e7ca0d0800_0, 11, 5;
L_0x55e7ca0e6a30 .part v0x55e7ca0d0800_0, 16, 5;
L_0x55e7ca0e6ad0 .functor MUXZ 5, L_0x55e7ca0e6a30, L_0x55e7ca0e6810, L_0x55e7ca064e30, C4<>;
L_0x55e7ca0e6df0 .functor MUXZ 5, L_0x55e7ca0e6ad0, L_0x7fd9a2be0960, L_0x55e7ca0e3610, C4<>;
L_0x55e7ca0e71d0 .arith/sum 32, L_0x55e7ca0e9a30, L_0x7fd9a2be09a8;
L_0x55e7ca0e7480 .functor MUXZ 32, v0x55e7ca0c39e0_0, v0x55e7ca0d0430_0, L_0x55e7ca0a9900, C4<>;
L_0x55e7ca0e7610 .functor MUXZ 32, L_0x55e7ca0e7480, v0x55e7ca0c54c0_0, L_0x55e7ca0e6050, C4<>;
L_0x55e7ca0e7950 .functor MUXZ 32, L_0x55e7ca0e7610, v0x55e7ca0c4c70_0, L_0x55e7ca0e5d30, C4<>;
L_0x55e7ca0e7ae0 .functor MUXZ 32, L_0x55e7ca0e7950, L_0x55e7ca0e71d0, L_0x55e7ca0e7090, C4<>;
L_0x55e7ca0e9a30 .arith/sum 32, v0x55e7ca0c45b0_0, L_0x7fd9a2be0ac8;
L_0x55e7ca0e9c30 .part v0x55e7ca0d0800_0, 0, 16;
L_0x55e7ca0e9ea0 .concat [ 16 2 0 0], L_0x55e7ca0e9c30, L_0x7fd9a2be0b10;
L_0x55e7ca0e9fe0 .part L_0x55e7ca0e9ea0, 0, 16;
L_0x55e7ca0ea2b0 .concat [ 2 16 0 0], L_0x7fd9a2be0b58, L_0x55e7ca0e9fe0;
L_0x55e7ca0ea3f0 .part L_0x55e7ca0ea2b0, 17, 1;
L_0x55e7ca0ea6d0 .functor MUXZ 14, L_0x7fd9a2be0be8, L_0x7fd9a2be0ba0, L_0x55e7ca0ea3f0, C4<>;
L_0x55e7ca0ea860 .concat [ 18 14 0 0], L_0x55e7ca0ea2b0, L_0x55e7ca0ea6d0;
S_0x55e7ca0a2250 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x55e7ca08fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55e7ca0c2a40_0 .net *"_ivl_10", 15 0, L_0x55e7ca0e9130;  1 drivers
L_0x7fd9a2be0a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c2b40_0 .net/2u *"_ivl_14", 15 0, L_0x7fd9a2be0a80;  1 drivers
v0x55e7ca0c2c20_0 .net *"_ivl_17", 15 0, L_0x55e7ca0e93a0;  1 drivers
v0x55e7ca0c2ce0_0 .net *"_ivl_5", 0 0, L_0x55e7ca0e8a10;  1 drivers
v0x55e7ca0c2dc0_0 .net *"_ivl_6", 15 0, L_0x55e7ca0e8ab0;  1 drivers
v0x55e7ca0c2ef0_0 .net *"_ivl_9", 15 0, L_0x55e7ca0e8e80;  1 drivers
v0x55e7ca0c2fd0_0 .net "addr_rt", 4 0, L_0x55e7ca0e96d0;  1 drivers
v0x55e7ca0c30b0_0 .var "b_flag", 0 0;
v0x55e7ca0c3170_0 .net "funct", 5 0, L_0x55e7ca0e8970;  1 drivers
v0x55e7ca0c32e0_0 .var "hi", 31 0;
v0x55e7ca0c33c0_0 .net "instructionword", 31 0, v0x55e7ca0d0800_0;  alias, 1 drivers
v0x55e7ca0c34a0_0 .var "lo", 31 0;
v0x55e7ca0c3580_0 .var "memaddroffset", 31 0;
v0x55e7ca0c3660_0 .var "multresult", 63 0;
v0x55e7ca0c3740_0 .net "op1", 31 0, L_0x55e7ca0e8520;  alias, 1 drivers
v0x55e7ca0c3820_0 .net "op2", 31 0, L_0x55e7ca0e8670;  alias, 1 drivers
v0x55e7ca0c3900_0 .net "opcode", 5 0, L_0x55e7ca0e88d0;  1 drivers
v0x55e7ca0c39e0_0 .var "result", 31 0;
v0x55e7ca0c3ac0_0 .net "shamt", 4 0, L_0x55e7ca0e95d0;  1 drivers
v0x55e7ca0c3ba0_0 .net/s "sign_op1", 31 0, L_0x55e7ca0e8520;  alias, 1 drivers
v0x55e7ca0c3c60_0 .net/s "sign_op2", 31 0, L_0x55e7ca0e8670;  alias, 1 drivers
v0x55e7ca0c3d00_0 .net "simmediatedata", 31 0, L_0x55e7ca0e9210;  1 drivers
v0x55e7ca0c3dc0_0 .net "simmediatedatas", 31 0, L_0x55e7ca0e9210;  alias, 1 drivers
v0x55e7ca0c3e80_0 .net "uimmediatedata", 31 0, L_0x55e7ca0e9490;  1 drivers
v0x55e7ca0c3f40_0 .net "unsign_op1", 31 0, L_0x55e7ca0e8520;  alias, 1 drivers
v0x55e7ca0c4000_0 .net "unsign_op2", 31 0, L_0x55e7ca0e8670;  alias, 1 drivers
v0x55e7ca0c4110_0 .var "unsigned_result", 31 0;
E_0x55e7c9ff57b0/0 .event anyedge, v0x55e7ca0c3900_0, v0x55e7ca0c3170_0, v0x55e7ca0c3820_0, v0x55e7ca0c3ac0_0;
E_0x55e7c9ff57b0/1 .event anyedge, v0x55e7ca0c3740_0, v0x55e7ca0c3660_0, v0x55e7ca0c2fd0_0, v0x55e7ca0c3d00_0;
E_0x55e7c9ff57b0/2 .event anyedge, v0x55e7ca0c3e80_0, v0x55e7ca0c4110_0;
E_0x55e7c9ff57b0 .event/or E_0x55e7c9ff57b0/0, E_0x55e7c9ff57b0/1, E_0x55e7c9ff57b0/2;
L_0x55e7ca0e88d0 .part v0x55e7ca0d0800_0, 26, 6;
L_0x55e7ca0e8970 .part v0x55e7ca0d0800_0, 0, 6;
L_0x55e7ca0e8a10 .part v0x55e7ca0d0800_0, 15, 1;
LS_0x55e7ca0e8ab0_0_0 .concat [ 1 1 1 1], L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10;
LS_0x55e7ca0e8ab0_0_4 .concat [ 1 1 1 1], L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10;
LS_0x55e7ca0e8ab0_0_8 .concat [ 1 1 1 1], L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10;
LS_0x55e7ca0e8ab0_0_12 .concat [ 1 1 1 1], L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10, L_0x55e7ca0e8a10;
L_0x55e7ca0e8ab0 .concat [ 4 4 4 4], LS_0x55e7ca0e8ab0_0_0, LS_0x55e7ca0e8ab0_0_4, LS_0x55e7ca0e8ab0_0_8, LS_0x55e7ca0e8ab0_0_12;
L_0x55e7ca0e8e80 .part v0x55e7ca0d0800_0, 0, 16;
L_0x55e7ca0e9130 .concat [ 16 0 0 0], L_0x55e7ca0e8e80;
L_0x55e7ca0e9210 .concat [ 16 16 0 0], L_0x55e7ca0e9130, L_0x55e7ca0e8ab0;
L_0x55e7ca0e93a0 .part v0x55e7ca0d0800_0, 0, 16;
L_0x55e7ca0e9490 .concat [ 16 16 0 0], L_0x55e7ca0e93a0, L_0x7fd9a2be0a80;
L_0x55e7ca0e95d0 .part v0x55e7ca0d0800_0, 6, 5;
L_0x55e7ca0e96d0 .part v0x55e7ca0d0800_0, 16, 5;
S_0x55e7ca0c4340 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x55e7ca08fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55e7ca0c44f0_0 .net "clk", 0 0, v0x55e7ca0d0110_0;  alias, 1 drivers
v0x55e7ca0c45b0_0 .var "curr_addr", 31 0;
v0x55e7ca0c4690_0 .net "enable", 0 0, L_0x55e7ca0ead20;  alias, 1 drivers
v0x55e7ca0c4730_0 .net "next_addr", 31 0, v0x55e7ca0cf070_0;  1 drivers
v0x55e7ca0c4810_0 .net "reset", 0 0, v0x55e7ca0d0990_0;  alias, 1 drivers
S_0x55e7ca0c49c0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x55e7ca08fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55e7ca0c4ba0_0 .net "clk", 0 0, v0x55e7ca0d0110_0;  alias, 1 drivers
v0x55e7ca0c4c70_0 .var "data", 31 0;
v0x55e7ca0c4d30_0 .net "data_in", 31 0, v0x55e7ca0c32e0_0;  alias, 1 drivers
v0x55e7ca0c4e30_0 .net "data_out", 31 0, v0x55e7ca0c4c70_0;  alias, 1 drivers
v0x55e7ca0c4ef0_0 .net "enable", 0 0, L_0x55e7ca0e97e0;  alias, 1 drivers
v0x55e7ca0c5000_0 .net "reset", 0 0, v0x55e7ca0d0990_0;  alias, 1 drivers
S_0x55e7ca0c5150 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x55e7ca08fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55e7ca0c53b0_0 .net "clk", 0 0, v0x55e7ca0d0110_0;  alias, 1 drivers
v0x55e7ca0c54c0_0 .var "data", 31 0;
v0x55e7ca0c55a0_0 .net "data_in", 31 0, v0x55e7ca0c34a0_0;  alias, 1 drivers
v0x55e7ca0c5670_0 .net "data_out", 31 0, v0x55e7ca0c54c0_0;  alias, 1 drivers
v0x55e7ca0c5730_0 .net "enable", 0 0, L_0x55e7ca0e97e0;  alias, 1 drivers
v0x55e7ca0c5820_0 .net "reset", 0 0, v0x55e7ca0d0990_0;  alias, 1 drivers
S_0x55e7ca0c5990 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x55e7ca08fed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55e7ca0e7270 .functor BUFZ 32, L_0x55e7ca0e7e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55e7ca0e82e0 .functor BUFZ 32, L_0x55e7ca0e8100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e7ca0c6710_2 .array/port v0x55e7ca0c6710, 2;
L_0x55e7ca0e83f0 .functor BUFZ 32, v0x55e7ca0c6710_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55e7ca0c5bc0_0 .net *"_ivl_0", 31 0, L_0x55e7ca0e7e80;  1 drivers
v0x55e7ca0c5cc0_0 .net *"_ivl_10", 6 0, L_0x55e7ca0e81a0;  1 drivers
L_0x7fd9a2be0a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c5da0_0 .net *"_ivl_13", 1 0, L_0x7fd9a2be0a38;  1 drivers
v0x55e7ca0c5e60_0 .net *"_ivl_2", 6 0, L_0x55e7ca0e7f20;  1 drivers
L_0x7fd9a2be09f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7ca0c5f40_0 .net *"_ivl_5", 1 0, L_0x7fd9a2be09f0;  1 drivers
v0x55e7ca0c6070_0 .net *"_ivl_8", 31 0, L_0x55e7ca0e8100;  1 drivers
v0x55e7ca0c6150_0 .net "r_clk", 0 0, v0x55e7ca0d0110_0;  alias, 1 drivers
v0x55e7ca0c61f0_0 .net "r_clk_enable", 0 0, v0x55e7ca0d01b0_0;  alias, 1 drivers
v0x55e7ca0c62b0_0 .net "read_data1", 31 0, L_0x55e7ca0e7270;  alias, 1 drivers
v0x55e7ca0c6390_0 .net "read_data2", 31 0, L_0x55e7ca0e82e0;  alias, 1 drivers
v0x55e7ca0c6470_0 .net "read_reg1", 4 0, L_0x55e7ca0e64c0;  alias, 1 drivers
v0x55e7ca0c6550_0 .net "read_reg2", 4 0, L_0x55e7ca0e6720;  alias, 1 drivers
v0x55e7ca0c6630_0 .net "register_v0", 31 0, L_0x55e7ca0e83f0;  alias, 1 drivers
v0x55e7ca0c6710 .array "registers", 0 31, 31 0;
v0x55e7ca0c6ce0_0 .net "reset", 0 0, v0x55e7ca0d0990_0;  alias, 1 drivers
v0x55e7ca0c6d80_0 .net "write_control", 0 0, L_0x55e7ca0e6f80;  alias, 1 drivers
v0x55e7ca0c6e40_0 .net "write_data", 31 0, L_0x55e7ca0e7ae0;  alias, 1 drivers
v0x55e7ca0c7030_0 .net "write_reg", 4 0, L_0x55e7ca0e6df0;  alias, 1 drivers
L_0x55e7ca0e7e80 .array/port v0x55e7ca0c6710, L_0x55e7ca0e7f20;
L_0x55e7ca0e7f20 .concat [ 5 2 0 0], L_0x55e7ca0e64c0, L_0x7fd9a2be09f0;
L_0x55e7ca0e8100 .array/port v0x55e7ca0c6710, L_0x55e7ca0e81a0;
L_0x55e7ca0e81a0 .concat [ 5 2 0 0], L_0x55e7ca0e6720, L_0x7fd9a2be0a38;
S_0x55e7ca07cde0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fd9a2c2c168 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7ca0d0a30_0 .net "clk", 0 0, o0x7fd9a2c2c168;  0 drivers
o0x7fd9a2c2c198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e7ca0d0ad0_0 .net "data_address", 31 0, o0x7fd9a2c2c198;  0 drivers
o0x7fd9a2c2c1c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7ca0d0bb0_0 .net "data_read", 0 0, o0x7fd9a2c2c1c8;  0 drivers
v0x55e7ca0d0c50_0 .var "data_readdata", 31 0;
o0x7fd9a2c2c228 .functor BUFZ 1, C4<z>; HiZ drive
v0x55e7ca0d0d30_0 .net "data_write", 0 0, o0x7fd9a2c2c228;  0 drivers
o0x7fd9a2c2c258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e7ca0d0e40_0 .net "data_writedata", 31 0, o0x7fd9a2c2c258;  0 drivers
S_0x55e7ca08f6d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fd9a2c2c3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55e7ca0d0fe0_0 .net "instr_address", 31 0, o0x7fd9a2c2c3a8;  0 drivers
v0x55e7ca0d10e0_0 .var "instr_readdata", 31 0;
    .scope S_0x55e7ca0c5990;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55e7ca0c6710, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55e7ca0c5990;
T_1 ;
    %wait E_0x55e7ca01f130;
    %load/vec4 v0x55e7ca0c6ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55e7ca0c61f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55e7ca0c6d80_0;
    %load/vec4 v0x55e7ca0c7030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55e7ca0c6e40_0;
    %load/vec4 v0x55e7ca0c7030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7ca0c6710, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55e7ca0a2250;
T_2 ;
    %wait E_0x55e7c9ff57b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %load/vec4 v0x55e7ca0c3900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55e7ca0c3170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x55e7ca0c3c60_0;
    %ix/getv 4, v0x55e7ca0c3ac0_0;
    %shiftl 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x55e7ca0c3c60_0;
    %ix/getv 4, v0x55e7ca0c3ac0_0;
    %shiftr 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x55e7ca0c3c60_0;
    %ix/getv 4, v0x55e7ca0c3ac0_0;
    %shiftr/s 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x55e7ca0c3c60_0;
    %load/vec4 v0x55e7ca0c3f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x55e7ca0c3c60_0;
    %load/vec4 v0x55e7ca0c3f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x55e7ca0c3c60_0;
    %load/vec4 v0x55e7ca0c3f40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %pad/s 64;
    %load/vec4 v0x55e7ca0c3c60_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55e7ca0c3660_0, 0, 64;
    %load/vec4 v0x55e7ca0c3660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55e7ca0c32e0_0, 0, 32;
    %load/vec4 v0x55e7ca0c3660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55e7ca0c34a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %pad/u 64;
    %load/vec4 v0x55e7ca0c4000_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55e7ca0c3660_0, 0, 64;
    %load/vec4 v0x55e7ca0c3660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55e7ca0c32e0_0, 0, 32;
    %load/vec4 v0x55e7ca0c3660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55e7ca0c34a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3c60_0;
    %mod/s;
    %store/vec4 v0x55e7ca0c32e0_0, 0, 32;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3c60_0;
    %div/s;
    %store/vec4 v0x55e7ca0c34a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %mod;
    %store/vec4 v0x55e7ca0c32e0_0, 0, 32;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %div;
    %store/vec4 v0x55e7ca0c34a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x55e7ca0c3740_0;
    %store/vec4 v0x55e7ca0c32e0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x55e7ca0c3740_0;
    %store/vec4 v0x55e7ca0c34a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3c60_0;
    %add;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %add;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %sub;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %and;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %or;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %xor;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %or;
    %inv;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c4000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55e7ca0c2fd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3c60_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3820_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0c30b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c3dc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c3e80_0;
    %and;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c3e80_0;
    %or;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55e7ca0c3f40_0;
    %load/vec4 v0x55e7ca0c3e80_0;
    %xor;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55e7ca0c3e80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55e7ca0c4110_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55e7ca0c3ba0_0;
    %load/vec4 v0x55e7ca0c3d00_0;
    %add;
    %store/vec4 v0x55e7ca0c3580_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55e7ca0c4110_0;
    %store/vec4 v0x55e7ca0c39e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55e7ca0c5150;
T_3 ;
    %wait E_0x55e7ca01f130;
    %load/vec4 v0x55e7ca0c5820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e7ca0c54c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55e7ca0c5730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55e7ca0c55a0_0;
    %assign/vec4 v0x55e7ca0c54c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e7ca0c49c0;
T_4 ;
    %wait E_0x55e7ca01f130;
    %load/vec4 v0x55e7ca0c5000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55e7ca0c4c70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55e7ca0c4ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55e7ca0c4d30_0;
    %assign/vec4 v0x55e7ca0c4c70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55e7ca0c4340;
T_5 ;
    %wait E_0x55e7ca01f130;
    %load/vec4 v0x55e7ca0c4810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55e7ca0c45b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e7ca0c4690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55e7ca0c4730_0;
    %assign/vec4 v0x55e7ca0c45b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e7ca08fed0;
T_6 ;
    %wait E_0x55e7ca01f130;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x55e7ca0cfad0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55e7ca0cdc60_0, v0x55e7ca0ccb60_0, v0x55e7ca0cf6b0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55e7ca0cf3a0_0, v0x55e7ca0cf540_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55e7ca0cf2d0_0, v0x55e7ca0cf470_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55e7ca0cf770_0, v0x55e7ca0cfc00_0, v0x55e7ca0cf930_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55e7ca0cefb0_0, v0x55e7ca0cfd70_0, v0x55e7ca0cfcd0_0, v0x55e7ca0ce0c0_0, v0x55e7ca0cd930_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x55e7ca0cd280_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55e7ca08fed0;
T_7 ;
    %wait E_0x55e7ca01d9d0;
    %load/vec4 v0x55e7ca0cce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55e7ca0cd370_0;
    %load/vec4 v0x55e7ca0ccfc0_0;
    %add;
    %store/vec4 v0x55e7ca0cf070_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55e7ca0cdd20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e7ca0cd370_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55e7ca0cdc60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55e7ca0cf070_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55e7ca0cddc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55e7ca0cf2d0_0;
    %store/vec4 v0x55e7ca0cf070_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55e7ca0cd370_0;
    %store/vec4 v0x55e7ca0cf070_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55e7ca08fed0;
T_8 ;
    %wait E_0x55e7ca01f130;
    %load/vec4 v0x55e7ca0cfad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0cd1e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55e7ca0cd280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55e7ca0cd1e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55e7ca0a2620;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0d0110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55e7ca0d0110_0;
    %inv;
    %store/vec4 v0x55e7ca0d0110_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55e7ca0a2620;
T_10 ;
    %fork t_1, S_0x55e7ca08faa0;
    %jmp t_0;
    .scope S_0x55e7ca08faa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0d0990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7ca0d01b0_0, 0, 1;
    %wait E_0x55e7ca01f130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7ca0d0990_0, 0, 1;
    %wait E_0x55e7ca01f130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e7ca0a8660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55e7ca0d0430_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55e7ca0ab960_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55e7ca0c2320_0, 0, 5;
    %load/vec4 v0x55e7ca0a8660_0;
    %store/vec4 v0x55e7ca0c2400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e7ca0a8990_0, 0, 16;
    %load/vec4 v0x55e7ca0ab960_0;
    %load/vec4 v0x55e7ca0c2320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e7ca0c2400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e7ca0a8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e7ca0a9aa0_0, 0, 32;
    %load/vec4 v0x55e7ca0a9aa0_0;
    %store/vec4 v0x55e7ca0d0800_0, 0, 32;
    %load/vec4 v0x55e7ca0d0430_0;
    %load/vec4 v0x55e7ca0a8660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55e7ca0d0430_0, 0, 32;
    %wait E_0x55e7ca01f130;
    %delay 2, 0;
    %load/vec4 v0x55e7ca0d0500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55e7ca0d0340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55e7ca0a8660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55e7ca0a8660_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e7ca0a8660_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x55e7ca0ab960_0, 0, 6;
    %load/vec4 v0x55e7ca0a8660_0;
    %store/vec4 v0x55e7ca0c2320_0, 0, 5;
    %load/vec4 v0x55e7ca0a8660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55e7ca0c2400_0, 0, 5;
    %load/vec4 v0x55e7ca0a8660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55e7ca0a8990_0, 0, 16;
    %load/vec4 v0x55e7ca0ab960_0;
    %load/vec4 v0x55e7ca0c2320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e7ca0c2400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e7ca0a8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e7ca0a9aa0_0, 0, 32;
    %load/vec4 v0x55e7ca0a9aa0_0;
    %store/vec4 v0x55e7ca0d0800_0, 0, 32;
    %wait E_0x55e7ca01f130;
    %delay 2, 0;
    %load/vec4 v0x55e7ca0a8660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55e7ca0a8660_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e7ca0a8660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55e7ca0c24e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55e7ca0ab960_0, 0, 6;
    %load/vec4 v0x55e7ca0a8660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55e7ca0c2320_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55e7ca0c2400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55e7ca0a8990_0, 0, 16;
    %load/vec4 v0x55e7ca0ab960_0;
    %load/vec4 v0x55e7ca0c2320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e7ca0c2400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55e7ca0a8990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e7ca0a9aa0_0, 0, 32;
    %load/vec4 v0x55e7ca0a9aa0_0;
    %store/vec4 v0x55e7ca0d0800_0, 0, 32;
    %wait E_0x55e7ca01f130;
    %delay 2, 0;
    %load/vec4 v0x55e7ca0a8660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55e7ca0c25c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x55e7ca0c25c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55e7ca09ec70_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x55e7ca09ec70_0 {0 0 0};
    %load/vec4 v0x55e7ca0c24e0_0;
    %load/vec4 v0x55e7ca0a8660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55e7ca0c24e0_0, 0, 32;
    %load/vec4 v0x55e7ca0c24e0_0;
    %load/vec4 v0x55e7ca09ec70_0;
    %and;
    %store/vec4 v0x55e7ca0a33a0_0, 0, 32;
    %load/vec4 v0x55e7ca0d08a0_0;
    %load/vec4 v0x55e7ca0a33a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55e7ca0a33a0_0, v0x55e7ca0d08a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55e7ca0a8660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55e7ca0a8660_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55e7ca0a2620;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
