################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2025/04/27 21:28:53)
# requested at line 3 in /student/jjaskowiec/ogien_i_woda_infinity_tower/UEC2_projekt_2025/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init

uec2_lab1_student-2.1.1/fpga/rtl/top_vga_basys3.sv
uec2_lab1_student-2.1.1/rtl/top_vga.sv
uec2_lab1_student-2.1.1/sim/common/tiff_writer.sv
uec2_lab1_student-2.1.1/sim/top_fpga/top_fpga_tb.sv
uec2_lab1_student-2.1.1/sim/top_vga/top_vga_tb.sv
uec2_lab1_student-2.1.1/rtl/vga_pkg.sv
uec2_lab1_student-2.1.1/sim/vga_timing/vga_timing_tb.sv
uec2_lab1_student-2.1.1/rtl/vga_timing.sv
uec2_lab1_student-2.1.1/rtl/draw_bg.sv

################ No files found. ################
