IDRViewer.config = {"pagecount":1138,"title":"ARM Architecture Reference Manual","author":"ARM Limited","subject":"","keywords":"","creator":"FrameMaker 7.2","producer":"Acrobat Distiller 7.0.5 (Windows)","creationdate":"D:20070227142847Z","moddate":"D:20070227142847Z","trapped":"","fileName":"ARM Architecture Reference Manual.pdf","bounds":[[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990],[825,990]],"bookmarks":[{"title":"Contents","page":5,"zoom":"XYZ 94 722 null"},{"title":"Preface","page":11,"zoom":"XYZ 94 722 null","children":[{"title":"About this manual","page":12,"zoom":"XYZ 79 901 null"},{"title":"Architecture versions and variants","page":13,"zoom":"XYZ 94 901 null","children":[{"title":"Version 4 and the introduction of Thumb (T variant)","page":13,"zoom":"XYZ 94 362 null"},{"title":"New features in Version 5T","page":14,"zoom":"XYZ 79 899 null"},{"title":"New features in Version 6","page":15,"zoom":"XYZ 94 899 null"},{"title":"Naming of ARM/Thumb architecture versions","page":16,"zoom":"XYZ 79 385 null"}]},{"title":"Using this manual","page":18,"zoom":"XYZ 79 901 null","children":[{"title":"Part A - CPU Architectures","page":18,"zoom":"XYZ 79 826 null"},{"title":"Part B - Memory and System Architectures","page":19,"zoom":"XYZ 94 899 null"},{"title":"Part C - Vector Floating-point Architecture","page":19,"zoom":"XYZ 94 513 null"},{"title":"Part D - Debug Architecture","page":20,"zoom":"XYZ 79 899 null"}]},{"title":"Conventions","page":21,"zoom":"XYZ 94 901 null","children":[{"title":"General typographic conventions","page":21,"zoom":"XYZ 94 826 null"},{"title":"Pseudo-code descriptions of instructions","page":21,"zoom":"XYZ 94 543 null"},{"title":"Assembler syntax descriptions","page":22,"zoom":"XYZ 79 899 null"}]},{"title":"Further reading","page":23,"zoom":"XYZ 94 901 null","children":[{"title":"ARM publications","page":23,"zoom":"XYZ 94 765 null"},{"title":"External publications","page":23,"zoom":"XYZ 94 695 null"}]},{"title":"Feedback","page":24,"zoom":"XYZ 79 901 null","children":[{"title":"Feedback on this book","page":24,"zoom":"XYZ 79 826 null"}]}]},{"title":"CPU Architecture","page":25,"zoom":"XYZ 94 670 null"},{"title":"Introduction to the ARM Architecture","page":27,"zoom":"XYZ 94 685 null","children":[{"title":"A1.1 About the ARM architecture","page":28,"zoom":"XYZ 79 901 null","children":[{"title":"A1.1.1 ARM registers","page":29,"zoom":"XYZ 94 899 null"},{"title":"A1.1.2 Exceptions","page":30,"zoom":"XYZ 79 899 null","children":[{"title":"The exception process","page":30,"zoom":"XYZ 145 391 null"}]},{"title":"A1.1.3 Status registers","page":31,"zoom":"XYZ 94 899 null"}]},{"title":"A1.2 ARM instruction set","page":32,"zoom":"XYZ 79 901 null","children":[{"title":"A1.2.1 Branch instructions","page":32,"zoom":"XYZ 79 453 null"},{"title":"A1.2.2 Data-processing instructions","page":33,"zoom":"XYZ 94 899 null","children":[{"title":"Arithmetic/logic instructions ","page":33,"zoom":"XYZ 160 713 null"},{"title":"Comparison instructions","page":33,"zoom":"XYZ 160 397 null"},{"title":"Single Instruction Multiple Data (SIMD) instructions ","page":33,"zoom":"XYZ 160 249 null"},{"title":"Multiply instructions","page":34,"zoom":"XYZ 145 899 null"},{"title":"Miscellaneous Data Processing instructions","page":34,"zoom":"XYZ 145 812 null"}]},{"title":"A1.2.3 Status register transfer instructions","page":34,"zoom":"XYZ 79 725 null"},{"title":"A1.2.4 Load and store instructions","page":34,"zoom":"XYZ 79 559 null","children":[{"title":"Load and Store Register","page":34,"zoom":"XYZ 145 385 null"},{"title":"Load and Store Multiple registers","page":35,"zoom":"XYZ 160 615 null"},{"title":"Load and Store Register Exclusive","page":35,"zoom":"XYZ 160 252 null"}]},{"title":"A1.2.5 Coprocessor instructions","page":36,"zoom":"XYZ 79 899 null"},{"title":"A1.2.6 Exception-generating instructions","page":36,"zoom":"XYZ 79 640 null"}]},{"title":"A1.3 Thumb instruction set","page":37,"zoom":"XYZ 94 901 null"}]},{"title":"Programmers’ Model","page":39,"zoom":"XYZ 94 685 null","children":[{"title":"A2.1 Data types","page":40,"zoom":"XYZ 79 901 null"},{"title":"A2.2 Processor modes","page":41,"zoom":"XYZ 94 901 null"},{"title":"A2.3 Registers","page":42,"zoom":"XYZ 79 901 null"},{"title":"A2.4 General-purpose registers","page":44,"zoom":"XYZ 79 901 null","children":[{"title":"A2.4.1 The unbanked registers, R0 to R7","page":44,"zoom":"XYZ 79 750 null"},{"title":"A2.4.2 The banked registers, R8 to R14","page":44,"zoom":"XYZ 79 629 null"},{"title":"A2.4.3 Register 15 and the program counter","page":47,"zoom":"XYZ 94 808 null","children":[{"title":"Reading the program counter","page":47,"zoom":"XYZ 160 559 null"},{"title":"Writing the program counter","page":48,"zoom":"XYZ 145 782 null"}]}]},{"title":"A2.5 Program status registers","page":49,"zoom":"XYZ 94 901 null","children":[{"title":"A2.5.1 Types of PSR bits","page":49,"zoom":"XYZ 94 589 null"},{"title":"A2.5.2 The condition code flags","page":49,"zoom":"XYZ 94 229 null"},{"title":"A2.5.3 The Q flag","page":51,"zoom":"XYZ 94 899 null"},{"title":"A2.5.4 The GE[3:0] bits","page":51,"zoom":"XYZ 94 734 null"},{"title":"A2.5.5 The E bit","page":51,"zoom":"XYZ 94 300 null"},{"title":"A2.5.6 The interrupt disable bits","page":52,"zoom":"XYZ 79 899 null"},{"title":"A2.5.7 The mode bits","page":52,"zoom":"XYZ 79 708 null"},{"title":"A2.5.8 The T and J bits","page":53,"zoom":"XYZ 94 899 null"},{"title":"A2.5.9 Other bits","page":53,"zoom":"XYZ 94 221 null"}]},{"title":"A2.6 Exceptions","page":54,"zoom":"XYZ 79 901 null","children":[{"title":"A2.6.1 ARMv6 extensions to the exception model","page":56,"zoom":"XYZ 79 899 null"},{"title":"A2.6.2 Reset","page":56,"zoom":"XYZ 79 528 null"},{"title":"A2.6.3 Undefined Instruction exception","page":57,"zoom":"XYZ 94 899 null"},{"title":"A2.6.4 Software Interrupt exception","page":58,"zoom":"XYZ 79 899 null"},{"title":"A2.6.5 Prefetch Abort (instruction fetch memory abort)","page":58,"zoom":"XYZ 79 553 null"},{"title":"A2.6.6 Data Abort (data access memory abort)","page":59,"zoom":"XYZ 94 786 null","children":[{"title":"Effects of data-aborted instructions","page":59,"zoom":"XYZ 160 340 null"},{"title":"Abort models","page":61,"zoom":"XYZ 160 899 null"}]},{"title":"A2.6.7 Imprecise data aborts","page":61,"zoom":"XYZ 94 614 null"},{"title":"A2.6.8 Interrupt request (IRQ) exception","page":62,"zoom":"XYZ 79 899 null"},{"title":"A2.6.9 Fast interrupt request (FIQ) exception","page":62,"zoom":"XYZ 79 337 null"},{"title":"A2.6.10 Exception priorities","page":63,"zoom":"XYZ 94 511 null"},{"title":"A2.6.11 High vectors","page":64,"zoom":"XYZ 79 763 null"},{"title":"A2.6.12 Vectored interrupt support","page":64,"zoom":"XYZ 79 487 null"},{"title":"A2.6.13 Low interrupt latency configuration","page":65,"zoom":"XYZ 94 899 null"},{"title":"A2.6.14 New instructions to improve exception handling","page":66,"zoom":"XYZ 79 899 null","children":[{"title":"SRS - Store Return State","page":66,"zoom":"XYZ 145 513 null"},{"title":"RFE - Return From Exception","page":66,"zoom":"XYZ 145 297 null"},{"title":"CPS - Change Processor State","page":67,"zoom":"XYZ 160 899 null"}]}]},{"title":"A2.7 Endian support","page":68,"zoom":"XYZ 79 901 null","children":[{"title":"A2.7.1 Address space","page":68,"zoom":"XYZ 79 473 null"},{"title":"A2.7.2 Endianness - an overview","page":69,"zoom":"XYZ 94 447 null","children":[{"title":"New provisions in ARMv6","page":71,"zoom":"XYZ 160 742 null"}]},{"title":"A2.7.3 Endian configuration and control","page":72,"zoom":"XYZ 79 899 null"},{"title":"A2.7.4 Instructions to change CPSR E bit","page":74,"zoom":"XYZ 79 249 null"},{"title":"A2.7.5 Instructions to reverse bytes in a general-purpose register","page":75,"zoom":"XYZ 94 899 null"}]},{"title":"A2.8 Unaligned access support","page":76,"zoom":"XYZ 79 901 null","children":[{"title":"A2.8.1 Unaligned instruction fetches","page":76,"zoom":"XYZ 79 465 null"},{"title":"A2.8.2 Unaligned data access in ARMv6 systems","page":77,"zoom":"XYZ 94 899 null","children":[{"title":"Other reasons for unaligned accesses to be unpredictable","page":80,"zoom":"XYZ 145 681 null"},{"title":"ARMv6 unaligned data access restrictions","page":81,"zoom":"XYZ 160 825 null"}]}]},{"title":"A2.9 Synchronization primitives","page":82,"zoom":"XYZ 79 901 null","children":[{"title":"A2.9.1 Exclusive access instructions: non-shared memory","page":83,"zoom":"XYZ 94 229 null"},{"title":"A2.9.2 Exclusive access instructions: shared memory","page":85,"zoom":"XYZ 94 704 null"},{"title":"A2.9.3 Context switch support","page":86,"zoom":"XYZ 79 403 null"},{"title":"A2.9.4 Summary of operation","page":87,"zoom":"XYZ 94 899 null","children":[{"title":"Effects on other store operations","page":88,"zoom":"XYZ 145 481 null"},{"title":"Load and store operation","page":88,"zoom":"XYZ 145 339 null"},{"title":"Usage restrictions","page":89,"zoom":"XYZ 160 293 null"}]}]},{"title":"A2.10 The Jazelle Extension","page":91,"zoom":"XYZ 94 901 null","children":[{"title":"A2.10.1 Subarchitectures","page":91,"zoom":"XYZ 94 352 null"},{"title":"A2.10.2 Jazelle state","page":92,"zoom":"XYZ 79 791 null","children":[{"title":"Extension of the PC to 32 bits","page":93,"zoom":"XYZ 160 284 null"}]},{"title":"A2.10.3 New Jazelle state entry instruction (BXJ)","page":94,"zoom":"XYZ 79 899 null","children":[{"title":"Executing BXJ with Jazelle Extension enabled","page":94,"zoom":"XYZ 145 734 null"},{"title":"Executing BXJ with Jazelle Extension disabled","page":94,"zoom":"XYZ 145 291 null"},{"title":"Jazelle state exit","page":95,"zoom":"XYZ 160 899 null"},{"title":"Additional Jazelle state restrictions","page":95,"zoom":"XYZ 160 374 null"}]},{"title":"A2.10.4 Jazelle Extension exception handling","page":96,"zoom":"XYZ 79 750 null","children":[{"title":"Interrupts (IRQ and FIQ)","page":96,"zoom":"XYZ 145 467 null"},{"title":"Data aborts","page":97,"zoom":"XYZ 160 899 null"},{"title":"Prefetch aborts","page":97,"zoom":"XYZ 160 401 null"},{"title":"SWI exceptions","page":98,"zoom":"XYZ 145 802 null"},{"title":"Undefined Instruction exceptions","page":98,"zoom":"XYZ 145 560 null"},{"title":"Coprocessor Interworking","page":99,"zoom":"XYZ 160 724 null"}]},{"title":"A2.10.5 Configuration and control","page":100,"zoom":"XYZ 79 899 null","children":[{"title":"Jazelle ID register","page":100,"zoom":"XYZ 145 342 null"},{"title":"Main configuration register","page":101,"zoom":"XYZ 160 534 null"},{"title":"Operating System (OS) control register","page":102,"zoom":"XYZ 145 899 null"}]},{"title":"A2.10.6 EJVM operation","page":105,"zoom":"XYZ 94 899 null","children":[{"title":"Initialization","page":105,"zoom":"XYZ 160 829 null"},{"title":"Opcode execution","page":105,"zoom":"XYZ 160 603 null"},{"title":"Further considerations","page":105,"zoom":"XYZ 160 310 null"}]},{"title":"A2.10.7 Trivial implementations","page":106,"zoom":"XYZ 79 899 null"}]},{"title":"A2.11 Saturated integer arithmetic","page":107,"zoom":"XYZ 94 901 null","children":[{"title":"A2.11.1 Saturated Q15 and Q31 arithmetic","page":107,"zoom":"XYZ 94 287 null"}]}]},{"title":"The ARM Instruction Set","page":109,"zoom":"XYZ 94 685 null","children":[{"title":"A3.1 Instruction set encoding","page":110,"zoom":"XYZ 79 901 null"},{"title":"A3.2 The condition field","page":111,"zoom":"XYZ 94 901 null","children":[{"title":"A3.2.1 Condition code 0b1111","page":112,"zoom":"XYZ 79 899 null"}]},{"title":"A3.3 Branch instructions","page":113,"zoom":"XYZ 94 901 null","children":[{"title":"A3.3.1 Examples","page":114,"zoom":"XYZ 79 899 null"},{"title":"A3.3.2 List of branch instructions","page":114,"zoom":"XYZ 79 579 null"}]},{"title":"A3.4 Data-processing instructions","page":115,"zoom":"XYZ 94 901 null","children":[{"title":"A3.4.1 Instruction encoding","page":116,"zoom":"XYZ 79 899 null"},{"title":"A3.4.2 List of data-processing instructions","page":117,"zoom":"XYZ 94 899 null"}]},{"title":"A3.5 Multiply instructions","page":118,"zoom":"XYZ 79 901 null","children":[{"title":"A3.5.1 Normal multiply","page":118,"zoom":"XYZ 79 568 null"},{"title":"A3.5.2 Long multiply","page":118,"zoom":"XYZ 79 346 null"},{"title":"A3.5.3 Halfword multiply","page":119,"zoom":"XYZ 94 814 null"},{"title":"A3.5.4 Word ¥ halfword multiply","page":119,"zoom":"XYZ 94 534 null"},{"title":"A3.5.5 Most significant word multiply","page":120,"zoom":"XYZ 79 899 null"},{"title":"A3.5.6 Dual halfword multiply","page":120,"zoom":"XYZ 79 620 null"},{"title":"A3.5.7 Examples","page":121,"zoom":"XYZ 94 899 null"},{"title":"A3.5.8 List of multiply instructions","page":121,"zoom":"XYZ 94 727 null"}]},{"title":"A3.6 Parallel addition and subtraction instructions","page":122,"zoom":"XYZ 79 901 null","children":[{"title":"A3.6.1 List of parallel arithmetic instructions","page":123,"zoom":"XYZ 94 899 null"}]},{"title":"A3.7 Extend instructions","page":124,"zoom":"XYZ 79 901 null","children":[{"title":"A3.7.1 List of sign/zero extend and add instructions","page":124,"zoom":"XYZ 79 488 null"}]},{"title":"A3.8 Miscellaneous arithmetic instructions","page":125,"zoom":"XYZ 94 901 null","children":[{"title":"A3.8.1 Count leading zeros","page":125,"zoom":"XYZ 94 826 null"},{"title":"A3.8.2 Unsigned sum of absolute differences","page":125,"zoom":"XYZ 94 620 null"}]},{"title":"A3.9 Other miscellaneous instructions","page":126,"zoom":"XYZ 79 901 null"},{"title":"A3.10 Status register access instructions","page":127,"zoom":"XYZ 94 901 null","children":[{"title":"A3.10.1 CPSR value","page":127,"zoom":"XYZ 94 560 null"},{"title":"A3.10.2 Examples","page":128,"zoom":"XYZ 79 899 null"},{"title":"A3.10.3 List of status register access instructions","page":128,"zoom":"XYZ 79 579 null"}]},{"title":"A3.11 Load and store instructions","page":129,"zoom":"XYZ 94 901 null","children":[{"title":"A3.11.1 Addressing modes","page":129,"zoom":"XYZ 94 734 null"},{"title":"A3.11.2 Load and store word or unsigned byte instructions","page":130,"zoom":"XYZ 79 687 null"},{"title":"A3.11.3 Load and store halfword or doubleword, and load signed byte instructions","page":131,"zoom":"XYZ 94 899 null"},{"title":"A3.11.4 Examples","page":131,"zoom":"XYZ 94 440 null"},{"title":"A3.11.5 List of load and store instructions","page":133,"zoom":"XYZ 94 899 null"}]},{"title":"A3.12 Load and Store Multiple instructions","page":134,"zoom":"XYZ 79 901 null","children":[{"title":"A3.12.1 Examples","page":134,"zoom":"XYZ 79 311 null"},{"title":"A3.12.2 List of Load and Store Multiple instructions","page":135,"zoom":"XYZ 94 899 null"}]},{"title":"A3.13 Semaphore instructions","page":136,"zoom":"XYZ 79 901 null","children":[{"title":"A3.13.1 Examples","page":136,"zoom":"XYZ 79 533 null"},{"title":"A3.13.2 List of semaphore instructions","page":136,"zoom":"XYZ 79 374 null"}]},{"title":"A3.14 Exception-generating instructions","page":137,"zoom":"XYZ 94 901 null","children":[{"title":"A3.14.1 Instruction encodings","page":137,"zoom":"XYZ 94 627 null"},{"title":"A3.14.2 List of exception-generating instructions","page":137,"zoom":"XYZ 94 296 null"}]},{"title":"A3.15 Coprocessor instructions","page":138,"zoom":"XYZ 79 901 null","children":[{"title":"A3.15.1 Examples","page":138,"zoom":"XYZ 79 385 null"},{"title":"A3.15.2 List of coprocessor instructions","page":139,"zoom":"XYZ 94 640 null"}]},{"title":"A3.16 Extending the instruction set","page":140,"zoom":"XYZ 79 901 null","children":[{"title":"A3.16.1 Media instruction space","page":141,"zoom":"XYZ 94 899 null"},{"title":"A3.16.2 Multiply instruction extension space","page":143,"zoom":"XYZ 94 899 null"},{"title":"A3.16.3 Control and DSP instruction extension space","page":144,"zoom":"XYZ 79 899 null"},{"title":"A3.16.4 Load/store instruction extension space","page":146,"zoom":"XYZ 79 899 null"},{"title":"A3.16.5 Architecturally Undefined Instruction space","page":147,"zoom":"XYZ 94 482 null"},{"title":"A3.16.6 Coprocessor instruction extension space","page":148,"zoom":"XYZ 79 899 null"},{"title":"A3.16.7 Unconditional instruction extension space","page":149,"zoom":"XYZ 94 899 null"}]}]},{"title":"ARM Instructions","page":151,"zoom":"XYZ 94 685 null","children":[{"title":"A4.1 Alphabetical list of ARM instructions","page":152,"zoom":"XYZ 79 901 null","children":[{"title":"A4.1.1 General notes","page":152,"zoom":"XYZ 79 707 null","children":[{"title":"Addressing modes","page":152,"zoom":"XYZ 145 637 null"},{"title":"Syntax abbreviations","page":152,"zoom":"XYZ 145 368 null"},{"title":"Encoding diagram and assembler syntax","page":153,"zoom":"XYZ 160 899 null"},{"title":"Architecture versions","page":153,"zoom":"XYZ 160 829 null"},{"title":"Exceptions","page":153,"zoom":"XYZ 160 742 null"},{"title":"Operation","page":153,"zoom":"XYZ 160 621 null"},{"title":"Information on usage","page":153,"zoom":"XYZ 160 534 null"}]},{"title":"A4.1.2 ADC","page":154,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":154,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":154,"zoom":"XYZ 145 206 null"},{"title":"Exceptions","page":155,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":155,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":155,"zoom":"XYZ 160 612 null"}]},{"title":"A4.1.3 ADD","page":156,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":156,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":156,"zoom":"XYZ 145 206 null"},{"title":"Exceptions","page":157,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":157,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":157,"zoom":"XYZ 160 612 null"}]},{"title":"A4.1.4 AND","page":158,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":158,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":158,"zoom":"XYZ 145 189 null"},{"title":"Exceptions","page":159,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":159,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":159,"zoom":"XYZ 160 612 null"}]},{"title":"A4.1.5 B, BL","page":160,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":160,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":160,"zoom":"XYZ 145 325 null"},{"title":"Exceptions","page":160,"zoom":"XYZ 145 255 null"},{"title":"Operation","page":161,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":161,"zoom":"XYZ 160 785 null"},{"title":"Notes","page":161,"zoom":"XYZ 160 352 null"}]},{"title":"A4.1.6 BIC","page":162,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":162,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":162,"zoom":"XYZ 145 172 null"},{"title":"Exceptions","page":163,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":163,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":163,"zoom":"XYZ 160 612 null"}]},{"title":"A4.1.7 BKPT","page":164,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":164,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":164,"zoom":"XYZ 145 525 null"},{"title":"Exceptions","page":164,"zoom":"XYZ 145 455 null"},{"title":"Operation","page":164,"zoom":"XYZ 145 385 null"},{"title":"Usage","page":165,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":165,"zoom":"XYZ 160 557 null"}]},{"title":"A4.1.8 BLX (1)","page":166,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":166,"zoom":"XYZ 145 675 null"},{"title":"Architecture version","page":166,"zoom":"XYZ 145 395 null"},{"title":"Exceptions","page":166,"zoom":"XYZ 145 325 null"},{"title":"Operation","page":166,"zoom":"XYZ 145 255 null"},{"title":"Usage","page":167,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":167,"zoom":"XYZ 160 482 null"}]},{"title":"A4.1.9 BLX (2)","page":168,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":168,"zoom":"XYZ 145 637 null"},{"title":"Architecture version","page":168,"zoom":"XYZ 145 449 null"},{"title":"Exceptions","page":168,"zoom":"XYZ 145 378 null"},{"title":"Operation","page":168,"zoom":"XYZ 145 308 null"},{"title":"Notes","page":169,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.10 BX","page":170,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":170,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":170,"zoom":"XYZ 145 582 null"},{"title":"Exceptions","page":170,"zoom":"XYZ 145 495 null"},{"title":"Operation","page":170,"zoom":"XYZ 145 424 null"},{"title":"Notes","page":170,"zoom":"XYZ 145 325 null"}]},{"title":"A4.1.11 BXJ","page":171,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":171,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":171,"zoom":"XYZ 160 565 null"},{"title":"Exceptions","page":171,"zoom":"XYZ 160 495 null"},{"title":"Operation","page":172,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":172,"zoom":"XYZ 145 534 null"},{"title":"Notes","page":172,"zoom":"XYZ 145 389 null"}]},{"title":"A4.1.12 CDP","page":173,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":173,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":173,"zoom":"XYZ 160 241 null"},{"title":"Exceptions","page":174,"zoom":"XYZ 145 899 null"},{"title":"Operation","page":174,"zoom":"XYZ 145 829 null"},{"title":"Usage","page":174,"zoom":"XYZ 145 745 null"},{"title":"Notes","page":174,"zoom":"XYZ 145 658 null"}]},{"title":"A4.1.13 CLZ","page":175,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":175,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":175,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":175,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":175,"zoom":"XYZ 160 377 null"},{"title":"Usage","page":175,"zoom":"XYZ 160 264 null"}]},{"title":"A4.1.14 CMN","page":176,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":176,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":176,"zoom":"XYZ 145 377 null"},{"title":"Exceptions","page":176,"zoom":"XYZ 145 307 null"},{"title":"Operation","page":176,"zoom":"XYZ 145 236 null"},{"title":"Usage","page":177,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.15 CMP","page":178,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":178,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":178,"zoom":"XYZ 145 427 null"},{"title":"Exceptions","page":178,"zoom":"XYZ 145 357 null"},{"title":"Operation","page":178,"zoom":"XYZ 145 287 null"}]},{"title":"A4.1.16 CPS","page":179,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":179,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":180,"zoom":"XYZ 145 899 null"},{"title":"Exceptions","page":180,"zoom":"XYZ 145 829 null"},{"title":"Operation","page":180,"zoom":"XYZ 145 759 null"},{"title":"Notes","page":180,"zoom":"XYZ 145 583 null"},{"title":"Examples","page":180,"zoom":"XYZ 145 319 null"}]},{"title":"A4.1.17 CPY","page":181,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":181,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":181,"zoom":"XYZ 160 562 null"},{"title":"Exceptions","page":181,"zoom":"XYZ 160 491 null"},{"title":"Operation","page":181,"zoom":"XYZ 160 421 null"}]},{"title":"A4.1.18 EOR","page":182,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":182,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":182,"zoom":"XYZ 145 172 null"},{"title":"Exceptions","page":183,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":183,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":183,"zoom":"XYZ 160 612 null"}]},{"title":"A4.1.19 LDC","page":184,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":184,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":184,"zoom":"XYZ 145 192 null"},{"title":"Exceptions","page":185,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":185,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":185,"zoom":"XYZ 160 656 null"},{"title":"Notes","page":185,"zoom":"XYZ 160 586 null"}]},{"title":"A4.1.20 LDM (1)","page":186,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":186,"zoom":"XYZ 145 624 null"},{"title":"Architecture version","page":187,"zoom":"XYZ 160 899 null"},{"title":"Exceptions","page":187,"zoom":"XYZ 160 829 null"},{"title":"Operation","page":187,"zoom":"XYZ 160 759 null"},{"title":"Notes","page":187,"zoom":"XYZ 160 438 null"}]},{"title":"A4.1.21 LDM (2)","page":188,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":188,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":188,"zoom":"XYZ 145 233 null"},{"title":"Exceptions","page":188,"zoom":"XYZ 145 163 null"},{"title":"Operation","page":189,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":189,"zoom":"XYZ 160 727 null"}]},{"title":"A4.1.22 LDM (3)","page":190,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":190,"zoom":"XYZ 145 624 null"},{"title":"Architecture version","page":190,"zoom":"XYZ 145 143 null"},{"title":"Exceptions","page":191,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":191,"zoom":"XYZ 160 829 null"},{"title":"Notes","page":191,"zoom":"XYZ 160 508 null"}]},{"title":"A4.1.23 LDR","page":193,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":193,"zoom":"XYZ 160 658 null"},{"title":"Architecture version","page":193,"zoom":"XYZ 160 360 null"},{"title":"Exceptions","page":193,"zoom":"XYZ 160 290 null"},{"title":"Operation","page":194,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":194,"zoom":"XYZ 145 638 null"},{"title":"Alignment","page":194,"zoom":"XYZ 145 490 null"},{"title":"Notes","page":195,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.24 LDRB","page":196,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":196,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":196,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":196,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":196,"zoom":"XYZ 145 297 null"},{"title":"Usage","page":197,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":197,"zoom":"XYZ 160 785 null"}]},{"title":"A4.1.25 LDRBT","page":198,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":198,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":198,"zoom":"XYZ 145 326 null"},{"title":"Exceptions","page":198,"zoom":"XYZ 145 256 null"},{"title":"Operation","page":198,"zoom":"XYZ 145 186 null"},{"title":"Usage","page":199,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":199,"zoom":"XYZ 160 812 null"}]},{"title":"A4.1.26 LDRD","page":200,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":200,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":200,"zoom":"XYZ 145 293 null"},{"title":"Exceptions","page":200,"zoom":"XYZ 145 223 null"},{"title":"Operation","page":201,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":201,"zoom":"XYZ 160 695 null"}]},{"title":"A4.1.27 LDREX","page":202,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":202,"zoom":"XYZ 145 678 null"},{"title":"Architecture version","page":202,"zoom":"XYZ 145 476 null"},{"title":"Exceptions","page":202,"zoom":"XYZ 145 406 null"},{"title":"Operation","page":202,"zoom":"XYZ 145 336 null"},{"title":"Usage","page":203,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":203,"zoom":"XYZ 160 779 null"}]},{"title":"A4.1.28 LDRH","page":204,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":204,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":204,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":204,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":205,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":205,"zoom":"XYZ 160 696 null"},{"title":"Notes","page":205,"zoom":"XYZ 160 582 null"}]},{"title":"A4.1.29 LDRSB","page":206,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":206,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":206,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":206,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":206,"zoom":"XYZ 145 297 null"},{"title":"Usage","page":207,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":207,"zoom":"XYZ 160 768 null"}]},{"title":"A4.1.30 LDRSH","page":208,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":208,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":208,"zoom":"XYZ 145 427 null"},{"title":"Exceptions","page":208,"zoom":"XYZ 145 357 null"},{"title":"Operation","page":209,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":209,"zoom":"XYZ 160 696 null"},{"title":"Notes","page":209,"zoom":"XYZ 160 566 null"}]},{"title":"A4.1.31 LDRT","page":210,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":210,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":210,"zoom":"XYZ 145 343 null"},{"title":"Exceptions","page":210,"zoom":"XYZ 145 273 null"},{"title":"Operation","page":211,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":211,"zoom":"XYZ 160 756 null"},{"title":"Notes","page":211,"zoom":"XYZ 160 669 null"}]},{"title":"A4.1.32 MCR","page":212,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":212,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":212,"zoom":"XYZ 145 247 null"},{"title":"Exceptions","page":212,"zoom":"XYZ 145 149 null"},{"title":"Operation","page":213,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":213,"zoom":"XYZ 160 815 null"},{"title":"Notes","page":213,"zoom":"XYZ 160 728 null"}]},{"title":"A4.1.33 MCRR","page":214,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":214,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":214,"zoom":"XYZ 145 259 null"},{"title":"Exceptions","page":214,"zoom":"XYZ 145 161 null"},{"title":"Operation","page":215,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":215,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":215,"zoom":"XYZ 160 696 null"}]},{"title":"A4.1.34 MLA","page":216,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":216,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":216,"zoom":"XYZ 145 369 null"},{"title":"Exceptions","page":216,"zoom":"XYZ 145 299 null"},{"title":"Operation","page":217,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":217,"zoom":"XYZ 160 740 null"}]},{"title":"A4.1.35 MOV","page":218,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":218,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":218,"zoom":"XYZ 145 218 null"},{"title":"Exceptions","page":218,"zoom":"XYZ 145 148 null"},{"title":"Operation","page":219,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":219,"zoom":"XYZ 160 682 null"}]},{"title":"A4.1.36 MRC","page":220,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":220,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":220,"zoom":"XYZ 145 247 null"},{"title":"Exceptions","page":220,"zoom":"XYZ 145 149 null"},{"title":"Operation","page":221,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":221,"zoom":"XYZ 160 711 null"},{"title":"Notes","page":221,"zoom":"XYZ 160 470 null"}]},{"title":"A4.1.37 MRRC","page":222,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":222,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":222,"zoom":"XYZ 145 276 null"},{"title":"Exceptions","page":222,"zoom":"XYZ 145 178 null"},{"title":"Operation","page":223,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":223,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":223,"zoom":"XYZ 160 696 null"}]},{"title":"A4.1.38 MRS","page":224,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":224,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":224,"zoom":"XYZ 145 551 null"},{"title":"Exceptions","page":224,"zoom":"XYZ 145 481 null"},{"title":"Operation","page":224,"zoom":"XYZ 145 410 null"},{"title":"Usage","page":225,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":225,"zoom":"XYZ 160 635 null"}]},{"title":"A4.1.39 MSR","page":226,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":226,"zoom":"XYZ 145 598 null"},{"title":"Architecture version","page":226,"zoom":"XYZ 145 160 null"},{"title":"Exceptions","page":227,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":227,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":228,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":229,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.40 MUL","page":230,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":230,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":230,"zoom":"XYZ 145 398 null"},{"title":"Exceptions","page":230,"zoom":"XYZ 145 328 null"},{"title":"Operation","page":230,"zoom":"XYZ 145 258 null"},{"title":"Notes","page":231,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.41 MVN","page":232,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":232,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":232,"zoom":"XYZ 145 218 null"},{"title":"Exceptions","page":232,"zoom":"XYZ 145 148 null"},{"title":"Operation","page":233,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":233,"zoom":"XYZ 160 682 null"}]},{"title":"A4.1.42 ORR","page":234,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":234,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":234,"zoom":"XYZ 145 172 null"},{"title":"Exceptions","page":235,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":235,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":235,"zoom":"XYZ 160 612 null"}]},{"title":"A4.1.43 PKHBT","page":236,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":236,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":236,"zoom":"XYZ 145 348 null"},{"title":"Exceptions","page":236,"zoom":"XYZ 145 278 null"},{"title":"Operation","page":236,"zoom":"XYZ 145 207 null"},{"title":"Usage","page":237,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":237,"zoom":"XYZ 160 715 null"}]},{"title":"A4.1.44 PKHTB","page":238,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":238,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":238,"zoom":"XYZ 145 253 null"},{"title":"Exceptions","page":238,"zoom":"XYZ 145 183 null"},{"title":"Operation","page":239,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":239,"zoom":"XYZ 160 711 null"},{"title":"Notes","page":239,"zoom":"XYZ 160 427 null"}]},{"title":"A4.1.45 PLD","page":240,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":240,"zoom":"XYZ 145 669 null"},{"title":"Architecture version","page":240,"zoom":"XYZ 145 469 null"},{"title":"Exceptions","page":240,"zoom":"XYZ 145 398 null"},{"title":"Operation","page":240,"zoom":"XYZ 145 328 null"},{"title":"Notes","page":241,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.46 QADD","page":242,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":242,"zoom":"XYZ 145 705 null"},{"title":"Architecture version","page":242,"zoom":"XYZ 145 476 null"},{"title":"Exceptions","page":242,"zoom":"XYZ 145 406 null"},{"title":"Operation","page":242,"zoom":"XYZ 145 336 null"},{"title":"Usage","page":243,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":243,"zoom":"XYZ 160 585 null"}]},{"title":"A4.1.47 QADD16","page":244,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":244,"zoom":"XYZ 145 707 null"},{"title":"Architecture version","page":244,"zoom":"XYZ 145 478 null"},{"title":"Exceptions","page":244,"zoom":"XYZ 145 407 null"},{"title":"Operation","page":244,"zoom":"XYZ 145 337 null"},{"title":"Usage","page":244,"zoom":"XYZ 145 238 null"},{"title":"Notes","page":244,"zoom":"XYZ 145 151 null"}]},{"title":"A4.1.48 QADD8","page":245,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":245,"zoom":"XYZ 160 707 null"},{"title":"Architecture version","page":245,"zoom":"XYZ 160 478 null"},{"title":"Exceptions","page":245,"zoom":"XYZ 160 407 null"},{"title":"Operation","page":245,"zoom":"XYZ 160 337 null"},{"title":"Usage","page":245,"zoom":"XYZ 160 207 null"},{"title":"Notes","page":246,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.49 QADDSUBX","page":247,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":247,"zoom":"XYZ 160 690 null"},{"title":"Architecture version","page":247,"zoom":"XYZ 160 461 null"},{"title":"Exceptions","page":247,"zoom":"XYZ 160 391 null"},{"title":"Operation","page":247,"zoom":"XYZ 160 320 null"},{"title":"Usage","page":248,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":248,"zoom":"XYZ 145 713 null"}]},{"title":"A4.1.50 QDADD","page":249,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":249,"zoom":"XYZ 160 679 null"},{"title":"Architecture version","page":249,"zoom":"XYZ 160 433 null"},{"title":"Exceptions","page":249,"zoom":"XYZ 160 363 null"},{"title":"Operation","page":249,"zoom":"XYZ 160 293 null"},{"title":"Usage","page":250,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":250,"zoom":"XYZ 145 585 null"}]},{"title":"A4.1.51 QDSUB","page":251,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":251,"zoom":"XYZ 160 663 null"},{"title":"Architecture version","page":251,"zoom":"XYZ 160 389 null"},{"title":"Exceptions","page":251,"zoom":"XYZ 160 319 null"},{"title":"Operation","page":251,"zoom":"XYZ 160 249 null"},{"title":"Usage","page":252,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":252,"zoom":"XYZ 145 585 null"}]},{"title":"A4.1.52 QSUB","page":253,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":253,"zoom":"XYZ 160 707 null"},{"title":"Architecture version","page":253,"zoom":"XYZ 160 450 null"},{"title":"Exceptions","page":253,"zoom":"XYZ 160 380 null"},{"title":"Operation","page":253,"zoom":"XYZ 160 310 null"},{"title":"Notes","page":253,"zoom":"XYZ 160 195 null"}]},{"title":"A4.1.53 QSUB16","page":254,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":254,"zoom":"XYZ 145 707 null"},{"title":"Architecture version","page":254,"zoom":"XYZ 145 478 null"},{"title":"Exceptions","page":254,"zoom":"XYZ 145 407 null"},{"title":"Operation","page":254,"zoom":"XYZ 145 337 null"},{"title":"Usage","page":254,"zoom":"XYZ 145 238 null"},{"title":"Notes","page":254,"zoom":"XYZ 145 151 null"}]},{"title":"A4.1.54 QSUB8","page":255,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":255,"zoom":"XYZ 160 707 null"},{"title":"Architecture version","page":255,"zoom":"XYZ 160 478 null"},{"title":"Exceptions","page":255,"zoom":"XYZ 160 407 null"},{"title":"Operation","page":255,"zoom":"XYZ 160 337 null"},{"title":"Usage","page":255,"zoom":"XYZ 160 207 null"},{"title":"Notes","page":256,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.55 QSUBADDX","page":257,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":257,"zoom":"XYZ 160 701 null"},{"title":"Architecture version","page":257,"zoom":"XYZ 160 472 null"},{"title":"Exceptions","page":257,"zoom":"XYZ 160 401 null"},{"title":"Operation","page":257,"zoom":"XYZ 160 331 null"},{"title":"Usage","page":258,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":258,"zoom":"XYZ 145 713 null"}]},{"title":"A4.1.56 REV","page":259,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":259,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":259,"zoom":"XYZ 160 551 null"},{"title":"Exceptions","page":259,"zoom":"XYZ 160 481 null"},{"title":"Operation","page":259,"zoom":"XYZ 160 410 null"},{"title":"Usage","page":259,"zoom":"XYZ 160 282 null"},{"title":"Notes","page":259,"zoom":"XYZ 160 195 null"}]},{"title":"A4.1.57 REV16","page":260,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":260,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":260,"zoom":"XYZ 145 551 null"},{"title":"Exceptions","page":260,"zoom":"XYZ 145 481 null"},{"title":"Operation","page":260,"zoom":"XYZ 145 410 null"},{"title":"Usage","page":260,"zoom":"XYZ 145 282 null"},{"title":"Notes","page":260,"zoom":"XYZ 145 195 null"}]},{"title":"A4.1.58 REVSH","page":261,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":261,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":261,"zoom":"XYZ 160 534 null"},{"title":"Exceptions","page":261,"zoom":"XYZ 160 464 null"},{"title":"Operation","page":261,"zoom":"XYZ 160 394 null"},{"title":"Usage","page":261,"zoom":"XYZ 160 236 null"},{"title":"Notes","page":262,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.59 RFE","page":263,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":263,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":263,"zoom":"XYZ 160 398 null"},{"title":"Exceptions","page":263,"zoom":"XYZ 160 328 null"},{"title":"Usage","page":263,"zoom":"XYZ 160 258 null"},{"title":"Operation","page":264,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":264,"zoom":"XYZ 145 650 null"}]},{"title":"A4.1.60 RSB","page":265,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":265,"zoom":"XYZ 160 664 null"},{"title":"Architecture version","page":265,"zoom":"XYZ 160 145 null"},{"title":"Exceptions","page":266,"zoom":"XYZ 145 899 null"},{"title":"Operation","page":266,"zoom":"XYZ 145 829 null"},{"title":"Usage","page":266,"zoom":"XYZ 145 612 null"},{"title":"Notes","page":266,"zoom":"XYZ 145 459 null"}]},{"title":"A4.1.61 RSC","page":267,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":267,"zoom":"XYZ 160 692 null"},{"title":"Architecture version","page":267,"zoom":"XYZ 160 172 null"},{"title":"Exceptions","page":268,"zoom":"XYZ 145 899 null"},{"title":"Operation","page":268,"zoom":"XYZ 145 829 null"},{"title":"Usage","page":268,"zoom":"XYZ 145 612 null"},{"title":"Example","page":268,"zoom":"XYZ 145 525 null"},{"title":"Notes","page":268,"zoom":"XYZ 145 397 null"}]},{"title":"A4.1.62 SADD16","page":269,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":269,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":269,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":269,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":269,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":270,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":270,"zoom":"XYZ 145 397 null"}]},{"title":"A4.1.63 SADD8","page":271,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":271,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":271,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":271,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":271,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":272,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":272,"zoom":"XYZ 145 768 null"}]},{"title":"A4.1.64 SADDSUBX","page":273,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":273,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":273,"zoom":"XYZ 160 488 null"},{"title":"Exceptions","page":273,"zoom":"XYZ 160 418 null"},{"title":"Operation","page":273,"zoom":"XYZ 160 348 null"},{"title":"Usage","page":274,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":274,"zoom":"XYZ 145 696 null"}]},{"title":"A4.1.65 SBC","page":275,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":275,"zoom":"XYZ 160 664 null"},{"title":"Architecture version","page":275,"zoom":"XYZ 160 145 null"},{"title":"Exceptions","page":276,"zoom":"XYZ 145 899 null"},{"title":"Operation","page":276,"zoom":"XYZ 145 829 null"},{"title":"Usage","page":276,"zoom":"XYZ 145 612 null"},{"title":"Notes","page":276,"zoom":"XYZ 145 484 null"}]},{"title":"A4.1.66 SEL","page":277,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":277,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":277,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":277,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":277,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":278,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":278,"zoom":"XYZ 145 751 null"}]},{"title":"A4.1.67 SETEND","page":279,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":279,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":279,"zoom":"XYZ 160 556 null"},{"title":"Exceptions","page":279,"zoom":"XYZ 160 485 null"},{"title":"Operation","page":279,"zoom":"XYZ 160 415 null"},{"title":"Usage","page":279,"zoom":"XYZ 160 343 null"},{"title":"Notes","page":279,"zoom":"XYZ 160 239 null"}]},{"title":"A4.1.68 SHADD16","page":280,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":280,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":280,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":280,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":280,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":280,"zoom":"XYZ 145 236 null"},{"title":"Notes","page":280,"zoom":"XYZ 145 149 null"}]},{"title":"A4.1.69 SHADD8","page":281,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":281,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":281,"zoom":"XYZ 160 522 null"},{"title":"Exceptions","page":281,"zoom":"XYZ 160 452 null"},{"title":"Operation","page":281,"zoom":"XYZ 160 381 null"},{"title":"Usage","page":281,"zoom":"XYZ 160 194 null"},{"title":"Notes","page":282,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.70 SHADDSUBX","page":283,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":283,"zoom":"XYZ 160 692 null"},{"title":"Architecture version","page":283,"zoom":"XYZ 160 461 null"},{"title":"Exceptions","page":283,"zoom":"XYZ 160 391 null"},{"title":"Operation","page":283,"zoom":"XYZ 160 320 null"},{"title":"Usage","page":283,"zoom":"XYZ 160 192 null"},{"title":"Notes","page":284,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.71 SHSUB16","page":285,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":285,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":285,"zoom":"XYZ 160 495 null"},{"title":"Exceptions","page":285,"zoom":"XYZ 160 424 null"},{"title":"Operation","page":285,"zoom":"XYZ 160 354 null"},{"title":"Usage","page":286,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":286,"zoom":"XYZ 145 669 null"}]},{"title":"A4.1.72 SHSUB8","page":287,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":287,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":287,"zoom":"XYZ 160 495 null"},{"title":"Exceptions","page":287,"zoom":"XYZ 160 424 null"},{"title":"Operation","page":287,"zoom":"XYZ 160 354 null"},{"title":"Usage","page":288,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":288,"zoom":"XYZ 145 785 null"}]},{"title":"A4.1.73 SHSUBADDX","page":289,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":289,"zoom":"XYZ 160 692 null"},{"title":"Architecture version","page":289,"zoom":"XYZ 160 461 null"},{"title":"Exceptions","page":289,"zoom":"XYZ 160 391 null"},{"title":"Operation","page":289,"zoom":"XYZ 160 320 null"},{"title":"Usage","page":290,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":290,"zoom":"XYZ 145 785 null"}]},{"title":"A4.1.74 SMLA<x><y>","page":291,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":291,"zoom":"XYZ 160 658 null"},{"title":"Architecture version","page":291,"zoom":"XYZ 160 206 null"},{"title":"Exceptions","page":292,"zoom":"XYZ 145 899 null"},{"title":"Operation","page":292,"zoom":"XYZ 145 829 null"},{"title":"Usage","page":293,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":293,"zoom":"XYZ 160 389 null"}]},{"title":"A4.1.75 SMLAD","page":294,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":294,"zoom":"XYZ 145 647 null"},{"title":"Architecture version","page":294,"zoom":"XYZ 145 302 null"},{"title":"Exceptions","page":294,"zoom":"XYZ 145 232 null"},{"title":"Operation","page":295,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":295,"zoom":"XYZ 160 696 null"},{"title":"Notes","page":295,"zoom":"XYZ 160 548 null"}]},{"title":"A4.1.76 SMLAL","page":296,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":296,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":296,"zoom":"XYZ 145 336 null"},{"title":"Exceptions","page":296,"zoom":"XYZ 145 265 null"},{"title":"Operation","page":297,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":297,"zoom":"XYZ 160 727 null"},{"title":"Notes","page":297,"zoom":"XYZ 160 623 null"}]},{"title":"A4.1.77 SMLAL<x><y>","page":298,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":298,"zoom":"XYZ 145 640 null"},{"title":"Architecture version","page":298,"zoom":"XYZ 145 155 null"},{"title":"Exceptions","page":299,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":299,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":299,"zoom":"XYZ 160 553 null"},{"title":"Notes","page":299,"zoom":"XYZ 160 305 null"}]},{"title":"A4.1.78 SMLALD","page":300,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":300,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":300,"zoom":"XYZ 145 313 null"},{"title":"Exceptions","page":300,"zoom":"XYZ 145 242 null"},{"title":"Operation","page":301,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":301,"zoom":"XYZ 160 667 null"},{"title":"Notes","page":301,"zoom":"XYZ 160 563 null"}]},{"title":"A4.1.79 SMLAW<y>","page":302,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":302,"zoom":"XYZ 145 652 null"},{"title":"Architecture version","page":302,"zoom":"XYZ 145 296 null"},{"title":"Exceptions","page":302,"zoom":"XYZ 145 226 null"},{"title":"Operation","page":303,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":303,"zoom":"XYZ 160 696 null"},{"title":"Notes","page":303,"zoom":"XYZ 160 575 null"}]},{"title":"A4.1.80 SMLSD","page":304,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":304,"zoom":"XYZ 145 647 null"},{"title":"Architecture version","page":304,"zoom":"XYZ 145 302 null"},{"title":"Exceptions","page":304,"zoom":"XYZ 145 232 null"},{"title":"Operation","page":305,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":305,"zoom":"XYZ 160 682 null"},{"title":"Notes","page":305,"zoom":"XYZ 160 568 null"}]},{"title":"A4.1.81 SMLSLD","page":306,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":306,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":306,"zoom":"XYZ 145 313 null"},{"title":"Exceptions","page":306,"zoom":"XYZ 145 242 null"},{"title":"Operation","page":307,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":307,"zoom":"XYZ 160 667 null"},{"title":"Notes","page":307,"zoom":"XYZ 160 519 null"}]},{"title":"A4.1.82 SMMLA","page":308,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":308,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":308,"zoom":"XYZ 145 380 null"},{"title":"Exceptions","page":308,"zoom":"XYZ 145 310 null"},{"title":"Operation","page":309,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":309,"zoom":"XYZ 160 756 null"},{"title":"Notes","page":309,"zoom":"XYZ 160 641 null"}]},{"title":"A4.1.83 SMMLS","page":310,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":310,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":310,"zoom":"XYZ 145 380 null"},{"title":"Exceptions","page":310,"zoom":"XYZ 145 310 null"},{"title":"Operation","page":310,"zoom":"XYZ 145 239 null"},{"title":"Usage","page":311,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":311,"zoom":"XYZ 160 812 null"}]},{"title":"A4.1.84 SMMUL","page":312,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":312,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":312,"zoom":"XYZ 145 409 null"},{"title":"Exceptions","page":312,"zoom":"XYZ 145 339 null"},{"title":"Operation","page":312,"zoom":"XYZ 145 268 null"},{"title":"Usage","page":313,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":313,"zoom":"XYZ 160 745 null"}]},{"title":"A4.1.85 SMUAD","page":314,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":314,"zoom":"XYZ 145 664 null"},{"title":"Architecture version","page":314,"zoom":"XYZ 145 348 null"},{"title":"Exceptions","page":314,"zoom":"XYZ 145 278 null"},{"title":"Operation","page":315,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":315,"zoom":"XYZ 160 696 null"},{"title":"Notes","page":315,"zoom":"XYZ 160 566 null"}]},{"title":"A4.1.86 SMUL<x><y>","page":316,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":316,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":316,"zoom":"XYZ 145 296 null"},{"title":"Exceptions","page":316,"zoom":"XYZ 145 226 null"},{"title":"Operation","page":317,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":317,"zoom":"XYZ 160 653 null"},{"title":"Notes","page":317,"zoom":"XYZ 160 550 null"}]},{"title":"A4.1.87 SMULL","page":318,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":318,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":318,"zoom":"XYZ 145 386 null"},{"title":"Exceptions","page":318,"zoom":"XYZ 145 316 null"},{"title":"Operation","page":319,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":319,"zoom":"XYZ 160 727 null"},{"title":"Notes","page":319,"zoom":"XYZ 160 656 null"}]},{"title":"A4.1.88 SMULW<y>","page":320,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":320,"zoom":"XYZ 145 675 null"},{"title":"Architecture version","page":320,"zoom":"XYZ 145 348 null"},{"title":"Exceptions","page":320,"zoom":"XYZ 145 278 null"},{"title":"Operation","page":321,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":321,"zoom":"XYZ 160 727 null"},{"title":"Notes","page":321,"zoom":"XYZ 160 623 null"}]},{"title":"A4.1.89 SMUSD","page":322,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":322,"zoom":"XYZ 145 664 null"},{"title":"Architecture version","page":322,"zoom":"XYZ 145 381 null"},{"title":"Exceptions","page":322,"zoom":"XYZ 145 311 null"},{"title":"Operation","page":323,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":323,"zoom":"XYZ 160 727 null"},{"title":"Notes","page":323,"zoom":"XYZ 160 640 null"}]},{"title":"A4.1.90 SRS","page":324,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":324,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":324,"zoom":"XYZ 145 308 null"},{"title":"Exceptions","page":324,"zoom":"XYZ 145 238 null"},{"title":"Operation","page":325,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":325,"zoom":"XYZ 160 487 null"}]},{"title":"A4.1.91 SSAT","page":326,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":326,"zoom":"XYZ 145 681 null"},{"title":"Return","page":326,"zoom":"XYZ 145 302 null"},{"title":"Architecture version","page":327,"zoom":"XYZ 160 899 null"},{"title":"Exceptions","page":327,"zoom":"XYZ 160 829 null"},{"title":"Operation","page":327,"zoom":"XYZ 160 759 null"},{"title":"Usage","page":327,"zoom":"XYZ 160 542 null"},{"title":"Notes","page":327,"zoom":"XYZ 160 472 null"}]},{"title":"A4.1.92 SSAT16","page":328,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":328,"zoom":"XYZ 145 736 null"},{"title":"Return","page":328,"zoom":"XYZ 145 488 null"},{"title":"Architecture version","page":328,"zoom":"XYZ 145 302 null"},{"title":"Exceptions","page":328,"zoom":"XYZ 145 232 null"},{"title":"Operation","page":329,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":329,"zoom":"XYZ 160 756 null"},{"title":"Notes","page":329,"zoom":"XYZ 160 685 null"}]},{"title":"A4.1.93 SSUB16","page":330,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":330,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":330,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":330,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":330,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":331,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":331,"zoom":"XYZ 160 652 null"}]},{"title":"A4.1.94 SSUB8","page":332,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":332,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":332,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":332,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":332,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":333,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":333,"zoom":"XYZ 160 812 null"}]},{"title":"A4.1.95 SSUBADDX","page":334,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":334,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":334,"zoom":"XYZ 145 461 null"},{"title":"Exceptions","page":334,"zoom":"XYZ 145 391 null"},{"title":"Operation","page":334,"zoom":"XYZ 145 320 null"},{"title":"Usage","page":335,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":335,"zoom":"XYZ 160 740 null"}]},{"title":"A4.1.96 STC","page":336,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":336,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":336,"zoom":"XYZ 145 220 null"},{"title":"Exceptions","page":337,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":337,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":337,"zoom":"XYZ 160 524 null"},{"title":"Notes","page":338,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.97 STM (1)","page":339,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":339,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":339,"zoom":"XYZ 160 200 null"},{"title":"Exceptions","page":340,"zoom":"XYZ 145 899 null"},{"title":"Operation","page":340,"zoom":"XYZ 145 829 null"},{"title":"Usage","page":340,"zoom":"XYZ 145 583 null"},{"title":"Notes","page":340,"zoom":"XYZ 145 479 null"}]},{"title":"A4.1.98 STM (2)","page":341,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":341,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":341,"zoom":"XYZ 160 233 null"},{"title":"Exceptions","page":341,"zoom":"XYZ 160 163 null"},{"title":"Operation","page":342,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":342,"zoom":"XYZ 145 653 null"},{"title":"Notes","page":342,"zoom":"XYZ 145 566 null"}]},{"title":"A4.1.99 STR","page":343,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":343,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":343,"zoom":"XYZ 160 421 null"},{"title":"Exceptions","page":343,"zoom":"XYZ 160 351 null"},{"title":"Operation","page":343,"zoom":"XYZ 160 281 null"},{"title":"Usage","page":344,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":344,"zoom":"XYZ 145 795 null"}]},{"title":"A4.1.100 STRB","page":345,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":345,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":345,"zoom":"XYZ 160 438 null"},{"title":"Exceptions","page":345,"zoom":"XYZ 160 368 null"},{"title":"Operation","page":345,"zoom":"XYZ 160 297 null"},{"title":"Usage","page":346,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":346,"zoom":"XYZ 145 795 null"}]},{"title":"A4.1.101 STRBT","page":347,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":347,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":347,"zoom":"XYZ 160 354 null"},{"title":"Exceptions","page":347,"zoom":"XYZ 160 284 null"},{"title":"Operation","page":348,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":348,"zoom":"XYZ 145 740 null"},{"title":"Notes","page":348,"zoom":"XYZ 145 653 null"}]},{"title":"A4.1.102 STRD","page":349,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":349,"zoom":"XYZ 160 692 null"},{"title":"Architecture version","page":349,"zoom":"XYZ 160 264 null"},{"title":"Exceptions","page":349,"zoom":"XYZ 160 194 null"},{"title":"Operation","page":350,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":351,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.103 STREX","page":352,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":352,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":352,"zoom":"XYZ 145 465 null"},{"title":"Exceptions","page":352,"zoom":"XYZ 145 395 null"},{"title":"Operation","page":353,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":353,"zoom":"XYZ 160 534 null"},{"title":"Notes","page":353,"zoom":"XYZ 160 447 null"}]},{"title":"A4.1.104 STRH","page":354,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":354,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":354,"zoom":"XYZ 145 455 null"},{"title":"Exceptions","page":354,"zoom":"XYZ 145 385 null"},{"title":"Operation","page":355,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":355,"zoom":"XYZ 160 638 null"},{"title":"Notes","page":355,"zoom":"XYZ 160 534 null"}]},{"title":"A4.1.105 STRT","page":356,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":356,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":356,"zoom":"XYZ 145 337 null"},{"title":"Exceptions","page":356,"zoom":"XYZ 145 267 null"},{"title":"Operation","page":357,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":357,"zoom":"XYZ 160 727 null"},{"title":"Notes","page":357,"zoom":"XYZ 160 640 null"}]},{"title":"A4.1.106 SUB","page":358,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":358,"zoom":"XYZ 145 681 null"},{"title":"Architecture version","page":358,"zoom":"XYZ 145 161 null"},{"title":"Exceptions","page":359,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":359,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":359,"zoom":"XYZ 160 612 null"},{"title":"Notes","page":359,"zoom":"XYZ 160 372 null"}]},{"title":"A4.1.107 SWI","page":360,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":360,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":360,"zoom":"XYZ 145 530 null"},{"title":"Exceptions","page":360,"zoom":"XYZ 145 459 null"},{"title":"Operation","page":360,"zoom":"XYZ 145 389 null"},{"title":"Usage","page":361,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.108 SWP","page":362,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":362,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":362,"zoom":"XYZ 145 472 null"},{"title":"Exceptions","page":362,"zoom":"XYZ 145 401 null"},{"title":"Operation","page":362,"zoom":"XYZ 145 331 null"},{"title":"Usage","page":363,"zoom":"XYZ 160 831 null"},{"title":"Notes","page":363,"zoom":"XYZ 160 727 null"}]},{"title":"A4.1.109 SWPB","page":364,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":364,"zoom":"XYZ 145 685 null"},{"title":"Architecture version","page":364,"zoom":"XYZ 145 455 null"},{"title":"Exceptions","page":364,"zoom":"XYZ 145 385 null"},{"title":"Operation","page":364,"zoom":"XYZ 145 314 null"},{"title":"Usage","page":365,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":365,"zoom":"XYZ 160 795 null"}]},{"title":"A4.1.110 SXTAB","page":366,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":366,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":366,"zoom":"XYZ 145 271 null"},{"title":"Exceptions","page":366,"zoom":"XYZ 145 201 null"},{"title":"Operation","page":367,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":367,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":367,"zoom":"XYZ 160 713 null"}]},{"title":"A4.1.111 SXTAB16","page":368,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":368,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":368,"zoom":"XYZ 145 255 null"},{"title":"Exceptions","page":368,"zoom":"XYZ 145 184 null"},{"title":"Operation","page":369,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":369,"zoom":"XYZ 160 785 null"},{"title":"Notes","page":369,"zoom":"XYZ 160 698 null"}]},{"title":"A4.1.112 SXTAH","page":370,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":370,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":370,"zoom":"XYZ 145 271 null"},{"title":"Exceptions","page":370,"zoom":"XYZ 145 201 null"},{"title":"Operation","page":371,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":371,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":371,"zoom":"XYZ 160 713 null"}]},{"title":"A4.1.113 SXTB","page":372,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":372,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":372,"zoom":"XYZ 145 300 null"},{"title":"Exceptions","page":372,"zoom":"XYZ 145 230 null"},{"title":"Operation","page":373,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":373,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":373,"zoom":"XYZ 160 713 null"}]},{"title":"A4.1.114 SXTB16","page":374,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":374,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":374,"zoom":"XYZ 145 300 null"},{"title":"Exceptions","page":374,"zoom":"XYZ 145 230 null"},{"title":"Operation","page":375,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":375,"zoom":"XYZ 160 785 null"},{"title":"Notes","page":375,"zoom":"XYZ 160 698 null"}]},{"title":"A4.1.115 SXTH","page":376,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":376,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":376,"zoom":"XYZ 145 300 null"},{"title":"Exceptions","page":376,"zoom":"XYZ 145 230 null"},{"title":"Operation","page":377,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":377,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":377,"zoom":"XYZ 160 713 null"}]},{"title":"A4.1.116 TEQ","page":378,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":378,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":378,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":378,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":378,"zoom":"XYZ 145 297 null"},{"title":"Usage","page":379,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.117 TST","page":380,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":380,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":380,"zoom":"XYZ 145 404 null"},{"title":"Exceptions","page":380,"zoom":"XYZ 145 334 null"},{"title":"Operation","page":380,"zoom":"XYZ 145 264 null"},{"title":"Usage","page":381,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.118 UADD16","page":382,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":382,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":382,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":382,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":382,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":382,"zoom":"XYZ 145 236 null"},{"title":"Notes","page":382,"zoom":"XYZ 145 149 null"}]},{"title":"A4.1.119 UADD8","page":383,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":383,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":383,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":383,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":383,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":383,"zoom":"XYZ 160 177 null"},{"title":"Notes","page":384,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.120 UADDSUBX","page":385,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":385,"zoom":"XYZ 160 702 null"},{"title":"Architecture version","page":385,"zoom":"XYZ 160 472 null"},{"title":"Exceptions","page":385,"zoom":"XYZ 160 401 null"},{"title":"Operation","page":385,"zoom":"XYZ 160 331 null"},{"title":"Usage","page":386,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":386,"zoom":"XYZ 145 812 null"}]},{"title":"A4.1.121 UHADD16","page":387,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":387,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":387,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":387,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":387,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":387,"zoom":"XYZ 160 236 null"},{"title":"Notes","page":387,"zoom":"XYZ 160 166 null"}]},{"title":"A4.1.122 UHADD8","page":388,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":388,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":388,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":388,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":388,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":388,"zoom":"XYZ 145 177 null"},{"title":"Notes","page":389,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.123 UHADDSUBX","page":390,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":390,"zoom":"XYZ 145 692 null"},{"title":"Architecture version","page":390,"zoom":"XYZ 145 461 null"},{"title":"Exceptions","page":390,"zoom":"XYZ 145 391 null"},{"title":"Operation","page":390,"zoom":"XYZ 145 320 null"},{"title":"Usage","page":390,"zoom":"XYZ 145 177 null"},{"title":"Notes","page":391,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.124 UHSUB16","page":392,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":392,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":392,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":392,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":392,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":392,"zoom":"XYZ 145 236 null"},{"title":"Notes","page":392,"zoom":"XYZ 145 149 null"}]},{"title":"A4.1.125 UHSUB8","page":393,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":393,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":393,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":393,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":393,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":393,"zoom":"XYZ 160 177 null"},{"title":"Notes","page":394,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.126 UHSUBADDX","page":395,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":395,"zoom":"XYZ 160 692 null"},{"title":"Architecture version","page":395,"zoom":"XYZ 160 461 null"},{"title":"Exceptions","page":395,"zoom":"XYZ 160 391 null"},{"title":"Operation","page":395,"zoom":"XYZ 160 320 null"},{"title":"Usage","page":395,"zoom":"XYZ 160 177 null"},{"title":"Notes","page":396,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.127 UMAAL","page":397,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":397,"zoom":"XYZ 160 702 null"},{"title":"Architecture version","page":397,"zoom":"XYZ 160 409 null"},{"title":"Exceptions","page":397,"zoom":"XYZ 160 339 null"},{"title":"Operation","page":397,"zoom":"XYZ 160 268 null"},{"title":"Usage","page":397,"zoom":"XYZ 160 155 null"},{"title":"Notes","page":398,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.128 UMLAL","page":399,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":399,"zoom":"XYZ 160 702 null"},{"title":"Architecture version","page":399,"zoom":"XYZ 160 330 null"},{"title":"Exceptions","page":399,"zoom":"XYZ 160 259 null"},{"title":"Operation","page":400,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":400,"zoom":"XYZ 145 727 null"},{"title":"Notes","page":400,"zoom":"XYZ 145 623 null"}]},{"title":"A4.1.129 UMULL","page":401,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":401,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":401,"zoom":"XYZ 160 380 null"},{"title":"Exceptions","page":401,"zoom":"XYZ 160 310 null"},{"title":"Operation","page":402,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":402,"zoom":"XYZ 145 727 null"},{"title":"Notes","page":402,"zoom":"XYZ 145 656 null"}]},{"title":"A4.1.130 UQADD16","page":403,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":403,"zoom":"XYZ 160 734 null"},{"title":"Architecture version","page":403,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":403,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":403,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":403,"zoom":"XYZ 160 265 null"},{"title":"Notes","page":403,"zoom":"XYZ 160 178 null"}]},{"title":"A4.1.131 UQADD8","page":404,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":404,"zoom":"XYZ 145 734 null"},{"title":"Architecture version","page":404,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":404,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":404,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":404,"zoom":"XYZ 145 235 null"},{"title":"Notes","page":404,"zoom":"XYZ 145 148 null"}]},{"title":"A4.1.132 UQADDSUBX","page":405,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":405,"zoom":"XYZ 160 701 null"},{"title":"Architecture version","page":405,"zoom":"XYZ 160 472 null"},{"title":"Exceptions","page":405,"zoom":"XYZ 160 401 null"},{"title":"Operation","page":405,"zoom":"XYZ 160 331 null"},{"title":"Usage","page":405,"zoom":"XYZ 160 229 null"},{"title":"Notes","page":406,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.133 UQSUB16","page":407,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":407,"zoom":"XYZ 160 734 null"},{"title":"Architecture version","page":407,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":407,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":407,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":407,"zoom":"XYZ 160 265 null"},{"title":"Notes","page":407,"zoom":"XYZ 160 178 null"}]},{"title":"A4.1.134 UQSUB8","page":408,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":408,"zoom":"XYZ 145 734 null"},{"title":"Architecture version","page":408,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":408,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":408,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":408,"zoom":"XYZ 145 235 null"},{"title":"Notes","page":408,"zoom":"XYZ 145 148 null"}]},{"title":"A4.1.135 UQSUBADDX","page":409,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":409,"zoom":"XYZ 160 701 null"},{"title":"Architecture version","page":409,"zoom":"XYZ 160 472 null"},{"title":"Exceptions","page":409,"zoom":"XYZ 160 401 null"},{"title":"Operation","page":409,"zoom":"XYZ 160 331 null"},{"title":"Usage","page":409,"zoom":"XYZ 160 216 null"},{"title":"Notes","page":410,"zoom":"XYZ 145 899 null"}]},{"title":"A4.1.136 USAD8","page":411,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":411,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":411,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":411,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":412,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":412,"zoom":"XYZ 145 490 null"},{"title":"Notes","page":412,"zoom":"XYZ 145 420 null"}]},{"title":"A4.1.137 USADA8","page":413,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":413,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":413,"zoom":"XYZ 160 476 null"},{"title":"Exceptions","page":413,"zoom":"XYZ 160 406 null"},{"title":"Operation","page":414,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":414,"zoom":"XYZ 145 490 null"},{"title":"Notes","page":414,"zoom":"XYZ 145 420 null"}]},{"title":"A4.1.138 USAT","page":415,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":415,"zoom":"XYZ 160 681 null"},{"title":"Return","page":415,"zoom":"XYZ 160 302 null"},{"title":"Architecture version","page":416,"zoom":"XYZ 145 899 null"},{"title":"Exceptions","page":416,"zoom":"XYZ 145 829 null"},{"title":"Operation","page":416,"zoom":"XYZ 145 759 null"},{"title":"Usage","page":416,"zoom":"XYZ 145 542 null"},{"title":"Notes","page":416,"zoom":"XYZ 145 455 null"}]},{"title":"A4.1.139 USAT16","page":417,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":417,"zoom":"XYZ 160 736 null"},{"title":"Return","page":417,"zoom":"XYZ 160 488 null"},{"title":"Architecture version","page":417,"zoom":"XYZ 160 304 null"},{"title":"Exceptions","page":417,"zoom":"XYZ 160 233 null"},{"title":"Operation","page":418,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":418,"zoom":"XYZ 145 756 null"},{"title":"Notes","page":418,"zoom":"XYZ 145 669 null"}]},{"title":"A4.1.140 USUB16","page":419,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":419,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":419,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":419,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":419,"zoom":"XYZ 160 365 null"},{"title":"Usage","page":419,"zoom":"XYZ 160 236 null"},{"title":"Notes","page":419,"zoom":"XYZ 160 149 null"}]},{"title":"A4.1.141 USUB8","page":420,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":420,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":420,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":420,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":420,"zoom":"XYZ 145 365 null"},{"title":"Usage","page":420,"zoom":"XYZ 145 177 null"},{"title":"Notes","page":421,"zoom":"XYZ 160 899 null"}]},{"title":"A4.1.142 USUBADDX","page":422,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":422,"zoom":"XYZ 145 681 null"},{"title":"Architecture version","page":422,"zoom":"XYZ 145 450 null"},{"title":"Exceptions","page":422,"zoom":"XYZ 145 380 null"},{"title":"Operation","page":422,"zoom":"XYZ 145 310 null"},{"title":"Usage","page":423,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":423,"zoom":"XYZ 160 812 null"}]},{"title":"A4.1.143 UXTAB","page":424,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":424,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":424,"zoom":"XYZ 145 271 null"},{"title":"Exceptions","page":424,"zoom":"XYZ 145 201 null"},{"title":"Operation","page":425,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":425,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":425,"zoom":"XYZ 160 713 null"}]},{"title":"A4.1.144 UXTAB16","page":426,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":426,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":426,"zoom":"XYZ 145 255 null"},{"title":"Exceptions","page":426,"zoom":"XYZ 145 184 null"},{"title":"Operation","page":427,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":427,"zoom":"XYZ 160 785 null"},{"title":"Notes","page":427,"zoom":"XYZ 160 698 null"}]},{"title":"A4.1.145 UXTAH","page":428,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":428,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":428,"zoom":"XYZ 145 271 null"},{"title":"Exceptions","page":428,"zoom":"XYZ 145 201 null"},{"title":"Operation","page":429,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":429,"zoom":"XYZ 160 800 null"},{"title":"Notes","page":429,"zoom":"XYZ 160 713 null"}]},{"title":"A4.1.146 UXTB","page":430,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":430,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":430,"zoom":"XYZ 145 300 null"},{"title":"Exceptions","page":430,"zoom":"XYZ 145 230 null"},{"title":"Operation","page":431,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":431,"zoom":"XYZ 160 815 null"},{"title":"Notes","page":431,"zoom":"XYZ 160 728 null"}]},{"title":"A4.1.147 UXTB16","page":432,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":432,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":432,"zoom":"XYZ 145 300 null"},{"title":"Exceptions","page":432,"zoom":"XYZ 145 230 null"},{"title":"Operation","page":433,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":433,"zoom":"XYZ 160 815 null"},{"title":"Notes","page":433,"zoom":"XYZ 160 728 null"}]},{"title":"A4.1.148 UXTH","page":434,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":434,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":434,"zoom":"XYZ 145 300 null"},{"title":"Exceptions","page":434,"zoom":"XYZ 145 230 null"},{"title":"Operation","page":435,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":435,"zoom":"XYZ 160 815 null"},{"title":"Notes","page":435,"zoom":"XYZ 160 728 null"}]}]},{"title":"A4.2 ARM instructions and architecture versions","page":436,"zoom":"XYZ 79 901 null"}]},{"title":"ARM Addressing Modes","page":441,"zoom":"XYZ 94 685 null","children":[{"title":"A5.1 Addressing Mode 1 - Data-processing operands","page":442,"zoom":"XYZ 79 901 null","children":[{"title":"A5.1.1 Encoding","page":443,"zoom":"XYZ 94 899 null","children":[{"title":"32-bit immediate","page":443,"zoom":"XYZ 160 829 null"},{"title":"Immediate shifts","page":443,"zoom":"XYZ 160 715 null"},{"title":"Register shifts","page":443,"zoom":"XYZ 160 600 null"}]},{"title":"A5.1.2 The shifter operand","page":444,"zoom":"XYZ 79 899 null","children":[{"title":"Immediate operand value","page":444,"zoom":"XYZ 145 768 null"},{"title":"Register operand value","page":444,"zoom":"XYZ 145 456 null"},{"title":"Shifted register operand value","page":445,"zoom":"XYZ 160 899 null"}]},{"title":"A5.1.3 Data-processing operands - Immediate","page":446,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":446,"zoom":"XYZ 145 675 null"},{"title":"Operation","page":446,"zoom":"XYZ 145 514 null"},{"title":"Notes","page":447,"zoom":"XYZ 160 899 null"}]},{"title":"A5.1.4 Data-processing operands - Register","page":448,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":448,"zoom":"XYZ 145 736 null"},{"title":"Operation","page":448,"zoom":"XYZ 145 609 null"},{"title":"Notes","page":448,"zoom":"XYZ 145 525 null"}]},{"title":"A5.1.5 Data-processing operands - Logical shift left by immediate","page":449,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":449,"zoom":"XYZ 160 658 null"},{"title":"Operation","page":449,"zoom":"XYZ 160 473 null"},{"title":"Notes","page":449,"zoom":"XYZ 160 330 null"}]},{"title":"A5.1.6 Data-processing operands - Logical shift left by register","page":450,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":450,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":450,"zoom":"XYZ 145 507 null"},{"title":"Notes","page":450,"zoom":"XYZ 145 276 null"}]},{"title":"A5.1.7 Data-processing operands - Logical shift right by immediate","page":451,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":451,"zoom":"XYZ 160 675 null"},{"title":"Operation","page":451,"zoom":"XYZ 160 473 null"},{"title":"Notes","page":451,"zoom":"XYZ 160 330 null"}]},{"title":"A5.1.8 Data-processing operands - Logical shift right by register","page":452,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":452,"zoom":"XYZ 145 675 null"},{"title":"Operation","page":452,"zoom":"XYZ 145 490 null"},{"title":"Notes","page":452,"zoom":"XYZ 145 259 null"}]},{"title":"A5.1.9 Data-processing operands - Arithmetic shift right by immediate","page":453,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":453,"zoom":"XYZ 160 675 null"},{"title":"Operation","page":453,"zoom":"XYZ 160 473 null"},{"title":"Notes","page":453,"zoom":"XYZ 160 271 null"}]},{"title":"A5.1.10 Data-processing operands - Arithmetic shift right by register","page":454,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":454,"zoom":"XYZ 145 658 null"},{"title":"Operation","page":454,"zoom":"XYZ 145 473 null"},{"title":"Notes","page":454,"zoom":"XYZ 145 227 null"}]},{"title":"A5.1.11 Data-processing operands - Rotate right by immediate","page":455,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":455,"zoom":"XYZ 160 692 null"},{"title":"Operation","page":455,"zoom":"XYZ 160 473 null"},{"title":"Notes","page":455,"zoom":"XYZ 160 345 null"}]},{"title":"A5.1.12 Data-processing operands - Rotate right by register","page":456,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":456,"zoom":"XYZ 145 675 null"},{"title":"Operation","page":456,"zoom":"XYZ 145 490 null"},{"title":"Notes","page":456,"zoom":"XYZ 145 302 null"}]},{"title":"A5.1.13 Data-processing operands - Rotate right with extend","page":457,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":457,"zoom":"XYZ 160 692 null"},{"title":"Operation","page":457,"zoom":"XYZ 160 536 null"},{"title":"Notes","page":457,"zoom":"XYZ 160 452 null"}]}]},{"title":"A5.2 Addressing Mode 2 - Load and Store Word or Unsigned Byte","page":458,"zoom":"XYZ 79 901 null","children":[{"title":"A5.2.1 Encoding","page":459,"zoom":"XYZ 94 899 null","children":[{"title":"Immediate offset/index","page":459,"zoom":"XYZ 160 829 null"},{"title":"Register offset/index","page":459,"zoom":"XYZ 160 715 null"},{"title":"Scaled register offset/index","page":459,"zoom":"XYZ 160 600 null"}]},{"title":"A5.2.2 Load and Store Word or Unsigned Byte - Immediate offset","page":460,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":460,"zoom":"XYZ 145 736 null"},{"title":"Operation","page":460,"zoom":"XYZ 145 580 null"},{"title":"Usage","page":460,"zoom":"XYZ 145 467 null"},{"title":"Notes","page":460,"zoom":"XYZ 145 363 null"}]},{"title":"A5.2.3 Load and Store Word or Unsigned Byte - Register offset","page":461,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":461,"zoom":"XYZ 160 736 null"},{"title":"Operation","page":461,"zoom":"XYZ 160 580 null"},{"title":"Usage","page":461,"zoom":"XYZ 160 467 null"},{"title":"Notes","page":461,"zoom":"XYZ 160 380 null"}]},{"title":"A5.2.4 Load and Store Word or Unsigned Byte - Scaled register offset","page":462,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":462,"zoom":"XYZ 145 736 null"},{"title":"Operation","page":463,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":463,"zoom":"XYZ 160 446 null"},{"title":"Notes","page":463,"zoom":"XYZ 160 375 null"}]},{"title":"A5.2.5 Load and Store Word or Unsigned Byte - Immediate pre-indexed","page":464,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":464,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":464,"zoom":"XYZ 145 507 null"},{"title":"Usage","page":464,"zoom":"XYZ 145 363 null"},{"title":"Notes","page":464,"zoom":"XYZ 145 293 null"}]},{"title":"A5.2.6 Load and Store Word or Unsigned Byte - Register pre-indexed","page":465,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":465,"zoom":"XYZ 160 692 null"},{"title":"Operation","page":465,"zoom":"XYZ 160 507 null"},{"title":"Notes","page":465,"zoom":"XYZ 160 363 null"}]},{"title":"A5.2.7 Load and Store Word or Unsigned Byte - Scaled register pre-indexed","page":466,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":466,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":467,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":467,"zoom":"XYZ 160 417 null"}]},{"title":"A5.2.8 Load and Store Word or Unsigned Byte - Immediate post-indexed","page":468,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":468,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":468,"zoom":"XYZ 145 536 null"},{"title":"Usage","page":468,"zoom":"XYZ 145 392 null"},{"title":"Notes","page":469,"zoom":"XYZ 160 899 null"}]},{"title":"A5.2.9 Load and Store Word or Unsigned Byte - Register post-indexed","page":470,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":470,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":470,"zoom":"XYZ 145 536 null"},{"title":"Notes","page":470,"zoom":"XYZ 145 392 null"}]},{"title":"A5.2.10 Load and Store Word or Unsigned Byte - Scaled register post-indexed","page":471,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":471,"zoom":"XYZ 160 692 null"},{"title":"Operation","page":472,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":472,"zoom":"XYZ 145 417 null"}]}]},{"title":"A5.3 Addressing Mode 3 - Miscellaneous Loads and Stores","page":473,"zoom":"XYZ 94 901 null","children":[{"title":"A5.3.1 Encoding","page":473,"zoom":"XYZ 94 443 null","children":[{"title":"Immediate offset/index","page":473,"zoom":"XYZ 160 372 null"},{"title":"Register offset/index","page":473,"zoom":"XYZ 160 258 null"}]},{"title":"A5.3.2 Miscellaneous Loads and Stores - Immediate offset","page":475,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":475,"zoom":"XYZ 160 736 null"},{"title":"Operation","page":475,"zoom":"XYZ 160 563 null"},{"title":"Usage","page":475,"zoom":"XYZ 160 435 null"},{"title":"Notes","page":475,"zoom":"XYZ 160 331 null"}]},{"title":"A5.3.3 Miscellaneous Loads and Stores - Register offset","page":476,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":476,"zoom":"XYZ 145 736 null"},{"title":"Operation","page":476,"zoom":"XYZ 145 598 null"},{"title":"Usage","page":476,"zoom":"XYZ 145 485 null"},{"title":"Notes","page":476,"zoom":"XYZ 145 398 null"}]},{"title":"A5.3.4 Miscellaneous Loads and Stores - Immediate pre-indexed","page":477,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":477,"zoom":"XYZ 160 692 null"},{"title":"Operation","page":477,"zoom":"XYZ 160 490 null"},{"title":"Usage","page":477,"zoom":"XYZ 160 333 null"},{"title":"Notes","page":477,"zoom":"XYZ 160 262 null"}]},{"title":"A5.3.5 Miscellaneous Loads and Stores - Register pre-indexed","page":478,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":478,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":478,"zoom":"XYZ 145 507 null"},{"title":"Notes","page":478,"zoom":"XYZ 145 363 null"}]},{"title":"A5.3.6 Miscellaneous Loads and Stores - Immediate post-indexed","page":479,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":479,"zoom":"XYZ 160 692 null"},{"title":"Operation","page":479,"zoom":"XYZ 160 519 null"},{"title":"Usage","page":479,"zoom":"XYZ 160 362 null"},{"title":"Notes","page":479,"zoom":"XYZ 160 291 null"}]},{"title":"A5.3.7 Miscellaneous Loads and Stores - Register post-indexed","page":480,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":480,"zoom":"XYZ 145 692 null"},{"title":"Operation","page":480,"zoom":"XYZ 145 536 null"},{"title":"Notes","page":480,"zoom":"XYZ 145 392 null"}]}]},{"title":"A5.4 Addressing Mode 4 - Load and Store Multiple","page":481,"zoom":"XYZ 94 901 null","children":[{"title":"A5.4.1 Encoding","page":482,"zoom":"XYZ 79 899 null"},{"title":"A5.4.2 Load and Store Multiple - Increment after","page":483,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":483,"zoom":"XYZ 160 586 null"},{"title":"Operation","page":483,"zoom":"XYZ 160 472 null"},{"title":"Notes","page":483,"zoom":"XYZ 160 359 null"}]},{"title":"A5.4.3 Load and Store Multiple - Increment before","page":484,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":484,"zoom":"XYZ 145 586 null"},{"title":"Operation","page":484,"zoom":"XYZ 145 472 null"},{"title":"Notes","page":484,"zoom":"XYZ 145 359 null"}]},{"title":"A5.4.4 Load and Store Multiple - Decrement after","page":485,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":485,"zoom":"XYZ 160 603 null"},{"title":"Operation","page":485,"zoom":"XYZ 160 488 null"},{"title":"Notes","page":485,"zoom":"XYZ 160 375 null"}]},{"title":"A5.4.5 Load and Store Multiple - Decrement before","page":486,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":486,"zoom":"XYZ 145 603 null"},{"title":"Architecture version","page":486,"zoom":"XYZ 145 488 null"},{"title":"Operation","page":486,"zoom":"XYZ 145 418 null"},{"title":"Notes","page":486,"zoom":"XYZ 145 305 null"}]},{"title":"A5.4.6 Load and Store Multiple addressing modes (alternative names)","page":487,"zoom":"XYZ 94 899 null","children":[{"title":"Stack operations","page":487,"zoom":"XYZ 160 718 null"}]}]},{"title":"A5.5 Addressing Mode 5 - Load and Store Coprocessor","page":489,"zoom":"XYZ 94 901 null","children":[{"title":"A5.5.1 Encoding","page":490,"zoom":"XYZ 79 899 null"},{"title":"A5.5.2 Load and Store Coprocessor - Immediate offset","page":491,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":491,"zoom":"XYZ 160 658 null"},{"title":"Operation","page":491,"zoom":"XYZ 160 485 null"},{"title":"Notes","page":491,"zoom":"XYZ 160 297 null"}]},{"title":"A5.5.3 Load and Store Coprocessor - Immediate pre-indexed","page":492,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":492,"zoom":"XYZ 145 641 null"},{"title":"Operation","page":492,"zoom":"XYZ 145 440 null"},{"title":"Notes","page":492,"zoom":"XYZ 145 238 null"}]},{"title":"A5.5.4 Load and Store Coprocessor - Immediate post-indexed","page":493,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":493,"zoom":"XYZ 160 614 null"},{"title":"Operation","page":493,"zoom":"XYZ 160 441 null"},{"title":"Notes","page":493,"zoom":"XYZ 160 239 null"}]},{"title":"A5.5.5 Load and Store Coprocessor - Unindexed","page":494,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":494,"zoom":"XYZ 145 614 null"},{"title":"Operation","page":494,"zoom":"XYZ 145 441 null"},{"title":"Notes","page":494,"zoom":"XYZ 145 297 null"}]}]}]},{"title":"The Thumb Instruction Set","page":495,"zoom":"XYZ 94 685 null","children":[{"title":"A6.1 About the Thumb instruction set","page":496,"zoom":"XYZ 79 901 null","children":[{"title":"A6.1.1 Entering Thumb state","page":496,"zoom":"XYZ 79 362 null"},{"title":"A6.1.2 Exceptions","page":497,"zoom":"XYZ 94 899 null"}]},{"title":"A6.2 Instruction set encoding","page":498,"zoom":"XYZ 79 901 null","children":[{"title":"A6.2.1 Miscellaneous instructions","page":499,"zoom":"XYZ 94 782 null"}]},{"title":"A6.3 Branch instructions","page":500,"zoom":"XYZ 79 901 null","children":[{"title":"A6.3.1 Conditional branch","page":500,"zoom":"XYZ 79 557 null"},{"title":"A6.3.2 Unconditional branch","page":500,"zoom":"XYZ 79 415 null"},{"title":"A6.3.3 Branch with exchange","page":500,"zoom":"XYZ 79 244 null"},{"title":"A6.3.4 Examples","page":501,"zoom":"XYZ 94 899 null"},{"title":"A6.3.5 List of branch instructions","page":501,"zoom":"XYZ 94 609 null"}]},{"title":"A6.4 Data-processing instructions","page":502,"zoom":"XYZ 79 901 null","children":[{"title":"A6.4.1 Low register data-processing instructions","page":502,"zoom":"XYZ 79 792 null"},{"title":"A6.4.2 High registers","page":504,"zoom":"XYZ 79 899 null"},{"title":"A6.4.3 Formats","page":505,"zoom":"XYZ 94 899 null","children":[{"title":"Format 1","page":505,"zoom":"XYZ 160 829 null"},{"title":"Format 2","page":505,"zoom":"XYZ 160 673 null"},{"title":"Format 3","page":505,"zoom":"XYZ 160 516 null"},{"title":"Format 4","page":505,"zoom":"XYZ 160 360 null"},{"title":"Format 5","page":506,"zoom":"XYZ 145 899 null"},{"title":"Format 6","page":506,"zoom":"XYZ 145 728 null"},{"title":"Format 7","page":506,"zoom":"XYZ 145 572 null"},{"title":"Format 8","page":506,"zoom":"XYZ 145 415 null"}]},{"title":"A6.4.4 List of data-processing instructions","page":507,"zoom":"XYZ 94 899 null"}]},{"title":"A6.5 Load and Store Register instructions","page":509,"zoom":"XYZ 94 901 null","children":[{"title":"A6.5.1 Formats","page":509,"zoom":"XYZ 94 623 null","children":[{"title":"Format 1","page":509,"zoom":"XYZ 160 553 null"},{"title":"Format 2","page":509,"zoom":"XYZ 160 397 null"},{"title":"Format 3","page":509,"zoom":"XYZ 160 239 null"},{"title":"Format 4","page":510,"zoom":"XYZ 145 899 null"}]},{"title":"A6.5.2 List of Load and Store Register instructions","page":511,"zoom":"XYZ 94 899 null"}]},{"title":"A6.6 Load and Store Multiple instructions","page":512,"zoom":"XYZ 79 901 null","children":[{"title":"A6.6.1 Formats","page":512,"zoom":"XYZ 79 690 null","children":[{"title":"Format 1","page":512,"zoom":"XYZ 145 620 null"},{"title":"Format 2","page":512,"zoom":"XYZ 145 464 null"}]},{"title":"A6.6.2 Examples","page":512,"zoom":"XYZ 79 307 null"},{"title":"A6.6.3 List of Load and Store Multiple instructions","page":513,"zoom":"XYZ 94 899 null"}]},{"title":"A6.7 Exception-generating instructions","page":514,"zoom":"XYZ 79 901 null","children":[{"title":"A6.7.1 Instruction encodings","page":514,"zoom":"XYZ 79 627 null"},{"title":"A6.7.2 List of exception-generating instructions","page":514,"zoom":"XYZ 79 296 null"}]},{"title":"A6.8 Undefined Instruction space","page":515,"zoom":"XYZ 94 901 null"}]},{"title":"Thumb Instructions","page":517,"zoom":"XYZ 94 685 null","children":[{"title":"A7.1 Alphabetical list of Thumb instructions","page":518,"zoom":"XYZ 79 901 null","children":[{"title":"A7.1.1 General notes","page":518,"zoom":"XYZ 79 687 null","children":[{"title":"Syntax abbreviations","page":518,"zoom":"XYZ 145 617 null"},{"title":"Architecture version","page":518,"zoom":"XYZ 145 423 null"},{"title":"Equivalent ARM syntax and encoding","page":519,"zoom":"XYZ 160 899 null"},{"title":"Information on usage","page":519,"zoom":"XYZ 160 595 null"}]},{"title":"A7.1.2 ADC","page":520,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":520,"zoom":"XYZ 145 698 null"},{"title":"Architecture version","page":520,"zoom":"XYZ 145 542 null"},{"title":"Exceptions","page":520,"zoom":"XYZ 145 472 null"},{"title":"Operation","page":520,"zoom":"XYZ 145 401 null"},{"title":"Equivalent ARM syntax and encoding","page":520,"zoom":"XYZ 145 273 null"}]},{"title":"A7.1.3 ADD (1)","page":521,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":521,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":521,"zoom":"XYZ 160 540 null"},{"title":"Exceptions","page":521,"zoom":"XYZ 160 470 null"},{"title":"Operation","page":521,"zoom":"XYZ 160 400 null"},{"title":"Equivalent ARM syntax and encoding","page":521,"zoom":"XYZ 160 271 null"}]},{"title":"A7.1.4 ADD (2)","page":522,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":522,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":522,"zoom":"XYZ 145 553 null"},{"title":"Exceptions","page":522,"zoom":"XYZ 145 482 null"},{"title":"Operation","page":522,"zoom":"XYZ 145 412 null"},{"title":"Equivalent ARM syntax and encoding","page":522,"zoom":"XYZ 145 284 null"}]},{"title":"A7.1.5 ADD (3)","page":523,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":523,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":523,"zoom":"XYZ 160 540 null"},{"title":"Exceptions","page":523,"zoom":"XYZ 160 470 null"},{"title":"Operation","page":523,"zoom":"XYZ 160 400 null"},{"title":"Equivalent ARM syntax and encoding","page":523,"zoom":"XYZ 160 271 null"}]},{"title":"A7.1.6 ADD (4)","page":524,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":524,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":524,"zoom":"XYZ 145 502 null"},{"title":"Exceptions","page":524,"zoom":"XYZ 145 432 null"},{"title":"Operation","page":524,"zoom":"XYZ 145 362 null"},{"title":"Notes","page":524,"zoom":"XYZ 145 293 null"},{"title":"Equivalent ARM syntax and encoding","page":525,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.7 ADD (5)","page":526,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":526,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":526,"zoom":"XYZ 145 524 null"},{"title":"Exceptions","page":526,"zoom":"XYZ 145 453 null"},{"title":"Operation","page":526,"zoom":"XYZ 145 383 null"},{"title":"Equivalent ARM syntax and encoding","page":526,"zoom":"XYZ 145 314 null"}]},{"title":"A7.1.8 ADD (6)","page":527,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":527,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":527,"zoom":"XYZ 160 524 null"},{"title":"Exceptions","page":527,"zoom":"XYZ 160 453 null"},{"title":"Operation","page":527,"zoom":"XYZ 160 383 null"},{"title":"Equivalent ARM syntax and encoding","page":527,"zoom":"XYZ 160 314 null"}]},{"title":"A7.1.9 ADD (7)","page":528,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":528,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":528,"zoom":"XYZ 145 553 null"},{"title":"Exceptions","page":528,"zoom":"XYZ 145 482 null"},{"title":"Operation","page":528,"zoom":"XYZ 145 412 null"},{"title":"Usage","page":528,"zoom":"XYZ 145 343 null"},{"title":"Notes","page":528,"zoom":"XYZ 145 256 null"},{"title":"Equivalent ARM syntax and encoding","page":529,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.10 AND","page":530,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":530,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":530,"zoom":"XYZ 145 569 null"},{"title":"Exceptions","page":530,"zoom":"XYZ 145 499 null"},{"title":"Operation","page":530,"zoom":"XYZ 145 429 null"},{"title":"Equivalent ARM syntax and encoding","page":530,"zoom":"XYZ 145 300 null"}]},{"title":"A7.1.11 ASR (1)","page":531,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":531,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":531,"zoom":"XYZ 160 507 null"},{"title":"Exceptions","page":531,"zoom":"XYZ 160 436 null"},{"title":"Operation","page":531,"zoom":"XYZ 160 366 null"},{"title":"Equivalent ARM syntax and encoding","page":532,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.12 ASR (2)","page":533,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":533,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":533,"zoom":"XYZ 160 553 null"},{"title":"Exceptions","page":533,"zoom":"XYZ 160 482 null"},{"title":"Operation","page":533,"zoom":"XYZ 160 412 null"},{"title":"Equivalent ARM syntax and encoding","page":534,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.13 B (1)","page":535,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":535,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":535,"zoom":"XYZ 160 441 null"},{"title":"Exceptions","page":535,"zoom":"XYZ 160 371 null"},{"title":"Operation","page":535,"zoom":"XYZ 160 300 null"},{"title":"Usage","page":536,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":536,"zoom":"XYZ 145 699 null"},{"title":"Equivalent ARM syntax and encoding","page":536,"zoom":"XYZ 145 502 null"}]},{"title":"A7.1.14 B (2)","page":537,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":537,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":537,"zoom":"XYZ 160 487 null"},{"title":"Exceptions","page":537,"zoom":"XYZ 160 417 null"},{"title":"Operation","page":537,"zoom":"XYZ 160 346 null"},{"title":"Usage","page":537,"zoom":"XYZ 160 278 null"},{"title":"Notes","page":538,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":538,"zoom":"XYZ 145 811 null"}]},{"title":"A7.1.15 BIC","page":539,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":539,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":539,"zoom":"XYZ 160 519 null"},{"title":"Exceptions","page":539,"zoom":"XYZ 160 449 null"},{"title":"Operation","page":539,"zoom":"XYZ 160 378 null"},{"title":"Equivalent ARM syntax and encoding","page":539,"zoom":"XYZ 160 250 null"}]},{"title":"A7.1.16 BKPT","page":540,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":540,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":540,"zoom":"XYZ 145 542 null"},{"title":"Exceptions","page":540,"zoom":"XYZ 145 472 null"},{"title":"Operation","page":540,"zoom":"XYZ 145 401 null"},{"title":"Usage","page":541,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":541,"zoom":"XYZ 160 574 null"},{"title":"Equivalent ARM syntax and encoding","page":541,"zoom":"XYZ 160 345 null"}]},{"title":"A7.1.17 BL, BLX (1)","page":542,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":542,"zoom":"XYZ 145 479 null"},{"title":"Architecture version","page":542,"zoom":"XYZ 145 186 null"},{"title":"Exceptions","page":543,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":543,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":543,"zoom":"XYZ 160 612 null"},{"title":"Notes","page":544,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":545,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.18 BLX (2)","page":546,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":546,"zoom":"XYZ 145 675 null"},{"title":"Architecture version","page":546,"zoom":"XYZ 145 514 null"},{"title":"Exceptions","page":546,"zoom":"XYZ 145 444 null"},{"title":"Operation","page":546,"zoom":"XYZ 145 374 null"},{"title":"Notes","page":546,"zoom":"XYZ 145 261 null"},{"title":"Equivalent ARM syntax and encoding","page":547,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.19 BX","page":548,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":548,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":548,"zoom":"XYZ 145 592 null"},{"title":"Exceptions","page":548,"zoom":"XYZ 145 522 null"},{"title":"Operation","page":548,"zoom":"XYZ 145 452 null"},{"title":"Usage","page":548,"zoom":"XYZ 145 368 null"},{"title":"Notes","page":549,"zoom":"XYZ 160 899 null"},{"title":"Equivalent ARM syntax and encoding","page":549,"zoom":"XYZ 160 600 null"}]},{"title":"A7.1.20 CMN","page":550,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":550,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":550,"zoom":"XYZ 145 563 null"},{"title":"Exceptions","page":550,"zoom":"XYZ 145 493 null"},{"title":"Operation","page":550,"zoom":"XYZ 145 423 null"},{"title":"Equivalent ARM syntax and encoding","page":550,"zoom":"XYZ 145 294 null"}]},{"title":"A7.1.21 CMP (1)","page":551,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":551,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":551,"zoom":"XYZ 160 563 null"},{"title":"Exceptions","page":551,"zoom":"XYZ 160 493 null"},{"title":"Operation","page":551,"zoom":"XYZ 160 423 null"},{"title":"Equivalent ARM syntax and encoding","page":551,"zoom":"XYZ 160 294 null"}]},{"title":"A7.1.22 CMP (2)","page":552,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":552,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":552,"zoom":"XYZ 145 563 null"},{"title":"Exceptions","page":552,"zoom":"XYZ 145 493 null"},{"title":"Operation","page":552,"zoom":"XYZ 145 423 null"},{"title":"Equivalent ARM syntax and encoding","page":552,"zoom":"XYZ 145 294 null"}]},{"title":"A7.1.23 CMP (3)","page":553,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":553,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":553,"zoom":"XYZ 160 513 null"},{"title":"Exceptions","page":553,"zoom":"XYZ 160 443 null"},{"title":"Operation","page":553,"zoom":"XYZ 160 372 null"},{"title":"Notes","page":553,"zoom":"XYZ 160 244 null"},{"title":"Equivalent ARM syntax and encoding","page":554,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.24 CPS","page":555,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":555,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":555,"zoom":"XYZ 160 432 null"},{"title":"Exceptions","page":555,"zoom":"XYZ 160 362 null"},{"title":"Operation","page":555,"zoom":"XYZ 160 291 null"},{"title":"Notes","page":555,"zoom":"XYZ 160 161 null"},{"title":"Equivalent ARM syntax and encoding","page":556,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.25 CPY","page":557,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":557,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":557,"zoom":"XYZ 160 546 null"},{"title":"Exceptions","page":557,"zoom":"XYZ 160 476 null"},{"title":"Operation","page":557,"zoom":"XYZ 160 406 null"},{"title":"Usage","page":557,"zoom":"XYZ 160 337 null"},{"title":"Notes","page":557,"zoom":"XYZ 160 233 null"},{"title":"Equivalent ARM syntax and encoding","page":558,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.26 EOR","page":559,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":559,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":559,"zoom":"XYZ 160 569 null"},{"title":"Exceptions","page":559,"zoom":"XYZ 160 499 null"},{"title":"Operation","page":559,"zoom":"XYZ 160 429 null"},{"title":"Equivalent ARM syntax and encoding","page":559,"zoom":"XYZ 160 300 null"}]},{"title":"A7.1.27 LDMIA","page":560,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":560,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":560,"zoom":"XYZ 145 268 null"},{"title":"Exceptions","page":560,"zoom":"XYZ 145 198 null"},{"title":"Operation","page":561,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":561,"zoom":"XYZ 160 696 null"},{"title":"Notes","page":561,"zoom":"XYZ 160 626 null"},{"title":"Equivalent ARM syntax and encoding","page":562,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.28 LDR (1)","page":563,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":563,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":563,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":563,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":563,"zoom":"XYZ 160 377 null"},{"title":"Notes","page":564,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":564,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.29 LDR (2)","page":565,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":565,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":565,"zoom":"XYZ 160 551 null"},{"title":"Exceptions","page":565,"zoom":"XYZ 160 481 null"},{"title":"Operation","page":565,"zoom":"XYZ 160 410 null"},{"title":"Notes","page":566,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":566,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.30 LDR (3)","page":567,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":567,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":567,"zoom":"XYZ 160 501 null"},{"title":"Exceptions","page":567,"zoom":"XYZ 160 430 null"},{"title":"Operation","page":567,"zoom":"XYZ 160 360 null"},{"title":"Notes","page":568,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":568,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.31 LDR (4)","page":569,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":569,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":569,"zoom":"XYZ 160 534 null"},{"title":"Exceptions","page":569,"zoom":"XYZ 160 464 null"},{"title":"Operation","page":569,"zoom":"XYZ 160 394 null"},{"title":"Notes","page":570,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":570,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.32 LDRB (1)","page":571,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":571,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":571,"zoom":"XYZ 160 534 null"},{"title":"Exceptions","page":571,"zoom":"XYZ 160 464 null"},{"title":"Operation","page":571,"zoom":"XYZ 160 394 null"},{"title":"Notes","page":571,"zoom":"XYZ 160 310 null"},{"title":"Equivalent ARM syntax and encoding","page":571,"zoom":"XYZ 160 221 null"}]},{"title":"A7.1.33 LDRB (2)","page":572,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":572,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":572,"zoom":"XYZ 145 534 null"},{"title":"Exceptions","page":572,"zoom":"XYZ 145 464 null"},{"title":"Operation","page":572,"zoom":"XYZ 145 394 null"},{"title":"Notes","page":572,"zoom":"XYZ 145 310 null"},{"title":"Equivalent ARM syntax and encoding","page":572,"zoom":"XYZ 145 221 null"}]},{"title":"A7.1.34 LDRH (1)","page":573,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":573,"zoom":"XYZ 160 702 null"},{"title":"Architecture version","page":573,"zoom":"XYZ 160 501 null"},{"title":"Exceptions","page":573,"zoom":"XYZ 160 430 null"},{"title":"Operation","page":573,"zoom":"XYZ 160 360 null"},{"title":"Notes","page":574,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":574,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.35 LDRH (2)","page":575,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":575,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":575,"zoom":"XYZ 160 534 null"},{"title":"Exceptions","page":575,"zoom":"XYZ 160 464 null"},{"title":"Operation","page":575,"zoom":"XYZ 160 394 null"},{"title":"Notes","page":576,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":576,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.36 LDRSB","page":577,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":577,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":577,"zoom":"XYZ 160 551 null"},{"title":"Exceptions","page":577,"zoom":"XYZ 160 481 null"},{"title":"Operation","page":577,"zoom":"XYZ 160 410 null"},{"title":"Notes","page":577,"zoom":"XYZ 160 326 null"},{"title":"Equivalent ARM syntax and encoding","page":577,"zoom":"XYZ 160 238 null"}]},{"title":"A7.1.37 LDRSH","page":578,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":578,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":578,"zoom":"XYZ 145 551 null"},{"title":"Exceptions","page":578,"zoom":"XYZ 145 481 null"},{"title":"Operation","page":578,"zoom":"XYZ 145 410 null"},{"title":"Notes","page":579,"zoom":"XYZ 160 899 null"},{"title":"Equivalent ARM syntax and encoding","page":579,"zoom":"XYZ 160 577 null"}]},{"title":"A7.1.38 LSL (1)","page":580,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":580,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":580,"zoom":"XYZ 145 534 null"},{"title":"Exceptions","page":580,"zoom":"XYZ 145 464 null"},{"title":"Operation","page":580,"zoom":"XYZ 145 394 null"},{"title":"Equivalent ARM syntax and encoding","page":581,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.39 LSL (2)","page":582,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":582,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":582,"zoom":"XYZ 145 553 null"},{"title":"Exceptions","page":582,"zoom":"XYZ 145 482 null"},{"title":"Operation","page":582,"zoom":"XYZ 145 412 null"},{"title":"Equivalent ARM syntax and encoding","page":583,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.40 LSR (1)","page":584,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":584,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":584,"zoom":"XYZ 145 507 null"},{"title":"Exceptions","page":584,"zoom":"XYZ 145 436 null"},{"title":"Operation","page":584,"zoom":"XYZ 145 366 null"},{"title":"Equivalent ARM syntax and encoding","page":585,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.41 LSR (2)","page":586,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":586,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":586,"zoom":"XYZ 145 553 null"},{"title":"Exceptions","page":586,"zoom":"XYZ 145 482 null"},{"title":"Operation","page":586,"zoom":"XYZ 145 412 null"},{"title":"Equivalent ARM syntax and encoding","page":587,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.42 MOV (1)","page":588,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":588,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":588,"zoom":"XYZ 145 569 null"},{"title":"Exceptions","page":588,"zoom":"XYZ 145 499 null"},{"title":"Operation","page":588,"zoom":"XYZ 145 429 null"},{"title":"Equivalent ARM syntax and encoding","page":588,"zoom":"XYZ 145 300 null"}]},{"title":"A7.1.43 MOV (2)","page":589,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":589,"zoom":"XYZ 160 725 null"},{"title":"Architecture Version","page":589,"zoom":"XYZ 160 569 null"},{"title":"Exceptions","page":589,"zoom":"XYZ 160 499 null"},{"title":"Operation","page":589,"zoom":"XYZ 160 429 null"},{"title":"Notes","page":589,"zoom":"XYZ 160 300 null"},{"title":"Equivalent ARM syntax and encoding","page":590,"zoom":"XYZ 145 899 null"}]},{"title":"A7.1.44 MOV (3)","page":591,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":591,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":591,"zoom":"XYZ 160 519 null"},{"title":"Exceptions","page":591,"zoom":"XYZ 160 449 null"},{"title":"Operation","page":591,"zoom":"XYZ 160 378 null"},{"title":"Usage","page":591,"zoom":"XYZ 160 310 null"},{"title":"Notes","page":592,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":592,"zoom":"XYZ 145 649 null"}]},{"title":"A7.1.45 MUL","page":593,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":593,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":593,"zoom":"XYZ 160 553 null"},{"title":"Exceptions","page":593,"zoom":"XYZ 160 482 null"},{"title":"Operation","page":593,"zoom":"XYZ 160 412 null"},{"title":"Notes","page":594,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":594,"zoom":"XYZ 145 640 null"}]},{"title":"A7.1.46 MVN","page":595,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":595,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":595,"zoom":"XYZ 160 569 null"},{"title":"Exceptions","page":595,"zoom":"XYZ 160 499 null"},{"title":"Operation","page":595,"zoom":"XYZ 160 429 null"},{"title":"Equivalent ARM syntax and encoding","page":595,"zoom":"XYZ 160 300 null"}]},{"title":"A7.1.47 NEG","page":596,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":596,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":596,"zoom":"XYZ 145 569 null"},{"title":"Exceptions","page":596,"zoom":"XYZ 145 499 null"},{"title":"Operation","page":596,"zoom":"XYZ 145 429 null"},{"title":"Equivalent ARM syntax and encoding","page":596,"zoom":"XYZ 145 300 null"}]},{"title":"A7.1.48 ORR","page":597,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":597,"zoom":"XYZ 160 725 null"},{"title":"Architecture version","page":597,"zoom":"XYZ 160 553 null"},{"title":"Exceptions","page":597,"zoom":"XYZ 160 482 null"},{"title":"Operation","page":597,"zoom":"XYZ 160 412 null"},{"title":"Equivalent ARM syntax and encoding","page":597,"zoom":"XYZ 160 284 null"}]},{"title":"A7.1.49 POP","page":598,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":598,"zoom":"XYZ 145 560 null"},{"title":"Architecture version","page":599,"zoom":"XYZ 160 899 null"},{"title":"Exceptions","page":599,"zoom":"XYZ 160 829 null"},{"title":"Operation","page":599,"zoom":"XYZ 160 759 null"},{"title":"Usage","page":599,"zoom":"XYZ 160 424 null"},{"title":"Notes","page":600,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":600,"zoom":"XYZ 145 366 null"}]},{"title":"A7.1.50 PUSH","page":601,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":601,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":601,"zoom":"XYZ 160 297 null"},{"title":"Exceptions","page":601,"zoom":"XYZ 160 227 null"},{"title":"Operation","page":602,"zoom":"XYZ 145 899 null"},{"title":"Usage","page":602,"zoom":"XYZ 145 550 null"},{"title":"Notes","page":602,"zoom":"XYZ 145 446 null"},{"title":"Equivalent ARM syntax and encoding","page":603,"zoom":"XYZ 160 825 null"}]},{"title":"A7.1.51 REV","page":604,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":604,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":604,"zoom":"XYZ 145 597 null"},{"title":"Exceptions","page":604,"zoom":"XYZ 145 527 null"},{"title":"Operation","page":604,"zoom":"XYZ 145 456 null"},{"title":"Usage","page":604,"zoom":"XYZ 145 343 null"},{"title":"Equivalent ARM syntax and encoding","page":604,"zoom":"XYZ 145 256 null"}]},{"title":"A7.1.52 REV16","page":605,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":605,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":605,"zoom":"XYZ 160 580 null"},{"title":"Exceptions","page":605,"zoom":"XYZ 160 510 null"},{"title":"Operation","page":605,"zoom":"XYZ 160 440 null"},{"title":"Usage","page":605,"zoom":"XYZ 160 326 null"},{"title":"Equivalent ARM syntax and encoding","page":605,"zoom":"XYZ 160 239 null"}]},{"title":"A7.1.53 REVSH","page":606,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":606,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":606,"zoom":"XYZ 145 580 null"},{"title":"Exceptions","page":606,"zoom":"XYZ 145 510 null"},{"title":"Operation","page":606,"zoom":"XYZ 145 440 null"},{"title":"Usage","page":606,"zoom":"XYZ 145 296 null"},{"title":"Equivalent ARM syntax and encoding","page":607,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.54 ROR","page":608,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":608,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":608,"zoom":"XYZ 145 536 null"},{"title":"Exceptions","page":608,"zoom":"XYZ 145 465 null"},{"title":"Operation","page":608,"zoom":"XYZ 145 395 null"},{"title":"Equivalent ARM syntax and encoding","page":609,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.55 SBC","page":610,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":610,"zoom":"XYZ 145 681 null"},{"title":"Architecture version","page":610,"zoom":"XYZ 145 508 null"},{"title":"Exceptions","page":610,"zoom":"XYZ 145 438 null"},{"title":"Operation","page":610,"zoom":"XYZ 145 368 null"},{"title":"Equivalent ARM syntax and encoding","page":610,"zoom":"XYZ 145 239 null"}]},{"title":"A7.1.56 SETEND","page":611,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":611,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":611,"zoom":"XYZ 160 557 null"},{"title":"Exceptions","page":611,"zoom":"XYZ 160 487 null"},{"title":"Operation","page":611,"zoom":"XYZ 160 417 null"},{"title":"Usage","page":611,"zoom":"XYZ 160 345 null"},{"title":"Equivalent ARM syntax and encoding","page":611,"zoom":"XYZ 160 241 null"}]},{"title":"A7.1.57 STMIA","page":612,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":612,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":612,"zoom":"XYZ 145 285 null"},{"title":"Exceptions","page":612,"zoom":"XYZ 145 215 null"},{"title":"Operation","page":613,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":613,"zoom":"XYZ 160 594 null"},{"title":"Notes","page":613,"zoom":"XYZ 160 507 null"},{"title":"Equivalent ARM syntax and encoding","page":614,"zoom":"XYZ 145 739 null"}]},{"title":"A7.1.58 STR (1)","page":615,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":615,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":615,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":615,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":616,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":616,"zoom":"XYZ 145 609 null"},{"title":"Equivalent ARM syntax and encoding","page":616,"zoom":"XYZ 145 287 null"}]},{"title":"A7.1.59 STR (2)","page":617,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":617,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":617,"zoom":"XYZ 160 551 null"},{"title":"Exceptions","page":617,"zoom":"XYZ 160 481 null"},{"title":"Operation","page":617,"zoom":"XYZ 160 410 null"},{"title":"Notes","page":618,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":618,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.60 STR (3)","page":619,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":619,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":619,"zoom":"XYZ 160 534 null"},{"title":"Exceptions","page":619,"zoom":"XYZ 160 464 null"},{"title":"Operation","page":619,"zoom":"XYZ 160 394 null"},{"title":"Notes","page":620,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":620,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.61 STRB (1)","page":621,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":621,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":621,"zoom":"XYZ 160 524 null"},{"title":"Exceptions","page":621,"zoom":"XYZ 160 453 null"},{"title":"Operation","page":621,"zoom":"XYZ 160 383 null"},{"title":"Notes","page":622,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":622,"zoom":"XYZ 145 811 null"}]},{"title":"A7.1.62 STRB (2)","page":623,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":623,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":623,"zoom":"XYZ 160 551 null"},{"title":"Exceptions","page":623,"zoom":"XYZ 160 481 null"},{"title":"Operation","page":623,"zoom":"XYZ 160 410 null"},{"title":"Notes","page":624,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":624,"zoom":"XYZ 145 811 null"}]},{"title":"A7.1.63 STRH (1)","page":625,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":625,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":625,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":625,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":625,"zoom":"XYZ 160 377 null"},{"title":"Notes","page":626,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":626,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.64 STRH (2)","page":627,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":627,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":627,"zoom":"XYZ 160 551 null"},{"title":"Exceptions","page":627,"zoom":"XYZ 160 481 null"},{"title":"Operation","page":627,"zoom":"XYZ 160 410 null"},{"title":"Notes","page":628,"zoom":"XYZ 145 899 null"},{"title":"Equivalent ARM syntax and encoding","page":628,"zoom":"XYZ 145 577 null"}]},{"title":"A7.1.65 SUB (1)","page":629,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":629,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":629,"zoom":"XYZ 160 524 null"},{"title":"Exceptions","page":629,"zoom":"XYZ 160 453 null"},{"title":"Operation","page":629,"zoom":"XYZ 160 383 null"},{"title":"Equivalent ARM syntax and encoding","page":629,"zoom":"XYZ 160 255 null"}]},{"title":"A7.1.66 SUB (2)","page":630,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":630,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":630,"zoom":"XYZ 145 536 null"},{"title":"Exceptions","page":630,"zoom":"XYZ 145 465 null"},{"title":"Operation","page":630,"zoom":"XYZ 145 395 null"},{"title":"Equivalent ARM syntax and encoding","page":630,"zoom":"XYZ 145 267 null"}]},{"title":"A7.1.67 SUB (3)","page":631,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":631,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":631,"zoom":"XYZ 160 524 null"},{"title":"Exceptions","page":631,"zoom":"XYZ 160 453 null"},{"title":"Operation","page":631,"zoom":"XYZ 160 383 null"},{"title":"Equivalent ARM syntax and encoding","page":631,"zoom":"XYZ 160 255 null"}]},{"title":"A7.1.68 SUB (4)","page":632,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":632,"zoom":"XYZ 145 725 null"},{"title":"Architecture version","page":632,"zoom":"XYZ 145 553 null"},{"title":"Exceptions","page":632,"zoom":"XYZ 145 482 null"},{"title":"Operation","page":632,"zoom":"XYZ 145 412 null"},{"title":"Usage","page":632,"zoom":"XYZ 145 343 null"},{"title":"Notes","page":632,"zoom":"XYZ 145 256 null"},{"title":"Equivalent ARM syntax and encoding","page":633,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.69 SWI","page":634,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":634,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":634,"zoom":"XYZ 145 548 null"},{"title":"Exceptions","page":634,"zoom":"XYZ 145 478 null"},{"title":"Operation","page":634,"zoom":"XYZ 145 407 null"},{"title":"Equivalent ARM syntax and encoding","page":635,"zoom":"XYZ 160 899 null"}]},{"title":"A7.1.70 SXTB","page":636,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":636,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":636,"zoom":"XYZ 145 580 null"},{"title":"Exceptions","page":636,"zoom":"XYZ 145 510 null"},{"title":"Operation","page":636,"zoom":"XYZ 145 440 null"},{"title":"Usage","page":636,"zoom":"XYZ 145 371 null"},{"title":"Equivalent ARM syntax and encoding","page":636,"zoom":"XYZ 145 284 null"}]},{"title":"A7.1.71 SXTH","page":637,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":637,"zoom":"XYZ 160 708 null"},{"title":"Architecture version","page":637,"zoom":"XYZ 160 553 null"},{"title":"Exceptions","page":637,"zoom":"XYZ 160 482 null"},{"title":"Operation","page":637,"zoom":"XYZ 160 412 null"},{"title":"Usage","page":637,"zoom":"XYZ 160 343 null"},{"title":"Equivalent ARM syntax and encoding","page":637,"zoom":"XYZ 160 256 null"}]},{"title":"A7.1.72 TST","page":638,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":638,"zoom":"XYZ 145 708 null"},{"title":"Architecture version","page":638,"zoom":"XYZ 145 553 null"},{"title":"Exceptions","page":638,"zoom":"XYZ 145 482 null"},{"title":"Operation","page":638,"zoom":"XYZ 145 412 null"},{"title":"Equivalent ARM syntax and encoding","page":638,"zoom":"XYZ 145 284 null"}]},{"title":"A7.1.73 UXTB","page":639,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":639,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":639,"zoom":"XYZ 160 580 null"},{"title":"Exceptions","page":639,"zoom":"XYZ 160 510 null"},{"title":"Operation","page":639,"zoom":"XYZ 160 440 null"},{"title":"Usage","page":639,"zoom":"XYZ 160 371 null"},{"title":"Equivalent ARM syntax and encoding","page":639,"zoom":"XYZ 160 284 null"}]},{"title":"A7.1.74 UXTH","page":640,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":640,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":640,"zoom":"XYZ 145 580 null"},{"title":"Exceptions","page":640,"zoom":"XYZ 145 510 null"},{"title":"Operation","page":640,"zoom":"XYZ 145 440 null"},{"title":"Usage","page":640,"zoom":"XYZ 145 371 null"},{"title":"Equivalent ARM syntax and encoding","page":640,"zoom":"XYZ 145 284 null"}]}]},{"title":"A7.2 Thumb instructions and architecture versions","page":641,"zoom":"XYZ 94 901 null"}]},{"title":"Memory and System Architectures","page":643,"zoom":"XYZ 94 670 null"},{"title":"Introduction to Memory and System Architectures","page":645,"zoom":"XYZ 94 685 null","children":[{"title":"B1.1 About the memory system","page":646,"zoom":"XYZ 79 901 null"},{"title":"B1.2 Memory hierarchy","page":648,"zoom":"XYZ 79 901 null"},{"title":"B1.3 L1 cache","page":650,"zoom":"XYZ 79 901 null"},{"title":"B1.4 L2 cache","page":651,"zoom":"XYZ 94 901 null"},{"title":"B1.5 Write buffers","page":652,"zoom":"XYZ 79 901 null"},{"title":"B1.6 Tightly Coupled Memory","page":653,"zoom":"XYZ 94 901 null","children":[{"title":"B1.6.1 Tightly Coupled Memory versus cache memory","page":653,"zoom":"XYZ 94 594 null"},{"title":"B1.6.2 DMA support for Tightly Coupled Memory","page":653,"zoom":"XYZ 94 395 null"}]},{"title":"B1.7 Asynchronous exceptions","page":654,"zoom":"XYZ 79 901 null","children":[{"title":"B1.7.1 Reset","page":654,"zoom":"XYZ 79 750 null"},{"title":"B1.7.2 Interrupts","page":654,"zoom":"XYZ 79 663 null","children":[{"title":"Cancelling interrupts","page":654,"zoom":"XYZ 145 304 null"}]},{"title":"B1.7.3 Imprecise aborts","page":655,"zoom":"XYZ 94 757 null"}]},{"title":"B1.8 Semaphores","page":656,"zoom":"XYZ 79 901 null"}]},{"title":"Memory Order Model","page":657,"zoom":"XYZ 94 685 null","children":[{"title":"B2.1 About the memory order model","page":658,"zoom":"XYZ 79 901 null"},{"title":"B2.2 Read and write definitions","page":660,"zoom":"XYZ 79 901 null","children":[{"title":"B2.2.1 Reads","page":660,"zoom":"XYZ 79 826 null"},{"title":"B2.2.2 Writes","page":660,"zoom":"XYZ 79 556 null"},{"title":"B2.2.3 Memory synchronization primitives","page":660,"zoom":"XYZ 79 287 null"},{"title":"B2.2.4 Observability and completion","page":661,"zoom":"XYZ 94 825 null","children":[{"title":"Side effect completion in Strongly Ordered and Device memory","page":662,"zoom":"XYZ 145 899 null"}]}]},{"title":"B2.3 Memory attributes prior to ARMv6","page":663,"zoom":"XYZ 94 901 null"},{"title":"B2.4 ARMv6 memory attributes - introduction","page":664,"zoom":"XYZ 79 901 null","children":[{"title":"B2.4.1 Normal memory attribute","page":666,"zoom":"XYZ 79 899 null","children":[{"title":"Non-shared Normal memory","page":666,"zoom":"XYZ 145 498 null"},{"title":"Shared Normal memory","page":666,"zoom":"XYZ 145 333 null"},{"title":"Cacheable write-through, cacheable write-back and non-cacheable memory","page":667,"zoom":"XYZ 160 899 null"}]},{"title":"B2.4.2 Device memory attribute","page":667,"zoom":"XYZ 94 630 null","children":[{"title":"Shared attribute","page":668,"zoom":"XYZ 145 899 null"}]},{"title":"B2.4.3 Strongly Ordered memory attribute","page":668,"zoom":"XYZ 79 695 null"},{"title":"B2.4.4 Memory access restrictions","page":669,"zoom":"XYZ 94 899 null"},{"title":"B2.4.5 Backwards compatibility","page":671,"zoom":"XYZ 94 899 null"}]},{"title":"B2.5 Ordering requirements for memory accesses","page":672,"zoom":"XYZ 79 901 null","children":[{"title":"B2.5.1 Program order for instruction execution ","page":673,"zoom":"XYZ 94 899 null"}]},{"title":"B2.6 Memory barriers","page":674,"zoom":"XYZ 79 901 null","children":[{"title":"B2.6.1 DataMemoryBarrier (DMB) CP15 register 7","page":674,"zoom":"XYZ 79 516 null"},{"title":"B2.6.2 DataSynchronizationBarrier (DSB) CP15 register 7","page":674,"zoom":"XYZ 79 265 null"},{"title":"B2.6.3 PrefetchFlush CP15 register 7","page":675,"zoom":"XYZ 94 711 null"}]},{"title":"B2.7 Memory coherency and access issues","page":676,"zoom":"XYZ 79 901 null","children":[{"title":"B2.7.1 Introduction to cache coherency","page":676,"zoom":"XYZ 79 663 null"},{"title":"B2.7.2 Ordering of cache maintenance operations in the memory order model","page":677,"zoom":"XYZ 94 727 null"},{"title":"B2.7.3 TLB maintenance operations and the memory order model","page":678,"zoom":"XYZ 79 510 null"},{"title":"B2.7.4 Synchronization primitives and the memory order model","page":679,"zoom":"XYZ 94 404 null"},{"title":"B2.7.5 Branch predictor maintenance operations and the memory order model","page":680,"zoom":"XYZ 79 899 null"},{"title":"B2.7.6 Changes to CP15 registers and the memory order model","page":680,"zoom":"XYZ 79 595 null","children":[{"title":"Synchronization of changes of ASID and TTBR","page":681,"zoom":"XYZ 160 846 null"}]},{"title":"B2.7.7 Changes to CPSR and the memory order model","page":682,"zoom":"XYZ 79 899 null"}]}]},{"title":"The System Control Coprocessor","page":683,"zoom":"XYZ 94 685 null","children":[{"title":"B3.1 About the System Control coprocessor","page":684,"zoom":"XYZ 79 901 null"},{"title":"B3.2 Registers","page":685,"zoom":"XYZ 94 901 null","children":[{"title":"B3.2.1 Register access instructions","page":685,"zoom":"XYZ 94 598 null"},{"title":"B3.2.2 Primary register allocation","page":687,"zoom":"XYZ 94 899 null"}]},{"title":"B3.3 Register 0: ID codes","page":689,"zoom":"XYZ 94 901 null","children":[{"title":"B3.3.1 Main ID register","page":689,"zoom":"XYZ 94 395 null","children":[{"title":"Implementor code","page":690,"zoom":"XYZ 145 899 null"},{"title":"ARM processor implementation IDs","page":690,"zoom":"XYZ 145 702 null"},{"title":"Post-ARM7 processors","page":691,"zoom":"XYZ 160 899 null"}]},{"title":"B3.3.2 Cache type register","page":692,"zoom":"XYZ 79 899 null"},{"title":"B3.3.3 TCM type register","page":692,"zoom":"XYZ 79 400 null"},{"title":"B3.3.4 TLB type register","page":693,"zoom":"XYZ 94 899 null"},{"title":"B3.3.5 MPU type register","page":693,"zoom":"XYZ 94 586 null"}]},{"title":"B3.4 Register 1: Control registers","page":694,"zoom":"XYZ 79 901 null","children":[{"title":"B3.4.1 Control register","page":694,"zoom":"XYZ 79 600 null"},{"title":"B3.4.2 Auxiliary control register","page":698,"zoom":"XYZ 79 791 null"},{"title":"B3.4.3 Coprocessor access register","page":698,"zoom":"XYZ 79 704 null","children":[{"title":"Coprocessor access rights","page":698,"zoom":"XYZ 145 348 null"}]}]},{"title":"B3.5 Registers 2 to 15","page":700,"zoom":"XYZ 79 901 null"}]},{"title":"Virtual Memory System Architecture","page":701,"zoom":"XYZ 94 685 null","children":[{"title":"B4.1 About the VMSA","page":702,"zoom":"XYZ 79 901 null","children":[{"title":"B4.1.1 Key changes introduced in VMSAv6","page":703,"zoom":"XYZ 94 571 null"}]},{"title":"B4.2 Memory access sequence","page":704,"zoom":"XYZ 79 901 null","children":[{"title":"B4.2.1 TLB match process","page":705,"zoom":"XYZ 94 605 null"},{"title":"B4.2.2 Virtual to physical translation mapping restrictions","page":706,"zoom":"XYZ 79 899 null"},{"title":"B4.2.3 Enabling and disabling the MMU","page":706,"zoom":"XYZ 79 794 null"}]},{"title":"B4.3 Memory access control","page":708,"zoom":"XYZ 79 901 null","children":[{"title":"B4.3.1 Access permissions","page":708,"zoom":"XYZ 79 792 null"},{"title":"B4.3.2 Domains","page":710,"zoom":"XYZ 79 899 null"}]},{"title":"B4.4 Memory region attributes","page":711,"zoom":"XYZ 94 901 null","children":[{"title":"B4.4.1 C, B, and TEX Encodings","page":711,"zoom":"XYZ 94 715 null"}]},{"title":"B4.5 Aborts","page":714,"zoom":"XYZ 79 901 null","children":[{"title":"B4.5.1 MMU faults","page":714,"zoom":"XYZ 79 678 null","children":[{"title":"Fault-checking sequence","page":714,"zoom":"XYZ 145 406 null"},{"title":"Alignment fault","page":715,"zoom":"XYZ 160 171 null"},{"title":"Translation fault ","page":716,"zoom":"XYZ 145 899 null"},{"title":"Domain fault","page":716,"zoom":"XYZ 145 676 null"},{"title":"Permission fault","page":716,"zoom":"XYZ 145 388 null"}]},{"title":"B4.5.2 Debug events","page":717,"zoom":"XYZ 94 899 null"},{"title":"B4.5.3 External aborts","page":717,"zoom":"XYZ 94 690 null","children":[{"title":"External abort on instruction fetch","page":717,"zoom":"XYZ 160 498 null"},{"title":"External abort on data read/write","page":717,"zoom":"XYZ 160 383 null"},{"title":"External abort on a hardware page table walk","page":718,"zoom":"XYZ 145 899 null"},{"title":"Parity error reporting","page":718,"zoom":"XYZ 145 794 null"}]}]},{"title":"B4.6 Fault Address and Fault Status registers","page":719,"zoom":"XYZ 94 901 null","children":[{"title":"B4.6.1 Notes for fault status register encodings table","page":721,"zoom":"XYZ 94 899 null"},{"title":"B4.6.2 Abort FSR/FAR update summary","page":722,"zoom":"XYZ 79 899 null"}]},{"title":"B4.7 Hardware page table translation","page":723,"zoom":"XYZ 94 901 null","children":[{"title":"B4.7.1 Translation table base","page":723,"zoom":"XYZ 94 235 null"},{"title":"B4.7.2 First-level fetch","page":724,"zoom":"XYZ 79 608 null"},{"title":"B4.7.3 Page table translation in VMSAv6","page":725,"zoom":"XYZ 94 899 null"},{"title":"B4.7.4 First-level descriptors","page":726,"zoom":"XYZ 79 754 null"},{"title":"B4.7.5 Sections and supersections","page":728,"zoom":"XYZ 79 899 null"},{"title":"B4.7.6 Coarse page table descriptor","page":730,"zoom":"XYZ 79 899 null"},{"title":"B4.7.7 Second-level descriptor - Coarse page table format","page":731,"zoom":"XYZ 94 899 null","children":[{"title":"Second-level page table descriptor fields","page":732,"zoom":"XYZ 145 899 null"}]},{"title":"B4.7.8 Translating page references in coarse page tables","page":733,"zoom":"XYZ 94 899 null"}]},{"title":"B4.8 Fine page tables and support of tiny pages","page":735,"zoom":"XYZ 94 901 null","children":[{"title":"B4.8.1 First-level descriptor","page":735,"zoom":"XYZ 94 792 null"},{"title":"B4.8.2 Second-level descriptor","page":736,"zoom":"XYZ 79 899 null"},{"title":"B4.8.3 Translating page references in fine page tables ","page":738,"zoom":"XYZ 79 899 null"}]},{"title":"B4.9 CP15 registers","page":739,"zoom":"XYZ 94 901 null","children":[{"title":"B4.9.1 Register 0: TLB type register (VMSAv6)","page":739,"zoom":"XYZ 94 530 null"},{"title":"B4.9.2 Register 1: Control register","page":740,"zoom":"XYZ 79 899 null"},{"title":"B4.9.3 Register 2: Translation table base ","page":741,"zoom":"XYZ 94 899 null"},{"title":"B4.9.4 Register 3: Domain access control ","page":742,"zoom":"XYZ 79 432 null"},{"title":"B4.9.5 Register 4: Reserved","page":742,"zoom":"XYZ 79 282 null"},{"title":"B4.9.6 Register 5: Fault status ","page":743,"zoom":"XYZ 94 899 null","children":[{"title":"Data Fault Status Register","page":743,"zoom":"XYZ 160 444 null"},{"title":"Instruction Fault Status Register","page":743,"zoom":"XYZ 160 297 null"}]},{"title":"B4.9.7 Register 6: Fault Address register","page":744,"zoom":"XYZ 79 899 null"},{"title":"B4.9.8 Register 8: TLB functions","page":745,"zoom":"XYZ 94 899 null"},{"title":"B4.9.9 Register 10: TLB lockdown","page":747,"zoom":"XYZ 94 799 null","children":[{"title":"The TLB lock by entry model","page":748,"zoom":"XYZ 145 278 null"},{"title":"The translate and lock model","page":749,"zoom":"XYZ 160 899 null"},{"title":"TLB lockdown procedure - by entry model","page":749,"zoom":"XYZ 160 569 null"},{"title":"TLB lockdown procedure - translate and lock model","page":751,"zoom":"XYZ 160 716 null"},{"title":"TLB unlock procedure - by entry model","page":751,"zoom":"XYZ 160 629 null"},{"title":"TLB unlock procedure - translate and lock model","page":751,"zoom":"XYZ 160 414 null"}]},{"title":"B4.9.10 Register 13: Process ID","page":752,"zoom":"XYZ 79 899 null","children":[{"title":"FCSE PID","page":752,"zoom":"XYZ 145 644 null"},{"title":"Context ID","page":752,"zoom":"XYZ 145 516 null"}]}]}]},{"title":"Protected Memory System Architecture","page":753,"zoom":"XYZ 94 685 null","children":[{"title":"B5.1 About the PMSA","page":754,"zoom":"XYZ 79 901 null","children":[{"title":"B5.1.1 Key changes introduced in PMSAv6","page":755,"zoom":"XYZ 94 899 null"}]},{"title":"B5.2 Memory access sequence","page":756,"zoom":"XYZ 79 901 null","children":[{"title":"B5.2.1 Overlapping regions","page":757,"zoom":"XYZ 94 899 null"},{"title":"B5.2.2 Background regions","page":757,"zoom":"XYZ 94 401 null"},{"title":"B5.2.3 Enabling and disabling the MPU","page":758,"zoom":"XYZ 79 899 null","children":[{"title":"Behavior when the MPU is disabled","page":758,"zoom":"XYZ 145 666 null"},{"title":"Behavior for implementations that do not include an MPU","page":759,"zoom":"XYZ 160 281 null"}]}]},{"title":"B5.3 Memory access control","page":760,"zoom":"XYZ 79 901 null","children":[{"title":"B5.3.1 Data and Instruction access permissions (prePMSAv6)","page":760,"zoom":"XYZ 79 759 null"},{"title":"B5.3.2 Data access permissions (PMSAv6)","page":761,"zoom":"XYZ 94 899 null"},{"title":"B5.3.3 Instruction access permissions (PMSAv6)","page":761,"zoom":"XYZ 94 453 null"}]},{"title":"B5.4 Memory access attributes","page":762,"zoom":"XYZ 79 901 null","children":[{"title":"B5.4.1 CB + TEX encodings (from ARMv6)","page":762,"zoom":"XYZ 79 731 null"}]},{"title":"B5.5 Memory aborts (PMSAv6)","page":765,"zoom":"XYZ 94 901 null","children":[{"title":"B5.5.1 MPU fault","page":766,"zoom":"XYZ 79 899 null","children":[{"title":"Alignment fault","page":766,"zoom":"XYZ 145 725 null"},{"title":"Background fault","page":766,"zoom":"XYZ 145 520 null"},{"title":"Permission fault","page":766,"zoom":"XYZ 145 433 null"}]},{"title":"B5.5.2 Debug abort","page":766,"zoom":"XYZ 79 346 null"},{"title":"B5.5.3 External abort","page":767,"zoom":"XYZ 94 899 null","children":[{"title":"External abort on instruction fetch","page":767,"zoom":"XYZ 160 718 null"},{"title":"External abort on data read/write","page":767,"zoom":"XYZ 160 597 null"}]}]},{"title":"B5.6 Fault Status and Fault Address register support","page":768,"zoom":"XYZ 79 901 null"},{"title":"B5.7 CP15 registers","page":770,"zoom":"XYZ 79 901 null","children":[{"title":"B5.7.1 Register 0: MPU type register (PMSAv6)","page":772,"zoom":"XYZ 79 899 null"},{"title":"B5.7.2 Register 1: Control register","page":773,"zoom":"XYZ 94 899 null"},{"title":"B5.7.3 Register 2: Cacheability bits (prePMSAv6)","page":774,"zoom":"XYZ 79 899 null"},{"title":"B5.7.4 Register 3: Bufferability bits (prePMSAv6)","page":774,"zoom":"XYZ 79 597 null"},{"title":"B5.7.5 Registers 4, 8, 10, 11, 12 and 14: Reserved","page":774,"zoom":"XYZ 79 328 null"},{"title":"B5.7.6 Register 5: Access permission bits (prePMSAv6)","page":775,"zoom":"XYZ 94 899 null"},{"title":"B5.7.7 Register 5: Fault status (PMSAv6)","page":776,"zoom":"XYZ 79 899 null","children":[{"title":"Data Fault Status Register","page":776,"zoom":"XYZ 145 478 null"},{"title":"Instruction Fault Status Register","page":776,"zoom":"XYZ 145 363 null"}]},{"title":"B5.7.8 Register 6: Memory region programming (prePMSAv6)","page":777,"zoom":"XYZ 94 899 null"},{"title":"B5.7.9 Fault address (PMSAv6)","page":779,"zoom":"XYZ 94 899 null"},{"title":"B5.7.10 Register 6: Memory region programming (PMSAv6)","page":780,"zoom":"XYZ 79 543 null","children":[{"title":"Region base address","page":781,"zoom":"XYZ 160 899 null"},{"title":"Region size","page":781,"zoom":"XYZ 160 640 null"},{"title":"Region access control","page":782,"zoom":"XYZ 145 899 null"},{"title":"Memory region number","page":782,"zoom":"XYZ 145 534 null"}]},{"title":"B5.7.11 Registers 7 and 9: Cache and write buffer control","page":782,"zoom":"XYZ 79 229 null"},{"title":"B5.7.12 Register 13: Process ID (PMSAv6)","page":783,"zoom":"XYZ 94 899 null"}]}]},{"title":"Caches and Write Buffers","page":785,"zoom":"XYZ 94 685 null","children":[{"title":"B6.1 About caches and write buffers","page":786,"zoom":"XYZ 79 901 null"},{"title":"B6.2 Cache organization","page":788,"zoom":"XYZ 79 901 null","children":[{"title":"B6.2.1 Set-associativity","page":789,"zoom":"XYZ 94 569 null"},{"title":"B6.2.2 Cache size","page":790,"zoom":"XYZ 79 698 null"}]},{"title":"B6.3 Types of cache","page":791,"zoom":"XYZ 94 901 null","children":[{"title":"B6.3.1 Unified or separate caches","page":791,"zoom":"XYZ 94 722 null"},{"title":"B6.3.2 Write-through or write-back caches","page":791,"zoom":"XYZ 94 385 null"},{"title":"B6.3.3 Read-allocate or write-allocate caches","page":792,"zoom":"XYZ 79 553 null"},{"title":"B6.3.4 Replacement strategies","page":793,"zoom":"XYZ 94 899 null"}]},{"title":"B6.4 L1 cache","page":794,"zoom":"XYZ 79 901 null","children":[{"title":"B6.4.1 Restrictions on Page Table Mappings","page":795,"zoom":"XYZ 94 899 null"}]},{"title":"B6.5 Considerations for additional levels of cache","page":796,"zoom":"XYZ 79 901 null"},{"title":"B6.6 CP15 registers","page":797,"zoom":"XYZ 94 901 null","children":[{"title":"B6.6.1 Register 0: cache type","page":797,"zoom":"XYZ 94 672 null"},{"title":"B6.6.2 Cache Type register","page":798,"zoom":"XYZ 79 899 null"},{"title":"B6.6.3 Cache size fields","page":799,"zoom":"XYZ 94 615 null"},{"title":"B6.6.4 Register 1: cache and write buffer control bits","page":802,"zoom":"XYZ 79 899 null"},{"title":"B6.6.5 Register 7: cache management functions","page":803,"zoom":"XYZ 94 899 null","children":[{"title":"Cleaning and invalidating operations for the entire data (or unified) cache","page":807,"zoom":"XYZ 160 899 null"},{"title":"Test and clean operations","page":808,"zoom":"XYZ 145 178 null"}]},{"title":"B6.6.6 Block transfer operations using CP15 Register 7","page":809,"zoom":"XYZ 94 656 null","children":[{"title":"Exception behavior","page":810,"zoom":"XYZ 145 394 null"},{"title":"Register encodings","page":810,"zoom":"XYZ 145 262 null"}]},{"title":"B6.6.7 Cache cleaning and invalidating operations for TCM configured as SmartCache","page":812,"zoom":"XYZ 79 528 null"},{"title":"B6.6.8 Additional levels of cache","page":813,"zoom":"XYZ 94 899 null"},{"title":"B6.6.9 Register 9: cache lockdown functions","page":815,"zoom":"XYZ 94 899 null","children":[{"title":"General conditions applying to Format A, B & C lockdown","page":815,"zoom":"XYZ 160 404 null"},{"title":"Formats A and B lockdown","page":816,"zoom":"XYZ 145 696 null"},{"title":"Format A and B cache lockdown procedure","page":817,"zoom":"XYZ 160 687 null"},{"title":"Format A and B cache unlock procedure","page":818,"zoom":"XYZ 145 766 null"},{"title":"Format C lockdown","page":818,"zoom":"XYZ 145 609 null"},{"title":"Format C cache lock procedure","page":819,"zoom":"XYZ 160 562 null"},{"title":"Format C cache unlock procedure","page":820,"zoom":"XYZ 145 716 null"},{"title":"Format D lockdown","page":820,"zoom":"XYZ 145 646 null"},{"title":"Interactions with register 7 operations","page":821,"zoom":"XYZ 160 343 null"}]}]}]},{"title":"Tightly Coupled Memory","page":823,"zoom":"XYZ 94 685 null","children":[{"title":"B7.1 About TCM","page":824,"zoom":"XYZ 79 901 null","children":[{"title":"B7.1.1 Restriction on Page Table Mappings","page":824,"zoom":"XYZ 79 481 null"},{"title":"B7.1.2 Restriction on Page Table Attributes","page":824,"zoom":"XYZ 79 302 null"}]},{"title":"B7.2 TCM configuration and control","page":825,"zoom":"XYZ 94 901 null","children":[{"title":"B7.2.1 TCM Status Register CP15 Register 0","page":825,"zoom":"XYZ 94 792 null"},{"title":"B7.2.2 TCM Control bits in CP15 Register 1","page":825,"zoom":"XYZ 94 395 null"},{"title":"B7.2.3 TCM Region Registers using CP15 Register 9","page":826,"zoom":"XYZ 79 899 null","children":[{"title":"TCM selection register","page":826,"zoom":"XYZ 145 569 null"},{"title":"TCM region registers","page":826,"zoom":"XYZ 145 336 null"}]},{"title":"B7.2.4 SmartCache Behavior","page":828,"zoom":"XYZ 79 899 null"},{"title":"B7.2.5 Local RAM Behavior","page":828,"zoom":"XYZ 79 545 null"}]},{"title":"B7.3 Accesses to TCM and cache","page":829,"zoom":"XYZ 94 901 null"},{"title":"B7.4 Level 1 (L1) DMA model","page":830,"zoom":"XYZ 79 901 null"},{"title":"B7.5 L1 DMA control using CP15 Register 11","page":831,"zoom":"XYZ 94 901 null","children":[{"title":"B7.5.1 User Access to Cp15 Register 11 operations","page":831,"zoom":"XYZ 94 195 null"},{"title":"B7.5.2 Identification and Status Registers","page":832,"zoom":"XYZ 79 899 null"},{"title":"B7.5.3 User Accessibility Register","page":832,"zoom":"XYZ 79 300 null"},{"title":"B7.5.4 Channel Number Register","page":833,"zoom":"XYZ 94 638 null"},{"title":"B7.5.5 Enable Registers","page":833,"zoom":"XYZ 94 296 null","children":[{"title":"Start","page":834,"zoom":"XYZ 145 540 null"},{"title":"Stop","page":834,"zoom":"XYZ 145 403 null"},{"title":"Clear","page":835,"zoom":"XYZ 160 899 null"},{"title":"Debug implications for the DMA","page":835,"zoom":"XYZ 160 768 null"}]},{"title":"B7.5.6 Control Registers","page":835,"zoom":"XYZ 94 630 null","children":[{"title":"Implementation Note","page":837,"zoom":"XYZ 160 774 null"}]},{"title":"B7.5.7 Internal Start Address Registers","page":837,"zoom":"XYZ 94 586 null"},{"title":"B7.5.8 External Start Address Registers","page":837,"zoom":"XYZ 94 197 null"},{"title":"B7.5.9 Internal End Address Registers","page":838,"zoom":"XYZ 79 603 null"},{"title":"B7.5.10 Channel Status Registers","page":838,"zoom":"XYZ 79 290 null"},{"title":"B7.5.11 Context ID Registers","page":840,"zoom":"XYZ 79 675 null"}]}]},{"title":"Fast Context Switch Extension","page":841,"zoom":"XYZ 94 685 null","children":[{"title":"B8.1 About the FCSE","page":842,"zoom":"XYZ 79 901 null"},{"title":"B8.2 Modified virtual addresses","page":843,"zoom":"XYZ 94 901 null"},{"title":"B8.3 Enabling the FCSE","page":845,"zoom":"XYZ 94 901 null"},{"title":"B8.4 Debug and Trace","page":846,"zoom":"XYZ 79 901 null"},{"title":"B8.5 CP15 registers","page":847,"zoom":"XYZ 94 901 null","children":[{"title":"B8.5.1 Register 13: FCSE PID","page":847,"zoom":"XYZ 94 826 null"},{"title":"B8.5.2 Register 13: Context ID","page":847,"zoom":"XYZ 94 470 null"}]}]},{"title":"Vector Floating-point Architecture","page":849,"zoom":"XYZ 94 670 null"},{"title":"Introduction to the Vector Floating-point Architecture","page":851,"zoom":"XYZ 94 685 null","children":[{"title":"C1.1 About the Vector Floating-point architecture","page":852,"zoom":"XYZ 79 901 null","children":[{"title":"C1.1.1 Floating-point model support","page":852,"zoom":"XYZ 79 351 null"},{"title":"C1.1.2 VFPv1 to VFPv2 changes","page":853,"zoom":"XYZ 94 899 null"}]},{"title":"C1.2 Overview of the VFP architecture","page":854,"zoom":"XYZ 79 901 null","children":[{"title":"C1.2.1 Registers","page":854,"zoom":"XYZ 79 809 null"},{"title":"C1.2.2 Instructions","page":854,"zoom":"XYZ 79 385 null"},{"title":"C1.2.3 Floating-point exceptions","page":855,"zoom":"XYZ 94 704 null"},{"title":"C1.2.4 Support code","page":855,"zoom":"XYZ 94 235 null"},{"title":"C1.2.5 Hardware and software implementations","page":856,"zoom":"XYZ 79 658 null"},{"title":"C1.2.6 Interactions with the ARM architecture","page":857,"zoom":"XYZ 94 695 null","children":[{"title":"Interrupts","page":858,"zoom":"XYZ 145 899 null"}]}]},{"title":"C1.3 Compliance with the IEEE 754 standard","page":859,"zoom":"XYZ 94 901 null"},{"title":"C1.4 IEEE 754 implementation choices","page":860,"zoom":"XYZ 79 901 null","children":[{"title":"C1.4.1 Supported formats","page":860,"zoom":"XYZ 79 792 null"},{"title":"C1.4.2 NaNs","page":860,"zoom":"XYZ 79 634 null"},{"title":"C1.4.3 Comparison results","page":861,"zoom":"XYZ 94 899 null"},{"title":"C1.4.4 Underflow exception","page":861,"zoom":"XYZ 94 734 null"},{"title":"C1.4.5 Exception traps","page":861,"zoom":"XYZ 94 647 null"}]}]},{"title":"VFP Programmer’s Model","page":863,"zoom":"XYZ 94 685 null","children":[{"title":"C2.1 Floating-point formats","page":864,"zoom":"XYZ 79 901 null","children":[{"title":"C2.1.1 Single-precision format","page":864,"zoom":"XYZ 79 670 null"},{"title":"C2.1.2 Double-precision format","page":866,"zoom":"XYZ 79 899 null"},{"title":"C2.1.3 NaNs","page":867,"zoom":"XYZ 94 377 null","children":[{"title":"Instructions with non floating-point results","page":868,"zoom":"XYZ 145 652 null"},{"title":"Instructions with floating-point results","page":868,"zoom":"XYZ 145 409 null"},{"title":"Special cases","page":870,"zoom":"XYZ 145 899 null"}]}]},{"title":"C2.2 Rounding","page":871,"zoom":"XYZ 94 901 null"},{"title":"C2.3 Floating-point exceptions","page":872,"zoom":"XYZ 79 901 null","children":[{"title":"C2.3.1 Combinations of exceptions","page":875,"zoom":"XYZ 94 899 null"}]},{"title":"C2.4 Flush-to-zero mode","page":876,"zoom":"XYZ 79 901 null"},{"title":"C2.5 Default NaN mode","page":878,"zoom":"XYZ 79 901 null","children":[{"title":"C2.5.1 Invalid operation exception","page":878,"zoom":"XYZ 79 582 null"},{"title":"C2.5.2 Format of the Default NaN","page":878,"zoom":"XYZ 79 417 null"}]},{"title":"C2.6 Floating-point general-purpose registers","page":879,"zoom":"XYZ 94 901 null","children":[{"title":"C2.6.1 Storing and reloading values of unknown precision","page":880,"zoom":"XYZ 79 899 null","children":[{"title":"Example","page":881,"zoom":"XYZ 160 899 null"}]},{"title":"C2.6.2 Short vectors","page":881,"zoom":"XYZ 94 508 null"},{"title":"C2.6.3 Holding integers in single-precision registers","page":882,"zoom":"XYZ 79 899 null","children":[{"title":"Floating-point to integer","page":882,"zoom":"XYZ 145 621 null"},{"title":"Integer to floating-point","page":882,"zoom":"XYZ 145 369 null"}]}]},{"title":"C2.7 System registers","page":883,"zoom":"XYZ 94 901 null","children":[{"title":"C2.7.1 FPSID","page":884,"zoom":"XYZ 79 899 null"},{"title":"C2.7.2 FPSCR","page":885,"zoom":"XYZ 94 899 null","children":[{"title":"Condition flags","page":885,"zoom":"XYZ 160 540 null"},{"title":"Default NaN mode control","page":885,"zoom":"XYZ 160 265 null"},{"title":"Flush-to-zero mode control","page":886,"zoom":"XYZ 145 899 null"},{"title":"Rounding mode control","page":886,"zoom":"XYZ 145 737 null"},{"title":"Vector length/stride control","page":886,"zoom":"XYZ 145 462 null"},{"title":"Exception status and control","page":888,"zoom":"XYZ 145 899 null"}]},{"title":"C2.7.3 FPEXC","page":889,"zoom":"XYZ 94 899 null","children":[{"title":"The EX bit","page":889,"zoom":"XYZ 160 722 null"},{"title":"The EN bit","page":890,"zoom":"XYZ 145 899 null"},{"title":"Other bits","page":890,"zoom":"XYZ 145 571 null"}]}]},{"title":"C2.8 Reset behavior and initialization","page":891,"zoom":"XYZ 94 901 null"}]},{"title":"VFP Instruction Set Overview","page":893,"zoom":"XYZ 94 685 null","children":[{"title":"C3.1 Data-processing instructions","page":894,"zoom":"XYZ 79 901 null","children":[{"title":"C3.1.1 Basic arithmetic instructions and square root","page":897,"zoom":"XYZ 94 899 null"},{"title":"C3.1.2 Multiply-accumulate instructions","page":897,"zoom":"XYZ 94 579 null"},{"title":"C3.1.3 Comparison instructions","page":898,"zoom":"XYZ 79 432 null","children":[{"title":"Testing the IEEE 754 predicates","page":900,"zoom":"XYZ 145 702 null"}]},{"title":"C3.1.4 Conversion instructions","page":903,"zoom":"XYZ 94 899 null","children":[{"title":"Conversions between single and double-precision","page":903,"zoom":"XYZ 160 812 null"},{"title":"Conversions from floating-point to integers","page":903,"zoom":"XYZ 160 586 null"},{"title":"Conversions from integers to floating-point","page":904,"zoom":"XYZ 145 693 null"}]},{"title":"C3.1.5 Copy, negation and absolute value instructions","page":905,"zoom":"XYZ 94 899 null"}]},{"title":"C3.2 Load and Store instructions","page":906,"zoom":"XYZ 79 901 null","children":[{"title":"C3.2.1 Load/store one value","page":908,"zoom":"XYZ 79 716 null"},{"title":"C3.2.2 Load/store multiple values","page":908,"zoom":"XYZ 79 517 null"}]},{"title":"C3.3 Single register transfer instructions","page":910,"zoom":"XYZ 79 901 null","children":[{"title":"C3.3.1 General-purpose single register transfer instructions","page":912,"zoom":"XYZ 79 899 null"},{"title":"C3.3.2 System register transfer instructions","page":913,"zoom":"XYZ 94 899 null"}]},{"title":"C3.4 Two-register transfer instructions","page":914,"zoom":"XYZ 79 901 null"}]},{"title":"VFP Instructions","page":917,"zoom":"XYZ 94 685 null","children":[{"title":"C4.1 Alphabetical list of VFP instructions","page":918,"zoom":"XYZ 79 901 null","children":[{"title":"C4.1.1 FABSD","page":918,"zoom":"XYZ 79 826 null","children":[{"title":"Syntax","page":918,"zoom":"XYZ 145 646 null"},{"title":"Architecture version","page":918,"zoom":"XYZ 145 444 null"},{"title":"Exceptions","page":918,"zoom":"XYZ 145 374 null"},{"title":"Operation","page":918,"zoom":"XYZ 145 304 null"},{"title":"Notes","page":919,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.2 FABSS","page":920,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":920,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":920,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":920,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":920,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":921,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.3 FADDD","page":922,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":922,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":922,"zoom":"XYZ 145 488 null"},{"title":"Exceptions","page":922,"zoom":"XYZ 145 418 null"},{"title":"Operation","page":922,"zoom":"XYZ 145 348 null"},{"title":"Notes","page":923,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.4 FADDS","page":924,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":924,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":924,"zoom":"XYZ 145 455 null"},{"title":"Exceptions","page":924,"zoom":"XYZ 145 385 null"},{"title":"Operation","page":924,"zoom":"XYZ 145 314 null"},{"title":"Notes","page":925,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.5 FCMPD","page":926,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":926,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":926,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":926,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":926,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":927,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.6 FCMPED","page":928,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":928,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":928,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":928,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":928,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":929,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.7 FCMPES","page":930,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":930,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":930,"zoom":"XYZ 145 484 null"},{"title":"Exceptions","page":930,"zoom":"XYZ 145 414 null"},{"title":"Operation","page":930,"zoom":"XYZ 145 343 null"},{"title":"Notes","page":931,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.8 FCMPEZD","page":932,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":932,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":932,"zoom":"XYZ 145 546 null"},{"title":"Exceptions","page":932,"zoom":"XYZ 145 476 null"},{"title":"Operation","page":932,"zoom":"XYZ 145 406 null"},{"title":"Notes","page":933,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.9 FCMPEZS","page":934,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":934,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":934,"zoom":"XYZ 145 530 null"},{"title":"Exceptions","page":934,"zoom":"XYZ 145 459 null"},{"title":"Operation","page":934,"zoom":"XYZ 145 389 null"},{"title":"Notes","page":935,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.10 FCMPS","page":936,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":936,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":936,"zoom":"XYZ 145 484 null"},{"title":"Exceptions","page":936,"zoom":"XYZ 145 414 null"},{"title":"Operation","page":936,"zoom":"XYZ 145 343 null"},{"title":"Notes","page":937,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.11 FCMPZD","page":938,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":938,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":938,"zoom":"XYZ 145 546 null"},{"title":"Exceptions","page":938,"zoom":"XYZ 145 476 null"},{"title":"Operation","page":938,"zoom":"XYZ 145 406 null"},{"title":"Notes","page":939,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.12 FCMPZS","page":940,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":940,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":940,"zoom":"XYZ 145 530 null"},{"title":"Exceptions","page":940,"zoom":"XYZ 145 459 null"},{"title":"Operation","page":940,"zoom":"XYZ 145 389 null"},{"title":"Notes","page":941,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.13 FCPYD","page":942,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":942,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":942,"zoom":"XYZ 145 534 null"},{"title":"Exceptions","page":942,"zoom":"XYZ 145 464 null"},{"title":"Operation","page":942,"zoom":"XYZ 145 394 null"},{"title":"Notes","page":943,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.14 FCPYS","page":944,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":944,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":944,"zoom":"XYZ 145 501 null"},{"title":"Exceptions","page":944,"zoom":"XYZ 145 430 null"},{"title":"Operation","page":944,"zoom":"XYZ 145 360 null"},{"title":"Notes","page":945,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.15 FCVTDS","page":946,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":946,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":946,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":946,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":946,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":946,"zoom":"XYZ 145 293 null"}]},{"title":"C4.1.16 FCVTSD","page":947,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":947,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":947,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":947,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":947,"zoom":"XYZ 160 377 null"},{"title":"Notes","page":947,"zoom":"XYZ 160 293 null"}]},{"title":"C4.1.17 FDIVD","page":948,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":948,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":948,"zoom":"XYZ 145 488 null"},{"title":"Exceptions","page":948,"zoom":"XYZ 145 418 null"},{"title":"Operation","page":948,"zoom":"XYZ 145 331 null"},{"title":"Usage","page":949,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":949,"zoom":"XYZ 160 707 null"}]},{"title":"C4.1.18 FDIVS","page":950,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":950,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":950,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":950,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":950,"zoom":"XYZ 145 281 null"},{"title":"Usage","page":951,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":951,"zoom":"XYZ 160 707 null"}]},{"title":"C4.1.19 FLDD","page":952,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":952,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":952,"zoom":"XYZ 145 472 null"},{"title":"Exceptions","page":952,"zoom":"XYZ 145 401 null"},{"title":"Operation","page":952,"zoom":"XYZ 145 331 null"},{"title":"Notes","page":953,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.20 FLDMD","page":954,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":954,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":954,"zoom":"XYZ 145 229 null"},{"title":"Exceptions","page":954,"zoom":"XYZ 145 158 null"},{"title":"Operation","page":955,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":955,"zoom":"XYZ 160 667 null"}]},{"title":"C4.1.21 FLDMS","page":956,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":956,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":956,"zoom":"XYZ 145 229 null"},{"title":"Exceptions","page":956,"zoom":"XYZ 145 158 null"},{"title":"Operation","page":957,"zoom":"XYZ 160 899 null"},{"title":"Notes","page":957,"zoom":"XYZ 160 711 null"}]},{"title":"C4.1.22 FLDMX","page":958,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":958,"zoom":"XYZ 145 632 null"},{"title":"Architecture version","page":959,"zoom":"XYZ 160 899 null"},{"title":"Exceptions","page":959,"zoom":"XYZ 160 829 null"},{"title":"Operation","page":959,"zoom":"XYZ 160 759 null"},{"title":"Usage","page":959,"zoom":"XYZ 160 527 null"},{"title":"Notes","page":959,"zoom":"XYZ 160 400 null"}]},{"title":"C4.1.23 FLDS","page":960,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":960,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":960,"zoom":"XYZ 145 488 null"},{"title":"Exceptions","page":960,"zoom":"XYZ 145 418 null"},{"title":"Operation","page":960,"zoom":"XYZ 145 348 null"},{"title":"Notes","page":961,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.24 FMACD","page":962,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":962,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":962,"zoom":"XYZ 145 488 null"},{"title":"Exceptions","page":962,"zoom":"XYZ 145 418 null"},{"title":"Operation","page":962,"zoom":"XYZ 145 348 null"},{"title":"Notes","page":963,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.25 FMACS","page":964,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":964,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":964,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":964,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":964,"zoom":"XYZ 145 297 null"},{"title":"Notes","page":965,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.26 FMDHR","page":966,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":966,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":966,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":966,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":966,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":967,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.27 FMDLR","page":968,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":968,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":968,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":968,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":968,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":969,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.28 FMDRR","page":970,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":970,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":970,"zoom":"XYZ 145 505 null"},{"title":"Exceptions","page":970,"zoom":"XYZ 145 435 null"},{"title":"Operation","page":970,"zoom":"XYZ 145 365 null"},{"title":"Notes","page":970,"zoom":"XYZ 145 265 null"}]},{"title":"C4.1.29 FMRDH","page":971,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":971,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":971,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":971,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":971,"zoom":"XYZ 160 377 null"},{"title":"Notes","page":971,"zoom":"XYZ 160 293 null"}]},{"title":"C4.1.30 FMRDL","page":972,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":972,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":972,"zoom":"XYZ 145 517 null"},{"title":"Exceptions","page":972,"zoom":"XYZ 145 447 null"},{"title":"Operation","page":972,"zoom":"XYZ 145 377 null"},{"title":"Notes","page":972,"zoom":"XYZ 145 293 null"}]},{"title":"C4.1.31 FMRRD","page":973,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":973,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":973,"zoom":"XYZ 160 505 null"},{"title":"Exceptions","page":973,"zoom":"XYZ 160 435 null"},{"title":"Operation","page":973,"zoom":"XYZ 160 365 null"},{"title":"Notes","page":973,"zoom":"XYZ 160 265 null"}]},{"title":"C4.1.32 FMRRS","page":974,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":974,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":974,"zoom":"XYZ 145 426 null"},{"title":"Exceptions","page":974,"zoom":"XYZ 145 355 null"},{"title":"Operation","page":974,"zoom":"XYZ 145 285 null"},{"title":"Notes","page":975,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.33 FMRS","page":976,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":976,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":976,"zoom":"XYZ 145 501 null"},{"title":"Exceptions","page":976,"zoom":"XYZ 145 430 null"},{"title":"Operation","page":976,"zoom":"XYZ 145 360 null"},{"title":"Notes","page":977,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.34 FMRX","page":978,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":978,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":978,"zoom":"XYZ 145 404 null"},{"title":"Exceptions","page":978,"zoom":"XYZ 145 334 null"},{"title":"Operation","page":978,"zoom":"XYZ 145 264 null"},{"title":"Notes","page":979,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.35 FMSCD","page":980,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":980,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":980,"zoom":"XYZ 145 472 null"},{"title":"Exceptions","page":980,"zoom":"XYZ 145 401 null"},{"title":"Operation","page":980,"zoom":"XYZ 145 331 null"},{"title":"Notes","page":981,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.36 FMSCS","page":982,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":982,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":982,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":982,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":982,"zoom":"XYZ 145 297 null"},{"title":"Notes","page":983,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.37 FMSR","page":984,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":984,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":984,"zoom":"XYZ 145 501 null"},{"title":"Exceptions","page":984,"zoom":"XYZ 145 430 null"},{"title":"Operation","page":984,"zoom":"XYZ 145 360 null"},{"title":"Notes","page":985,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.38 FMSRR","page":986,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":986,"zoom":"XYZ 145 736 null"},{"title":"Architecture version","page":986,"zoom":"XYZ 145 426 null"},{"title":"Exceptions","page":986,"zoom":"XYZ 145 355 null"},{"title":"Operation","page":986,"zoom":"XYZ 145 285 null"},{"title":"Notes","page":987,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.39 FMSTAT","page":988,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":988,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":988,"zoom":"XYZ 145 575 null"},{"title":"Exceptions","page":988,"zoom":"XYZ 145 505 null"},{"title":"Operation","page":988,"zoom":"XYZ 145 435 null"},{"title":"Notes","page":988,"zoom":"XYZ 145 307 null"}]},{"title":"C4.1.40 FMULD","page":989,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":989,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":989,"zoom":"XYZ 160 488 null"},{"title":"Exceptions","page":989,"zoom":"XYZ 160 418 null"},{"title":"Operation","page":989,"zoom":"XYZ 160 348 null"},{"title":"Notes","page":990,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.41 FMULS","page":991,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":991,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":991,"zoom":"XYZ 160 455 null"},{"title":"Exceptions","page":991,"zoom":"XYZ 160 385 null"},{"title":"Operation","page":991,"zoom":"XYZ 160 314 null"},{"title":"Notes","page":992,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.42 FMXR","page":993,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":993,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":993,"zoom":"XYZ 160 404 null"},{"title":"Exceptions","page":993,"zoom":"XYZ 160 334 null"},{"title":"Operation","page":993,"zoom":"XYZ 160 264 null"},{"title":"Notes","page":994,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.43 FNEGD","page":995,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":995,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":995,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":995,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":995,"zoom":"XYZ 160 377 null"},{"title":"Notes","page":996,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.44 FNEGS","page":997,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":997,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":997,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":997,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":997,"zoom":"XYZ 160 377 null"},{"title":"Notes","page":998,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.45 FNMACD","page":999,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":999,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":999,"zoom":"XYZ 160 488 null"},{"title":"Exceptions","page":999,"zoom":"XYZ 160 418 null"},{"title":"Operation","page":999,"zoom":"XYZ 160 348 null"},{"title":"Notes","page":1000,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.46 FNMACS","page":1001,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1001,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1001,"zoom":"XYZ 160 438 null"},{"title":"Exceptions","page":1001,"zoom":"XYZ 160 368 null"},{"title":"Operation","page":1001,"zoom":"XYZ 160 297 null"},{"title":"Notes","page":1002,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.47 FNMSCD","page":1003,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1003,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1003,"zoom":"XYZ 160 472 null"},{"title":"Exceptions","page":1003,"zoom":"XYZ 160 401 null"},{"title":"Operation","page":1003,"zoom":"XYZ 160 331 null"},{"title":"Notes","page":1004,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.48 FNMSCS","page":1005,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1005,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1005,"zoom":"XYZ 160 438 null"},{"title":"Exceptions","page":1005,"zoom":"XYZ 160 368 null"},{"title":"Operation","page":1005,"zoom":"XYZ 160 297 null"},{"title":"Notes","page":1006,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.49 FNMULD","page":1007,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1007,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1007,"zoom":"XYZ 160 488 null"},{"title":"Exceptions","page":1007,"zoom":"XYZ 160 418 null"},{"title":"Operation","page":1007,"zoom":"XYZ 160 348 null"},{"title":"Notes","page":1008,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.50 FNMULS","page":1009,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1009,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1009,"zoom":"XYZ 160 438 null"},{"title":"Exceptions","page":1009,"zoom":"XYZ 160 368 null"},{"title":"Operation","page":1009,"zoom":"XYZ 160 297 null"},{"title":"Notes","page":1010,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.51 FSITOD","page":1011,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1011,"zoom":"XYZ 160 702 null"},{"title":"Architecture version","page":1011,"zoom":"XYZ 160 484 null"},{"title":"Exceptions","page":1011,"zoom":"XYZ 160 414 null"},{"title":"Operation","page":1011,"zoom":"XYZ 160 343 null"},{"title":"Notes","page":1011,"zoom":"XYZ 160 259 null"}]},{"title":"C4.1.52 FSITOS","page":1012,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1012,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":1012,"zoom":"XYZ 145 467 null"},{"title":"Exceptions","page":1012,"zoom":"XYZ 145 397 null"},{"title":"Operation","page":1012,"zoom":"XYZ 145 326 null"},{"title":"Notes","page":1012,"zoom":"XYZ 145 242 null"}]},{"title":"C4.1.53 FSQRTD","page":1013,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1013,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1013,"zoom":"XYZ 160 517 null"},{"title":"Exceptions","page":1013,"zoom":"XYZ 160 447 null"},{"title":"Operation","page":1013,"zoom":"XYZ 160 377 null"},{"title":"Usage","page":1013,"zoom":"XYZ 160 278 null"},{"title":"Notes","page":1014,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.54 FSQRTS","page":1015,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1015,"zoom":"XYZ 160 719 null"},{"title":"Architecture version","page":1015,"zoom":"XYZ 160 484 null"},{"title":"Exceptions","page":1015,"zoom":"XYZ 160 414 null"},{"title":"Operation","page":1015,"zoom":"XYZ 160 343 null"},{"title":"Usage","page":1015,"zoom":"XYZ 160 244 null"},{"title":"Notes","page":1016,"zoom":"XYZ 145 899 null"}]},{"title":"C4.1.55 FSTD","page":1017,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1017,"zoom":"XYZ 160 753 null"},{"title":"Architecture version","page":1017,"zoom":"XYZ 160 488 null"},{"title":"Exceptions","page":1017,"zoom":"XYZ 160 418 null"},{"title":"Operation","page":1018,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":1018,"zoom":"XYZ 145 550 null"}]},{"title":"C4.1.56 FSTMD","page":1019,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1019,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":1019,"zoom":"XYZ 160 239 null"},{"title":"Exceptions","page":1019,"zoom":"XYZ 160 169 null"},{"title":"Operation","page":1020,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":1020,"zoom":"XYZ 145 520 null"}]},{"title":"C4.1.57 FSTMS","page":1021,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1021,"zoom":"XYZ 160 736 null"},{"title":"Architecture version","page":1021,"zoom":"XYZ 160 223 null"},{"title":"Exceptions","page":1021,"zoom":"XYZ 160 152 null"},{"title":"Operation","page":1022,"zoom":"XYZ 145 899 null"},{"title":"Notes","page":1022,"zoom":"XYZ 145 638 null"}]},{"title":"C4.1.58 FSTMX","page":1023,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1023,"zoom":"XYZ 160 632 null"},{"title":"Architecture version","page":1024,"zoom":"XYZ 145 899 null"},{"title":"Exceptions","page":1024,"zoom":"XYZ 145 829 null"},{"title":"Operation","page":1024,"zoom":"XYZ 145 759 null"},{"title":"Usage","page":1024,"zoom":"XYZ 145 380 null"},{"title":"Notes","page":1025,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.59 FSTS","page":1026,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1026,"zoom":"XYZ 145 753 null"},{"title":"Architecture version","page":1026,"zoom":"XYZ 145 488 null"},{"title":"Exceptions","page":1026,"zoom":"XYZ 145 418 null"},{"title":"Operation","page":1026,"zoom":"XYZ 145 348 null"},{"title":"Notes","page":1027,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.60 FSUBD","page":1028,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1028,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":1028,"zoom":"XYZ 145 488 null"},{"title":"Exceptions","page":1028,"zoom":"XYZ 145 418 null"},{"title":"Operation","page":1028,"zoom":"XYZ 145 348 null"},{"title":"Notes","page":1029,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.61 FSUBS","page":1030,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1030,"zoom":"XYZ 145 719 null"},{"title":"Architecture version","page":1030,"zoom":"XYZ 145 455 null"},{"title":"Exceptions","page":1030,"zoom":"XYZ 145 385 null"},{"title":"Operation","page":1030,"zoom":"XYZ 145 314 null"},{"title":"Notes","page":1031,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.62 FTOSID","page":1032,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1032,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":1032,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":1032,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":1032,"zoom":"XYZ 145 297 null"},{"title":"Notes","page":1033,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.63 FTOSIS","page":1034,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1034,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":1034,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":1034,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":1034,"zoom":"XYZ 145 297 null"},{"title":"Notes","page":1035,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.64 FTOUID","page":1036,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1036,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":1036,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":1036,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":1036,"zoom":"XYZ 145 297 null"},{"title":"Notes","page":1037,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.65 FTOUIS","page":1038,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1038,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":1038,"zoom":"XYZ 145 438 null"},{"title":"Exceptions","page":1038,"zoom":"XYZ 145 368 null"},{"title":"Operation","page":1038,"zoom":"XYZ 145 297 null"},{"title":"Notes","page":1039,"zoom":"XYZ 160 899 null"}]},{"title":"C4.1.66 FUITOD","page":1040,"zoom":"XYZ 79 899 null","children":[{"title":"Syntax","page":1040,"zoom":"XYZ 145 702 null"},{"title":"Architecture version","page":1040,"zoom":"XYZ 145 484 null"},{"title":"Exceptions","page":1040,"zoom":"XYZ 145 414 null"},{"title":"Operation","page":1040,"zoom":"XYZ 145 343 null"},{"title":"Notes","page":1040,"zoom":"XYZ 145 259 null"}]},{"title":"C4.1.67 FUITOS","page":1041,"zoom":"XYZ 94 899 null","children":[{"title":"Syntax","page":1041,"zoom":"XYZ 160 702 null"},{"title":"Architecture version","page":1041,"zoom":"XYZ 160 467 null"},{"title":"Exceptions","page":1041,"zoom":"XYZ 160 397 null"},{"title":"Operation","page":1041,"zoom":"XYZ 160 326 null"},{"title":"Notes","page":1041,"zoom":"XYZ 160 242 null"}]}]}]},{"title":"VFP Addressing Modes","page":1043,"zoom":"XYZ 94 685 null","children":[{"title":"C5.1 Addressing Mode 1 - Single-precision vectors (non-monadic)","page":1044,"zoom":"XYZ 79 901 null","children":[{"title":"C5.1.1 Register banks","page":1045,"zoom":"XYZ 94 750 null"},{"title":"C5.1.2 Operation","page":1046,"zoom":"XYZ 79 899 null"},{"title":"C5.1.3 Scalar operations","page":1047,"zoom":"XYZ 94 899 null","children":[{"title":"Note","page":1047,"zoom":"XYZ 160 744 null"}]},{"title":"C5.1.4 Mixed vector/scalar operations","page":1048,"zoom":"XYZ 79 899 null","children":[{"title":"Notes","page":1048,"zoom":"XYZ 145 606 null"}]},{"title":"C5.1.5 Vector operations","page":1049,"zoom":"XYZ 94 899 null","children":[{"title":"Notes","page":1049,"zoom":"XYZ 160 579 null"}]}]},{"title":"C5.2 Addressing Mode 2 - Double-precision vectors (non-monadic)","page":1050,"zoom":"XYZ 79 901 null","children":[{"title":"C5.2.1 Register banks","page":1051,"zoom":"XYZ 94 750 null"},{"title":"C5.2.2 Operation","page":1052,"zoom":"XYZ 79 899 null"},{"title":"C5.2.3 Scalar operations","page":1053,"zoom":"XYZ 94 899 null","children":[{"title":"Notes","page":1053,"zoom":"XYZ 160 744 null"}]},{"title":"C5.2.4 Mixed vector/scalar operations","page":1054,"zoom":"XYZ 79 899 null","children":[{"title":"Notes","page":1054,"zoom":"XYZ 145 606 null"}]},{"title":"C5.2.5 Vector operations","page":1055,"zoom":"XYZ 94 899 null","children":[{"title":"Notes","page":1055,"zoom":"XYZ 160 579 null"}]}]},{"title":"C5.3 Addressing Mode 3 - Single-precision vectors (monadic)","page":1056,"zoom":"XYZ 79 901 null","children":[{"title":"C5.3.1 Operation","page":1057,"zoom":"XYZ 94 899 null"},{"title":"C5.3.2 Scalar-to-scalar operations","page":1058,"zoom":"XYZ 79 899 null","children":[{"title":"Notes","page":1058,"zoom":"XYZ 145 757 null"}]},{"title":"C5.3.3 Scalar-to-vector operations","page":1058,"zoom":"XYZ 79 669 null","children":[{"title":"Notes","page":1058,"zoom":"XYZ 145 452 null"}]},{"title":"C5.3.4 Vector-to-vector operations","page":1059,"zoom":"XYZ 94 899 null","children":[{"title":"Notes","page":1059,"zoom":"XYZ 160 638 null"}]}]},{"title":"C5.4 Addressing Mode 4 - Double-precision vectors (monadic)","page":1060,"zoom":"XYZ 79 901 null","children":[{"title":"C5.4.1 Operation","page":1061,"zoom":"XYZ 94 899 null"},{"title":"C5.4.2 Scalar-to-scalar operations","page":1062,"zoom":"XYZ 79 899 null","children":[{"title":"Notes","page":1062,"zoom":"XYZ 145 757 null"}]},{"title":"C5.4.3 Scalar-to-vector operations","page":1062,"zoom":"XYZ 79 669 null","children":[{"title":"Notes","page":1062,"zoom":"XYZ 145 452 null"}]},{"title":"C5.4.4 Vector-to-vector operations","page":1063,"zoom":"XYZ 94 899 null","children":[{"title":"Notes","page":1063,"zoom":"XYZ 160 638 null"}]}]},{"title":"C5.5 Addressing Mode 5 - VFP load/store multiple","page":1064,"zoom":"XYZ 79 901 null","children":[{"title":"C5.5.1 Summary","page":1065,"zoom":"XYZ 94 899 null"},{"title":"C5.5.2 VFP load/store multiple - Unindexed","page":1066,"zoom":"XYZ 79 899 null","children":[{"title":"Instruction syntax","page":1066,"zoom":"XYZ 145 531 null"},{"title":"Architecture version","page":1066,"zoom":"XYZ 145 204 null"},{"title":"Operation","page":1067,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":1067,"zoom":"XYZ 160 756 null"},{"title":"Notes","page":1067,"zoom":"XYZ 160 510 null"}]},{"title":"C5.5.3 VFP load/store multiple - Increment","page":1068,"zoom":"XYZ 79 899 null","children":[{"title":"Instruction syntax","page":1068,"zoom":"XYZ 145 487 null"},{"title":"Architecture version","page":1069,"zoom":"XYZ 160 899 null"},{"title":"Operation","page":1069,"zoom":"XYZ 160 829 null"},{"title":"Usage","page":1069,"zoom":"XYZ 160 656 null"},{"title":"Notes","page":1069,"zoom":"XYZ 160 220 null"}]},{"title":"C5.5.4 VFP load/store multiple - Decrement","page":1070,"zoom":"XYZ 79 899 null","children":[{"title":"Instruction syntax","page":1070,"zoom":"XYZ 145 470 null"},{"title":"Architecture version","page":1070,"zoom":"XYZ 145 146 null"},{"title":"Operation","page":1071,"zoom":"XYZ 160 899 null"},{"title":"Usage","page":1071,"zoom":"XYZ 160 727 null"},{"title":"Notes","page":1071,"zoom":"XYZ 160 423 null"}]},{"title":"C5.5.5 VFP load/store multiple addressing modes (alternative names)","page":1072,"zoom":"XYZ 79 899 null"}]}]},{"title":"Debug Architecture","page":1073,"zoom":"XYZ 94 670 null"},{"title":"Introduction to the Debug Architecture","page":1075,"zoom":"XYZ 94 685 null","children":[{"title":"D1.1 Introduction","page":1076,"zoom":"XYZ 79 901 null"},{"title":"D1.2 Trace","page":1078,"zoom":"XYZ 79 901 null"},{"title":"D1.3 Debug and ARMv6","page":1079,"zoom":"XYZ 94 901 null","children":[{"title":"D1.3.1 Debug and virtual addresses","page":1079,"zoom":"XYZ 94 751 null"}]}]},{"title":"Debug Events and Exceptions","page":1081,"zoom":"XYZ 94 685 null","children":[{"title":"D2.1 Introduction","page":1082,"zoom":"XYZ 79 901 null","children":[{"title":"D2.1.1 Software debug events","page":1083,"zoom":"XYZ 94 899 null"}]},{"title":"D2.2 Monitor debug-mode","page":1085,"zoom":"XYZ 94 901 null","children":[{"title":"D2.2.1 Effects of Debug exceptions on coprocessor 15 registers","page":1087,"zoom":"XYZ 94 899 null"}]},{"title":"D2.3 Halting debug-mode","page":1088,"zoom":"XYZ 79 901 null","children":[{"title":"D2.3.1 Behavior of the PC in Debug state","page":1089,"zoom":"XYZ 94 420 null"},{"title":"D2.3.2 Behavior of non-invasive debug","page":1090,"zoom":"XYZ 79 725 null"},{"title":"D2.3.3 Effect of debug events on registers","page":1090,"zoom":"XYZ 79 638 null"},{"title":"D2.3.4 Effect of debug events on coprocessor 15 registers","page":1091,"zoom":"XYZ 94 899 null"},{"title":"D2.3.5 Interrupts in Debug state","page":1091,"zoom":"XYZ 94 412 null"},{"title":"D2.3.6 Exceptions in Debug state","page":1091,"zoom":"XYZ 94 325 null","children":[{"title":"Taking an Undefined or Data Abort exception in Debug state","page":1092,"zoom":"XYZ 145 762 null"}]}]},{"title":"D2.4 External Debug Interface","page":1093,"zoom":"XYZ 94 901 null","children":[{"title":"D2.4.1 External Debug Request signal","page":1093,"zoom":"XYZ 94 499 null"},{"title":"D2.4.2 Debug state Entry Request command","page":1093,"zoom":"XYZ 94 334 null"}]}]},{"title":"Coprocessor 14, the Debug Coprocessor","page":1095,"zoom":"XYZ 94 685 null","children":[{"title":"D3.1 Coprocessor 14 debug registers","page":1096,"zoom":"XYZ 79 901 null","children":[{"title":"D3.1.1 Minimum number of BRPs and WRPs","page":1098,"zoom":"XYZ 79 899 null"}]},{"title":"D3.2 Coprocessor 14 debug instructions","page":1099,"zoom":"XYZ 94 901 null","children":[{"title":"D3.2.1 Transferring DSCR flags to CPSR flags","page":1100,"zoom":"XYZ 79 899 null"},{"title":"D3.2.2 Executing CP14 debug instructions","page":1100,"zoom":"XYZ 79 722 null","children":[{"title":"Not implemented","page":1100,"zoom":"XYZ 145 238 null"},{"title":"Debug reset (External debug interface)","page":1101,"zoom":"XYZ 160 899 null"},{"title":"Privilege","page":1101,"zoom":"XYZ 160 721 null"},{"title":"Debug state","page":1101,"zoom":"XYZ 160 556 null"},{"title":"Value of the DSCR[15:14] bits","page":1101,"zoom":"XYZ 160 469 null"}]},{"title":"D3.2.3 Synchronization of CP14 debug instructions","page":1101,"zoom":"XYZ 94 304 null"}]},{"title":"D3.3 Debug register reference","page":1102,"zoom":"XYZ 79 901 null","children":[{"title":"D3.3.1 Register 0, Debug ID Register (DIDR)","page":1103,"zoom":"XYZ 94 899 null"},{"title":"D3.3.2 Register 1, Debug Status and Control Register (DSCR)","page":1104,"zoom":"XYZ 79 899 null","children":[{"title":"Core halted, bit[0]","page":1104,"zoom":"XYZ 145 261 null"},{"title":"Core Restarted, bit[1]","page":1105,"zoom":"XYZ 160 899 null"},{"title":"Method of Debug Entry, bits[5:2]","page":1105,"zoom":"XYZ 160 722 null"},{"title":"Sticky Precise Abort, bit[6]","page":1106,"zoom":"XYZ 145 899 null"},{"title":"Sticky Imprecise Abort, bit[7]","page":1106,"zoom":"XYZ 145 722 null"},{"title":"DbgAck, bit[10]","page":1106,"zoom":"XYZ 145 545 null"},{"title":"Interrupts Disable, bit[11]","page":1106,"zoom":"XYZ 145 397 null"},{"title":"User mode access to Comms Channel disable, bit[12]","page":1107,"zoom":"XYZ 160 899 null"},{"title":"Execute ARM Instruction enable, bit[13]","page":1107,"zoom":"XYZ 160 745 null"},{"title":"Halting/Monitor debug-mode select, bit[14]","page":1107,"zoom":"XYZ 160 601 null"},{"title":"Monitor debug-mode enable, bit[15]","page":1107,"zoom":"XYZ 160 519 null"},{"title":"wDTRfull: wDTR register full, bit[29]","page":1107,"zoom":"XYZ 160 287 null"},{"title":"rDTRfull: rDTR register full, bit[30]","page":1108,"zoom":"XYZ 145 899 null"}]},{"title":"D3.3.3 Register 5, Data Transfer Register (DTR)","page":1108,"zoom":"XYZ 79 771 null"},{"title":"D3.3.4 Register 6, Watchpoint Fault Address Register (WFAR)","page":1108,"zoom":"XYZ 79 440 null"},{"title":"D3.3.5 Register 7, Vector Catch Register (VCR)","page":1109,"zoom":"XYZ 94 899 null"},{"title":"D3.3.6 Registers 64-79, Breakpoint Value Registers (BVR)","page":1110,"zoom":"XYZ 79 899 null"},{"title":"D3.3.7 Registers 80-95, Breakpoint Control Registers (BCR)","page":1111,"zoom":"XYZ 94 899 null","children":[{"title":"Supervisor Access, bits[2:1]","page":1111,"zoom":"XYZ 160 435 null"},{"title":"Byte address select, bits[8:5]","page":1112,"zoom":"XYZ 145 899 null"},{"title":"Linked BRP number, bits[19:16]","page":1113,"zoom":"XYZ 160 899 null"},{"title":"Enable linking, bit[20]","page":1113,"zoom":"XYZ 160 812 null"},{"title":"Meaning of BVR, bits[22:21]","page":1113,"zoom":"XYZ 160 702 null"},{"title":"Meaning of bits[21:20]","page":1114,"zoom":"XYZ 145 899 null"},{"title":"ARMv6 breakpoint debug event generation","page":1114,"zoom":"XYZ 145 656 null"}]},{"title":"D3.3.8 Registers 96-111, Watchpoint Value Registers (WVR)","page":1115,"zoom":"XYZ 94 899 null"},{"title":"D3.3.9 Registers 112-127, Watchpoint Control Registers (WCR)","page":1115,"zoom":"XYZ 94 566 null","children":[{"title":"Supervisor access, bits[2:1]","page":1116,"zoom":"XYZ 145 899 null"},{"title":"Load/store access, bits[4:3]","page":1116,"zoom":"XYZ 145 750 null"},{"title":"Byte address select, bits[8:5]","page":1116,"zoom":"XYZ 145 444 null"},{"title":"Linked BRP Number, bits [19:16]","page":1117,"zoom":"XYZ 160 774 null"},{"title":"Enable linking, bit [20]","page":1117,"zoom":"XYZ 160 704 null"},{"title":"ARMv6 watchpoint debug event generation","page":1117,"zoom":"XYZ 160 594 null"}]}]},{"title":"D3.4 Reset values of the CP14 debug registers","page":1118,"zoom":"XYZ 79 901 null"},{"title":"D3.5 Access to CP14 debug registers from the external debug interface","page":1119,"zoom":"XYZ 94 901 null"}]},{"title":"Glossary","page":1121,"zoom":"XYZ 94 722 null"}],"thumbnailType":"jpg","pageType":"html","pageLabels":[]};