Warning (10273): Verilog HDL warning at testbench.sv(50): extended using "x" or "z" File: C:/Users/user/Documents/Quartus/s2vFish/src/testbench.sv Line: 50
Warning (10273): Verilog HDL warning at testbench.sv(51): extended using "x" or "z" File: C:/Users/user/Documents/Quartus/s2vFish/src/testbench.sv Line: 51
Warning (10273): Verilog HDL warning at testbench.sv(62): extended using "x" or "z" File: C:/Users/user/Documents/Quartus/s2vFish/src/testbench.sv Line: 62
Warning (10273): Verilog HDL warning at testbench.sv(63): extended using "x" or "z" File: C:/Users/user/Documents/Quartus/s2vFish/src/testbench.sv Line: 63
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at NIOSsoc_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/NIOSsoc_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSsoc_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/NIOSsoc_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSsoc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/NIOSsoc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSsoc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/NIOSsoc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at NIOSsoc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/NIOSsoc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at NIOSsoc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/user/Documents/Quartus/s2vFish/src/NIOSsoc/synthesis/submodules/NIOSsoc_mm_interconnect_0_router.sv Line: 49
