
# Messages from "go new"


# Messages from "go analyze"

solution design add Fifo<ODTYPE, 4> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 5> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 2> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 3> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 8> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 9> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 6> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 7> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 12> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 13> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 10> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 11> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 16> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 1> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 14> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 15> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 4> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 5> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 2> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 3> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 8> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 9> -type block -unlocked (HC-1)
solution design add InputDoubleBuffer<4096, 16, 16> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 6> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferWriter<4096, 16, 16> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 7> -type block -unlocked (HC-1)
solution design add InputDoubleBufferWriter<4096, 16, 16> -type block -unlocked (HC-1)
solution design add InputDoubleBufferReader<4096, 16, 16> -type block -unlocked (HC-1)
solution design add ProcessingElement<IDTYPE, WDTYPE, ODTYPE> -type block -unlocked (HC-1)
solution design add Fifo<IDTYPE, 1> -type block -unlocked (HC-1)
solution design add WeightDoubleBufferReader<4096, 16, 16> -type block -unlocked (HC-1)
solution design add WeightDoubleBuffer<4096, 16, 16> -type block -unlocked (HC-1)
solution design add Conv -type top -unlocked (HC-1)
solution design add ParamsDeserializer -type block -unlocked (HC-1)
Source file analysis completed (CIN-68)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Saving project file '/home/users/ctorng/work/cc/ee272-hw4/build.ccs'. (PRJ-5)
Moving session transcript to file "/home/users/ctorng/work/cc/ee272-hw4/catapult.log"
solution design add Serializer<PackedInt<16UL, 16UL>, ODTYPE, 16> -type block -unlocked (HC-1)
Pragma 'hls_design<top>' detected on class 'Conv' (CIN-6)
solution design add SystolicArrayLooper -type block -unlocked (HC-1)
solution design add SystolicArrayWrapper<IDTYPE, WDTYPE, ODTYPE, 16, 16> -type block -unlocked (HC-1)
Edison Design Group C++/C Front End - Version 5.0 (CIN-1)
Front End called with arguments: -I./src -- /home/users/ctorng/work/cc/ee272-hw4/src/Conv.cpp (CIN-69)
solution design add Fifo<ODTYPE, 12> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 13> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 10> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 11> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 16> -type block -unlocked (HC-1)
solution design add SystolicArrayCore<IDTYPE, WDTYPE, ODTYPE, 16, 16> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 14> -type block -unlocked (HC-1)
solution design add Fifo<ODTYPE, 15> -type block -unlocked (HC-1)

# Messages from "go compile"

Found top design routine 'InputDoubleBuffer<4096, 16, 16>' specified by directive (CIN-52)
Generating synthesis internal form... (CIN-3)
Inlining member function 'InputDoubleBufferWriter<4096, 16, 16>::InputDoubleBufferWriter' on object '' (CIN-64)
Inlining member function 'InputDoubleBuffer<4096, 16, 16>::InputDoubleBuffer' on object '' (CIN-64)
}
    {InputDoubleBuffer<4096, 16, 16>}
# Info: Starting transformation 'compile' on solution 'solution.v1' (SOL-8)
go compile
Inlining routine 'operator><32, false>' (CIN-14)
Inlining routine 'operator><32, false>' (CIN-14)
Inlining routine 'operator<=<45, true>' (CIN-14)
Inlining routine 'operator+<16, false>' (CIN-14)
Inlining member function 'InputDoubleBufferWriter<4096, 16, 16>::run' on object '' (CIN-64)
Synthesizing method 'InputDoubleBufferWriter<4096, 16, 16>::run' (CIN-13)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator-<16, false>' (CIN-14)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 88, Real ops = 33, Vars = 13) (SOL-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 88, Real ops = 33, Vars = 3) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/constructor': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
Optimizing block '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>' ... (CIN-4)
Pragma 'hls_pipeline_init_interval<1>' detected on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' (CIN-203)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'paramsIn' is only used as an input. (OPT-10)
# Info: Splitting object 'params.IC1' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 83, Real ops = 33, Vars = 32) (SOL-10)
# Info: Splitting object 'params.FY' into 2 segments (OPT-19)
# Info: Splitting object 'params.FX' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 88, Real ops = 33, Vars = 42) (SOL-10)
# Info: Partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/constructor' is found empty and is optimized away. (OPT-12)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 83, Real ops = 33, Vars = 29) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 88, Real ops = 33, Vars = 39) (SOL-10)
# Info: Splitting object 'pref' into 2 segments (OPT-19)
# Info: Splitting object 'operator+<16,false>:return' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 74, Real ops = 31, Vars = 39) (SOL-10)
# Info: Splitting object 'pref#1' into 2 segments (OPT-19)
# Info: Splitting object 'IY0' into 2 segments (OPT-19)
# Info: Splitting object 'IX0' into 2 segments (OPT-19)
# Info: Splitting object 'operator-<16,false>:return#1' into 2 segments (OPT-19)
# Info: Splitting object 'operator-<16,false>:return' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 64, Real ops = 29, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 64, Real ops = 29, Vars = 10) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 63, Real ops = 29, Vars = 11) (SOL-10)
# Info: Splitting object 'while:while:for:for:j' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 65, Real ops = 31, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 65, Real ops = 31, Vars = 10) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 68, Real ops = 31, Vars = 10) (SOL-10)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' iterated at most 16 times. (LOOP-2)
# Info: CDesignChecker Shell script written to '/home/users/ctorng/work/cc/ee272-hw4/build/InputDoubleBufferless_4096comma_16comma_16greater_.v1/CDesignChecker/design_checker.sh'
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning:           Hierarchy Block 'InputDoubleBufferReader<4096,16,16>' Instance 'inputDoubleBufferReader' $PROJECT_HOME/src/InputDoubleBuffer.h:98
# Warning:           Hierarchy Block 'InputDoubleBufferWriter<4096,16,16>' Instance 'inputDoubleBufferWriter' $PROJECT_HOME/src/InputDoubleBuffer.h:17
Inlining member function 'InputDoubleBufferReader<4096, 16, 16>::run' on object '' (CIN-64)
Synthesizing method 'InputDoubleBufferReader<4096, 16, 16>::run' (CIN-13)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator-<16, false>' (CIN-14)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 63, Real ops = 29, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 63, Real ops = 29, Vars = 10) (SOL-10)
Inlining member function 'InputDoubleBufferReader<4096, 16, 16>::InputDoubleBufferReader' on object '' (CIN-64)
Creating instance '/InputDoubleBuffer<4096,16,16>/inputDoubleBufferWriter' of C Hierarchy 'InputDoubleBufferWriter<4096,16,16>' (CIN-204)
Optimizing block '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>' ... (CIN-4)
Pragma 'hls_pipeline_init_interval<1>' detected on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for' (CIN-203)
INOUT port 'din' is only used as an input. (OPT-10)
INOUT port 'paramsIn' is only used as an input. (OPT-10)
Inlining routine 'operator><32, false>' (CIN-14)
Inlining routine 'operator><32, false>' (CIN-14)
Inlining routine 'operator<=<45, true>' (CIN-14)
Inlining routine 'operator+<16, false>' (CIN-14)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 122, Real ops = 59, Vars = 46) (SOL-10)
# Info: Partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/constructor' is found empty and is optimized away. (OPT-12)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 117, Real ops = 59, Vars = 35) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 122, Real ops = 59, Vars = 43) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 122, Real ops = 59, Vars = 14) (SOL-10)
INOUT port 'dout' is only used as an output. (OPT-11)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 122, Real ops = 59, Vars = 3) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/constructor': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Splitting object 'operator+<16,false>:return' into 2 segments (OPT-19)
# Info: Splitting object 'operator-<16,false>:return#1' into 2 segments (OPT-19)
# Info: Splitting object 'while:while:for:for:for:for:for:for:iy0' into 2 segments (OPT-19)
# Info: Splitting object 'while:while:for:for:for:for:for:for:ix0' into 2 segments (OPT-19)
# Info: Splitting object 'IX0' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 117, Real ops = 59, Vars = 38) (SOL-10)
# Info: Splitting object 'operator-<16,false>:return' into 2 segments (OPT-19)
# Info: Splitting object 'IY0' into 2 segments (OPT-19)
Inlining member function 'InputDoubleBuffer<4096, 16, 16>::run' on object '' (CIN-64)
Synthesizing method 'InputDoubleBuffer<4096, 16, 16>::run' (CIN-13)
Inlining routine 'operator-<16, false>' (CIN-14)
Inlining routine 'operator-<16, false>' (CIN-14)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 104, Real ops = 54, Vars = 14) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 114, Real ops = 57, Vars = 42) (SOL-10)
Creating instance '/InputDoubleBuffer<4096,16,16>/inputDoubleBufferReader' of C Hierarchy 'InputDoubleBufferReader<4096,16,16>' (CIN-204)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 104, Real ops = 54, Vars = 17) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/constructor': (Total ops = 0, Real ops = 0, Vars = 0) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 220, Real ops = 87, Vars = 41) (SOL-10)
# Info: Partition '/InputDoubleBuffer<4096,16,16>/constructor' is found empty and is optimized away. (OPT-12)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 220, Real ops = 87, Vars = 8) (SOL-10)
INOUT port 'inputs_in' is only used as an input. (OPT-10)
Optimizing block '/InputDoubleBuffer<4096,16,16>' ... (CIN-4)
INOUT port 'paramsIn' is only used as an input. (OPT-10)
INOUT port 'inputs_out' is only used as an output. (OPT-11)
# Info: Splitting object 'inputDoubleBufferWriterParams.cwt' into 9 segments (OPT-19)
# Info: Splitting object 'inputDoubleBufferReaderParams.cwt' into 9 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 12, Real ops = 0, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 41, Real ops = 0, Vars = 30) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 47, Real ops = 4, Vars = 34) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 220, Real ops = 87, Vars = 42) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 212, Real ops = 83, Vars = 20) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 39, Real ops = 0, Vars = 12) (SOL-10)
# Warning: Toplevel found in header $PROJECT_HOME/src/InputDoubleBuffer.h, using $PROJECT_HOME/src/Conv.cpp for header dependencies.
Design 'InputDoubleBuffer<4096,16,16>' was read (SOL-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 185, Real ops = 83, Vars = 9) (SOL-10)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
}
    {InputDoubleBuffer<4096, 16, 16>}
/DESIGN_HIERARCHY {
solution design add InputDoubleBuffer<4096, 16, 16> -type top -unlocked (HC-1)
directive set -DESIGN_HIERARCHY {
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 4.11 seconds, memory usage 1039736kB, peak memory usage 1039736kB (SOL-9)

# Messages from "go libraries"

Reading component library '$MGC_HOME/pkgs/cds_assert/assert_ops.lib' [ASSERT_OPS]... (LIB-49)
# Warning: No Synopsys DB technology libraries have been specified (LIB-192)
Reading component library '$MGC_HOME/pkgs/siflibs/stdops.lib' [STDOPS]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
source scripts/set_libraries.tcl
# Info: Completed transformation 'compile' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 3.50 seconds, memory usage 1039736kB, peak memory usage 1039736kB (SOL-9)
# Info: Starting transformation 'libraries' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
go libraries
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_sample_mem.lib' [ccs_sample_mem]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/nangate/nangate-45nm_beh.lib' [nangate-45nm_beh]... (LIB-49)
# Warning: No Process Technology File (PTF) technology libraries have been specified (LIB-192)
# Warning: No Encrypted Liberty technology libraries have been specified (LIB-192)
Reading component library '$MGC_HOME/pkgs/siflibs/mgc_ioport.lib' [mgc_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/siflibs/ccs_ioport.lib' [ccs_ioport]... (LIB-49)
Reading component library '$MGC_HOME/pkgs/cds_assert/assert_mods.lib' [assert_mods]... (LIB-49)

# Messages from "go assembly"

# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 186, Real ops = 86, Vars = 43) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run': (Total ops = 7, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 191, Real ops = 86, Vars = 48) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 186, Real ops = 86, Vars = 45) (SOL-10)
# Info: Starting transformation 'assembly' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 105, Real ops = 55, Vars = 14) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 105, Real ops = 55, Vars = 19) (SOL-10)
directive set -CLOCKS $clocks
# Info: Completed transformation 'libraries' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.60 seconds, memory usage 1039736kB, peak memory usage 1039736kB (SOL-9)
go assembly
/CLOCKS {clk "-CLOCK_PERIOD 5.0 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high" }
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 64, Real ops = 30, Vars = 10) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 64, Real ops = 30, Vars = 15) (SOL-10)

# Messages from "go architect"

Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for:for:for' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for:for:for:for' is left rolled. (LOOP-4)
go architect
/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:current_buffer.data.value/WORD_WIDTH 128
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 105, Real ops = 55, Vars = 14) (SOL-10)
# Info: Starting transformation 'loops' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 64, Real ops = 30, Vars = 10) (SOL-10)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for:for' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while' is left rolled. (LOOP-4)
directive set /InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/din -WORD_WIDTH 128
# Info: Completed transformation 'assembly' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.46 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
directive set /InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/dout -WORD_WIDTH 128
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run/main' is left rolled. (LOOP-4)
/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/din/WORD_WIDTH 128
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while' is left rolled. (LOOP-4)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
directive set /InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:current_buffer.data.value -WORD_WIDTH 128
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main' is left rolled. (LOOP-4)
/InputDoubleBuffer<4096,16,16>/mem:cns/STAGE_REPLICATION 2
directive set /InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:current_buffer.data.value -WORD_WIDTH 128
/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:current_buffer.data.value/WORD_WIDTH 128
directive set /InputDoubleBuffer<4096,16,16>/mem -WORD_WIDTH 128
/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/dout/WORD_WIDTH 128
directive set /InputDoubleBuffer<4096,16,16>/mem:cns -STAGE_REPLICATION 2
/InputDoubleBuffer<4096,16,16>/mem/WORD_WIDTH 128
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for:for:for:for:for' is left rolled. (LOOP-4)
Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for:for:for:for:for:for' is left rolled. (LOOP-4)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 164, Real ops = 85, Vars = 41) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 172, Real ops = 90, Vars = 38) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 164, Real ops = 85, Vars = 34) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>': (Total ops = 172, Real ops = 90, Vars = 45) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 169, Real ops = 88, Vars = 36) (SOL-10)
# Info: Splitting object 'while:while:for:chained_data.value' into 16 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
Memory Resource '/InputDoubleBuffer<4096,16,16>/mem:cns' (from var: mem.mem) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 4096 x 128). (MEM-4)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run': (Total ops = 7, Real ops = 1, Vars = 6) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 107, Real ops = 55, Vars = 21) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 305, Real ops = 146, Vars = 84) (SOL-10)
# Info: Starting transformation 'memories' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Completed transformation 'loops' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.06 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
Memory Resource '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/dout:rsc' (from var: dout.mem) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 4096 x 128). (MEM-4)
Memory Resource '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/din:rsc' (from var: din.mem) mapped to 'ccs_sample_mem.ccs_ram_sync_1R1W' (size: 4096 x 128). (MEM-4)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>': (Total ops = 107, Real ops = 55, Vars = 20) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 297, Real ops = 141, Vars = 75) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 107, Real ops = 55, Vars = 13) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 107, Real ops = 55, Vars = 14) (SOL-10)
# Info: Completed transformation 'memories' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.94 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
# Info: Starting transformation 'cluster' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Starting transformation 'architect' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Completed transformation 'cluster' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 0.10 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 205, Real ops = 76, Vars = 54) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 206, Real ops = 75, Vars = 46) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 173, Real ops = 91, Vars = 36) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 174, Real ops = 91, Vars = 37) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 192, Real ops = 91, Vars = 55) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': (Total ops = 701, Real ops = 93, Vars = 330) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 1163, Real ops = 257, Vars = 603) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 172, Real ops = 66, Vars = 43) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 502, Real ops = 209, Vars = 184) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 506, Real ops = 213, Vars = 188) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': (Total ops = 7, Real ops = 1, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': (Total ops = 14, Real ops = 1, Vars = 5) (SOL-10)
Design 'InputDoubleBuffer<4096,16,16>' contains '304' real operations. (SOL-11)
# Info: Merged 'while:while:for:for:for:select#5' at $PROJECT_HOME/src/InputDoubleBuffer.h(143) to 'while:while:for:for:for:select#3' at $PROJECT_HOME/src/InputDoubleBuffer.h(143). (OPT-16)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 168, Real ops = 66, Vars = 45) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': (Total ops = 176, Real ops = 66, Vars = 45) (SOL-10)
# Info: Merged 'while:while:for:for:select#4' at $PROJECT_HOME/src/InputDoubleBuffer.h(142) to 'while:while:for:for:select#2' at $PROJECT_HOME/src/InputDoubleBuffer.h(142). (OPT-16)

# Messages from "go allocate"

# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 6815.95, 1295.96, 8111.91 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 6414.24, 1295.96, 7710.20 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 6656.78, 1295.96, 7952.74 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while': Latency = 20, Area (Datapath, Register, Total) = 7308.03, 1295.96, 8603.99 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while': Latency = 20, Area (Datapath, Register, Total) = 7556.33, 1295.96, 8852.29 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 7228.05, 1295.96, 8524.01 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while': Latency = 20, Area (Datapath, Register, Total) = 7451.43, 1295.96, 8747.39 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 21, Area (Datapath, Register, Total) = 4813.55, 1295.96, 6109.51 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 21, Area (Datapath, Register, Total) = 5247.85, 1295.96, 6543.81 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 20, Area (Datapath, Register, Total) = 4258.26, 1295.96, 5554.22 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 20, Area (Datapath, Register, Total) = 4585.02, 1295.96, 5880.98 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 5525.08, 1295.96, 6821.04 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 5773.38, 1295.96, 7069.34 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 5247.85, 1295.96, 6543.81 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 5465.70, 1295.96, 6761.66 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7687.00, 1295.96, 8982.96 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 7888.99, 1295.96, 9184.95 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7865.35, 1295.96, 9161.31 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7935.30, 1295.96, 9231.26 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 8005.05, 1295.96, 9301.01 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 8022.55, 1295.96, 9318.51 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 7945.25, 1295.96, 9241.21 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 7974.40, 1295.96, 9270.36 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7493.63, 1295.96, 8789.59 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7525.12, 1295.96, 8821.08 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7308.03, 1295.96, 8603.99 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7481.73, 1295.96, 8777.69 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7727.95, 1295.96, 9023.91 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7815.58, 1295.96, 9111.54 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7549.60, 1295.96, 8845.56 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while': Latency = 19, Area (Datapath, Register, Total) = 7562.43, 1295.96, 8858.39 (CRAAS-10)
Performing concurrent resource allocation and scheduling on '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run' (CRAAS-1)
# Info: Final schedule of SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': Latency = 21, Area (Datapath, Register, Total) = 3639.13, 1295.96, 4935.09 (CRAAS-12)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run/main' (2 c-steps) (SCHD-7)
# Info: Optimized LOOP 'main': Latency = 22, Area (Datapath, Register, Total) = 3848.76, 1295.96, 5144.72 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 22, Area (Datapath, Register, Total) = 3931.51, 1295.96, 5227.47 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 23, Area (Datapath, Register, Total) = 3848.76, 1295.96, 5144.72 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 22, Area (Datapath, Register, Total) = 3848.76, 1295.96, 5144.72 (CRAAS-10)
Netlist written to file 'schedule.gnt' (NET-4)
# Info: Initial schedule of SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': Latency = 1, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-11)
Prescheduled SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run' (total length 3 c-steps) (SCHD-8)
# Info: Final schedule of SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run': Latency = 1, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-12)
# Info: Completed transformation 'architect' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 1.69 seconds, memory usage 1039864kB, peak memory usage 1048056kB (SOL-9)
# Warning: Extrapolation detected. Script '/home/users/ctorng/work/cc/ee272-hw4/build/InputDoubleBufferless_4096comma_16comma_16greater_.v1/adjust_char_library.tcl' generated. (LIB-142)
# Info: Starting transformation 'allocate' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
go allocate
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11107.44, 3615.89, 14723.33 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11120.27, 3615.89, 14736.16 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11057.74, 3615.89, 14673.63 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11069.64, 3615.89, 14685.53 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11477.08, 3615.89, 15092.96 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11228.77, 3615.89, 14844.66 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11285.79, 3615.89, 14901.68 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 11373.42, 3615.89, 14989.31 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while': Latency = 7, Area (Datapath, Register, Total) = 10590.75, 3706.55, 14297.31 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while': Latency = 7, Area (Datapath, Register, Total) = 10826.22, 3706.55, 14532.78 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 8334.15, 3706.55, 12040.70 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 10367.37, 3706.55, 14073.92 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 7, Area (Datapath, Register, Total) = 10791.97, 3706.55, 14498.53 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 6, Area (Datapath, Register, Total) = 10884.04, 3615.89, 14499.93 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while': Latency = 7, Area (Datapath, Register, Total) = 10839.06, 3706.55, 14545.61 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 7, Area (Datapath, Register, Total) = 10590.75, 3706.55, 14297.31 (CRAAS-10)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main' (1 c-steps) (SCHD-7)
# Info: Select qualified components for data operations ... (CRAAS-3)
Performing concurrent resource allocation and scheduling on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run' (CRAAS-1)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for' (3 c-steps) (SCHD-7)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for': Latency = 5, Area (Datapath, Register, Total) = 11594.10, 3615.89, 15209.99 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for': Latency = 5, Area (Datapath, Register, Total) = 11631.11, 3615.89, 15247.00 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for': Latency = 5, Area (Datapath, Register, Total) = 11430.76, 3615.89, 15046.65 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for': Latency = 5, Area (Datapath, Register, Total) = 11554.15, 3615.89, 15170.04 (CRAAS-10)
# Info: Initial schedule of SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': Latency = 5, Area (Datapath, Register, Total) = 10158.27, 3615.89, 13774.16 (CRAAS-11)
Prescheduled SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run' (total length 9 c-steps) (SCHD-8)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for': Latency = 5, Area (Datapath, Register, Total) = 11573.34, 3615.89, 15189.23 (CRAAS-10)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/run:rlp' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main' (1 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run' (CRAAS-1)
Resource allocation and scheduling done. (CRAAS-2)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' (1 c-steps) (SCHD-7)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 8040.83, 1295.96, 9336.79 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for': Latency = 19, Area (Datapath, Register, Total) = 7635.54, 1295.96, 8931.50 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 8101.07, 1295.96, 9397.03 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for': Latency = 19, Area (Datapath, Register, Total) = 8020.47, 1295.96, 9316.43 (CRAAS-10)
# Info: Initial schedule of SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run': Latency = 19, Area (Datapath, Register, Total) = 7676.73, 1295.96, 8972.69 (CRAAS-11)
Prescheduled SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run' (total length 24 c-steps) (SCHD-8)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for': Latency = 19, Area (Datapath, Register, Total) = 7640.72, 1295.96, 8936.68 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for': Latency = 19, Area (Datapath, Register, Total) = 7669.39, 1295.96, 8965.35 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 9386.58, 3706.55, 13093.13 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 9445.95, 3706.55, 13152.51 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 8, Area (Datapath, Register, Total) = 8933.25, 3706.55, 12639.80 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 9168.72, 3706.55, 12875.27 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 8394.31, 3706.55, 12100.86 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 8243.77, 3706.55, 11950.32 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 9458.79, 3706.55, 13165.34 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 7, Area (Datapath, Register, Total) = 8151.76, 3706.55, 11858.31 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 11, Area (Datapath, Register, Total) = 7645.56, 3706.55, 11352.11 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 10, Area (Datapath, Register, Total) = 7645.56, 3706.55, 11352.11 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run': Latency = 8, Area (Datapath, Register, Total) = 6335.28, 4090.54, 10425.82 (CRAAS-12)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 11, Area (Datapath, Register, Total) = 7318.80, 3706.55, 11025.35 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while': Latency = 8, Area (Datapath, Register, Total) = 8352.69, 3706.55, 12059.24 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/main': Latency = 8, Area (Datapath, Register, Total) = 8491.84, 3706.55, 12198.39 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 10, Area (Datapath, Register, Total) = 7699.18, 3706.55, 11405.73 (CRAAS-10)
# Info: Optimized LOOP 'main': Latency = 8, Area (Datapath, Register, Total) = 8025.93, 3706.55, 11732.49 (CRAAS-10)
# Info: Optimized LOOP '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/main': Latency = 20, Area (Datapath, Register, Total) = 6725.58, 1295.96, 8021.54 (CRAAS-10)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run' (CRAAS-1)
Performing concurrent resource allocation and scheduling on '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run' (CRAAS-1)
Global signal 'paramsIn:rsc.rdy' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'paramsIn:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 869, Real ops = 253, Vars = 404) (SOL-10)
Performing concurrent resource allocation and scheduling on '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>:run/run' (CRAAS-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2049, Real ops = 445, Vars = 930) (SOL-10)
go extract
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 630, Real ops = 207, Vars = 199) (SOL-10)
# Info: Completed transformation 'allocate' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 1.18 seconds, memory usage 1039864kB, peak memory usage 1048056kB (SOL-9)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 652, Real ops = 207, Vars = 201) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 851, Real ops = 133, Vars = 289) (SOL-10)
# Info: Starting transformation 'schedule' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 872, Real ops = 253, Vars = 407) (SOL-10)
Global signal 'din:rsc.dat' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'din:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2078, Real ops = 445, Vars = 942) (SOL-10)
Global signal 'din:rsc.vld' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'din:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 198, Real ops = 34, Vars = 146) (SOL-10)
Global signal 'dout:rsc.we' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'dout:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 847, Real ops = 253, Vars = 402) (SOL-10)
# Info: Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1975, Real ops = 445, Vars = 924) (SOL-10)
Global signal 'paramsIn:rsc.dat' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'paramsIn:rsci' (LIB-3)
Global signal 'paramsIn:rsc.vld' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'paramsIn:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 777, Real ops = 133, Vars = 263) (SOL-10)
Global signal 'din:rsc.rdy' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'din:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/run': (Total ops = 629, Real ops = 91, Vars = 62) (SOL-10)
# Info: Creating buffer for wait controller for component 'paramsIn:rsc' (SCHD-46)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 829, Real ops = 133, Vars = 267) (SOL-10)
Global signal 'paramsIn:rsc.vld' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'paramsIn:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2004, Real ops = 445, Vars = 936) (SOL-10)
Global signal 'paramsIn:rsc.rdy' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'paramsIn:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/run': (Total ops = 577, Real ops = 91, Vars = 58) (SOL-10)
# Info: Creating buffer for wait controller for component 'paramsIn:rsc' (SCHD-46)
Global signal 'paramsIn:rsc.dat' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'paramsIn:rsci' (LIB-3)
Global signal 'dout:rsc.wadr' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc.d' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc:req.vz' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'dout:rsc:req:obj' (LIB-3)
Report written to file 'cycle.rpt'
Global signal 'dout:rsc:rls.lz' added to design 'InputDoubleBufferWriter<4096,16,16>' for component 'dout:rsc:rls:obj' (LIB-3)
Global signal 'dout:rsc.vld' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'dout:rsci' (LIB-3)
Global signal 'dout:rsc.rdy' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'dout:rsci' (LIB-3)
Global signal 'din:rsc:rls.lz' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'din:rsc:rls:obj' (LIB-3)
Global signal 'dout:rsc.dat' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'dout:rsci' (LIB-3)
Global signal 'din:rsc.re' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'din:rsci' (LIB-3)
Global signal 'din:rsc.q' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'din:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'din:rsc' (SCHD-46)
Global signal 'din:rsc.radr' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'din:rsci' (LIB-3)
Global signal 'inputDoubleBufferWriterParams:cns.rdy' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'inputDoubleBufferWriterParams:cnsi' (LIB-3)
# Info: Creating buffer for wait controller for component 'paramsIn:rsc' (SCHD-46)
Global signal 'inputDoubleBufferWriterParams:cns.dat' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'inputDoubleBufferWriterParams:cnsi' (LIB-3)
Global signal 'inputDoubleBufferWriterParams:cns.vld' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'inputDoubleBufferWriterParams:cnsi' (LIB-3)
Global signal 'paramsIn:rsc.rdy' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'paramsIn:rsci' (LIB-3)
Global signal 'din:rsc:req.vz' added to design 'InputDoubleBufferReader<4096,16,16>' for component 'din:rsc:req:obj' (LIB-3)
Global signal 'paramsIn:rsc.dat' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'paramsIn:rsci' (LIB-3)
Global signal 'paramsIn:rsc.vld' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'paramsIn:rsci' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2662, Real ops = 592, Vars = 1255) (SOL-10)
# Info: Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferWriter<4096,16,16>/run/while:while:for:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2641, Real ops = 592, Vars = 1243) (SOL-10)
# Info: Splitting object 'paramsIn:rsc.dat' into 9 segments (OPT-19)
Global signal 'inputDoubleBufferReaderParams:cns.vld' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'inputDoubleBufferReaderParams:cnsi' (LIB-3)
Global signal 'inputDoubleBufferReaderParams:cns.rdy' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'inputDoubleBufferReaderParams:cnsi' (LIB-3)
# Info: Loop '/InputDoubleBuffer<4096,16,16>/InputDoubleBufferReader<4096,16,16>/run/while:while:for' is pipelined with initiation interval 1 and no flushing (SCHD-43)
Global signal 'inputDoubleBufferReaderParams:cns.dat' added to design 'InputDoubleBuffer<4096,16,16>:run' for component 'inputDoubleBufferReaderParams:cnsi' (LIB-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 652, Real ops = 207, Vars = 199) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 653, Real ops = 210, Vars = 200) (SOL-10)
# Info: Splitting object 'dout:rsci.d_d.run' into 16 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 869, Real ops = 173, Vars = 361) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 1284, Real ops = 291, Vars = 526) (SOL-10)
# Info: Splitting object 'paramsIn:rsc.dat:-:InputDoubleBuffer<4096,16,16>:run:inst' into 9 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 931, Real ops = 213, Vars = 245) (SOL-10)
# Info: Splitting object 'paramsIn.crt.sva' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 257, Real ops = 51, Vars = 186) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/run': (Total ops = 629, Real ops = 91, Vars = 58) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/unreg_hier': (Total ops = 1, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/run': (Total ops = 49, Real ops = 1, Vars = 1) (SOL-10)
# Info: Splitting object 'while:while:for:for:j(4:0).sva' into 2 segments (OPT-19)
# Info: Splitting object 'paramsIn.crt.sva' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/run': (Total ops = 634, Real ops = 93, Vars = 60) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/run': (Total ops = 658, Real ops = 92, Vars = 72) (SOL-10)
# Info: Splitting object 'paramsIn:rsci.idat.mxwt:opt' into 2 segments (OPT-19)
# Info: Splitting object 'paramsIn:rsci.idat.bfwt' into 2 segments (OPT-19)
# Info: Splitting object 'paramsIn:rsci.idat.bfwt' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 910, Real ops = 138, Vars = 336) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2275, Real ops = 457, Vars = 1104) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 82, Real ops = 71, Vars = 66) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 926, Real ops = 256, Vars = 454) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2246, Real ops = 457, Vars = 1092) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 898, Real ops = 256, Vars = 432) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2157, Real ops = 455, Vars = 1012) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 212, Real ops = 36, Vars = 159) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 876, Real ops = 138, Vars = 308) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 227, Real ops = 36, Vars = 171) (SOL-10)
# Info: Splitting object 'paramsIn:rsci.idat.mxwt:opt' into 2 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2186, Real ops = 455, Vars = 1024) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 43, Real ops = 25, Vars = 47) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 203, Real ops = 34, Vars = 149) (SOL-10)
# Info: Splitting object 'dout:conc.tmp' into 16 segments (OPT-19)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2074, Real ops = 445, Vars = 955) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2103, Real ops = 445, Vars = 967) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2082, Real ops = 445, Vars = 964) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2111, Real ops = 445, Vars = 976) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 847, Real ops = 133, Vars = 288) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 879, Real ops = 253, Vars = 414) (SOL-10)

# Messages from "go dpfsm"

# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 725, Real ops = 406, Vars = 329) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1629, Real ops = 701, Vars = 875) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 73, Real ops = 28, Vars = 76) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 561, Real ops = 226, Vars = 269) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 699, Real ops = 404, Vars = 301) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1543, Real ops = 711, Vars = 786) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1658, Real ops = 701, Vars = 887) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 535, Real ops = 241, Vars = 241) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1565, Real ops = 692, Vars = 791) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 45, Real ops = 23, Vars = 48) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 700, Real ops = 403, Vars = 304) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1536, Real ops = 692, Vars = 779) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1568, Real ops = 694, Vars = 809) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1597, Real ops = 694, Vars = 821) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 545, Real ops = 225, Vars = 251) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 708, Real ops = 405, Vars = 311) (SOL-10)
Creating shared register 'while:while:for:chained_data.value(9).sva' for variables 'while:while:for:chained_data.value(9).sva, while:while:for:chained_data.value(9).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(8).sva' for variables 'while:while:for:chained_data.value(8).sva, while:while:for:chained_data.value(8).sva#1' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 2644, Real ops = 1118, Vars = 2382) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/run': (Total ops = 61, Real ops = 1, Vars = 1) (SOL-10)
Creating shared register 'while:while:for:chained_data.value(5).sva' for variables 'while:while:for:chained_data.value(5).sva, while:while:for:chained_data.value(5).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(4).sva' for variables 'while:while:for:chained_data.value(4).sva, while:while:for:chained_data.value(4).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(7).sva' for variables 'while:while:for:chained_data.value(7).sva, while:while:for:chained_data.value(7).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(6).sva' for variables 'while:while:for:chained_data.value(6).sva, while:while:for:chained_data.value(6).sva#1' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/InputDoubleBufferWriter<4096,16,16>:run_run:fsm': (Total ops = 15, Real ops = 3, Vars = 11) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 953, Real ops = 367, Vars = 894) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 198, Real ops = 58, Vars = 177) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/InputDoubleBufferWriter<4096,16,16>:run_run:fsm/InputDoubleBufferWriter<4096,16,16>:run_run:fsm': (Total ops = 14, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 1311, Real ops = 668, Vars = 1186) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 2615, Real ops = 1118, Vars = 2370) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/InputDoubleBufferReader<4096,16,16>:run_run:fsm/InputDoubleBufferReader<4096,16,16>:run_run:fsm': (Total ops = 12, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/InputDoubleBufferReader<4096,16,16>:run_run:fsm': (Total ops = 13, Real ops = 3, Vars = 9) (SOL-10)
Creating shared register 'IY0:acc.itm' for variables 'IY0:acc.itm, while:while:for:i.sva' (1 register deleted). (FSM-2)
Creating shared register 'IX0:acc.itm' for variables 'IX0:acc.itm, block_size.sva' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(0).sva' for variables 'while:while:for:chained_data.value(0).sva, while:while:for:chained_data.value(0).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'ifmap_write_bank_num.lpi#3' for variables 'ifmap_write_bank_num.lpi#3, ifmap_write_bank_num:mul.itm' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:for:for:for:for:oy0.lpi#4' for variables 'while:while:for:for:for:for:for:oy0.lpi#4, while:while:for:for:for:for:for:oy0.lpi#4.dfm.1, while:while:for:for:for:for:for:oy0.sva#1.1' (2 registers deleted). (FSM-3)
Creating shared register 'ifmap_read_bank_num.lpi#3' for variables 'ifmap_read_bank_num.lpi#3, ifmap_read_bank_num:mul.itm' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/run': (Total ops = 665, Real ops = 91, Vars = 58) (SOL-10)
Creating shared register 'operator+<16,false>:acc.itm' for variables 'operator+<16,false>:acc.itm, while:while:for:for:for:for:for:for:idx:mul#1.itm.1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(14).sva' for variables 'while:while:for:chained_data.value(14).sva, while:while:for:chained_data.value(14).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(13).sva' for variables 'while:while:for:chained_data.value(13).sva, while:while:for:chained_data.value(13).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(3).sva' for variables 'while:while:for:chained_data.value(3).sva, while:while:for:chained_data.value(3).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(2).sva' for variables 'while:while:for:chained_data.value(2).sva, while:while:for:chained_data.value(2).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(10).sva' for variables 'while:while:for:chained_data.value(10).sva, while:while:for:chained_data.value(10).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(1).sva' for variables 'while:while:for:chained_data.value(1).sva, while:while:for:chained_data.value(1).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(12).sva' for variables 'while:while:for:chained_data.value(12).sva, while:while:for:chained_data.value(12).sva#1' (1 register deleted). (FSM-2)
Creating shared register 'while:while:for:chained_data.value(11).sva' for variables 'while:while:for:chained_data.value(11).sva, while:while:for:chained_data.value(11).sva#1' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 701, Real ops = 404, Vars = 304) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1547, Real ops = 711, Vars = 792) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1574, Real ops = 711, Vars = 802) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 537, Real ops = 241, Vars = 244) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 539, Real ops = 241, Vars = 246) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 703, Real ops = 404, Vars = 306) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1576, Real ops = 711, Vars = 804) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 156, Real ops = 41, Vars = 131) (SOL-10)
Creating shared register 'exitL:exitL:exit:while:while:for:for:for:for:for.lpi#2' for variables 'exitL:exitL:exit:while:while:for:for:for:for:for.lpi#2, exitL:exitL:exit:while:while:for:for:for:for:for.lpi#3, exitL:exitL:exit:while:while:for:for:for:for:for.lpi#4, exitL:exitL:exit:while:while:for:for:for:for:for.lpi#4.dfm#5' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 700, Real ops = 404, Vars = 301) (SOL-10)
Creating shared register 'exitL:exitL:exit:while:while:for:for:for:for.lpi#2' for variables 'exitL:exitL:exit:while:while:for:for:for:for.lpi#2, exitL:exitL:exit:while:while:for:for:for:for.lpi#3, exitL:exitL:exit:while:while:for:for:for:for.lpi#4, exitL:exitL:exit:while:while:for:for:for:for.lpi#4.dfm#6' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1545, Real ops = 711, Vars = 786) (SOL-10)
Creating shared register 'lfst:exit:while:while:for:for.lpi#2' for variables 'lfst:exit:while:while:for:for.lpi#2, lfst:exit:while:while:for:for.lpi#3, lfst:exit:while:while:for:for.lpi#4, lfst:exit:while:while:for:for.lpi#4.dfm#2' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1572, Real ops = 711, Vars = 798) (SOL-10)
Creating shared register 'exitL:exitL:exit:while:while:for:for:for:for:for:for.lpi#2' for variables 'exitL:exitL:exit:while:while:for:for:for:for:for:for.lpi#2, exitL:exitL:exit:while:while:for:for:for:for:for:for.lpi#3, exitL:exitL:exit:while:while:for:for:for:for:for:for.lpi#4, exitL:exitL:exit:while:while:for:for:for:for:for:for.lpi#4.dfm#6' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 536, Real ops = 241, Vars = 241) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 799, Real ops = 197, Vars = 183) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 700, Real ops = 404, Vars = 303) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/run': (Total ops = 845, Real ops = 207, Vars = 199) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1545, Real ops = 711, Vars = 790) (SOL-10)
Creating shared register 'exitL:exitL:exit:while:while:for:for:for.lpi#2' for variables 'exitL:exitL:exit:while:while:for:for:for.lpi#2, exitL:exitL:exit:while:while:for:for:for.lpi#3, exitL:exitL:exit:while:while:for:for:for.lpi#4, exitL:exitL:exit:while:while:for:for:for.lpi#4.dfm#5' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1574, Real ops = 711, Vars = 798) (SOL-10)
Creating shared register 'block_size.sva' for variables 'block_size.sva, operator-<16,false>:acc.itm' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 536, Real ops = 241, Vars = 243) (SOL-10)
Creating shared register 'lfst:exitL:exit:while:while:for:for:for:for:for.lpi#2' for variables 'lfst:exitL:exit:while:while:for:for:for:for:for.lpi#2, lfst:exitL:exit:while:while:for:for:for:for:for.lpi#3, lfst:exitL:exit:while:while:for:for:for:for:for.lpi#4, lfst:exitL:exit:while:while:for:for:for:for:for.lpi#4.dfm#3' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1885, Real ops = 932, Vars = 1007) (SOL-10)
Creating shared register 'lfst:exitL:exit:while:while:for:for:for:for.lpi#2' for variables 'lfst:exitL:exit:while:while:for:for:for:for.lpi#2, lfst:exitL:exit:while:while:for:for:for:for.lpi#3, lfst:exitL:exit:while:while:for:for:for:for.lpi#4, lfst:exitL:exit:while:while:for:for:for:for.lpi#4.dfm#3' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1914, Real ops = 932, Vars = 1019) (SOL-10)
Creating shared register 'exit:while:while:for.lpi#4.dfm.1' for variables 'exit:while:while:for.lpi#4.dfm.1, operator><32,false>#1:slc()(33).svs' (1 register deleted). (FSM-2)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 679, Real ops = 330, Vars = 343) (SOL-10)
Creating shared register 'lfst:exitL:exit:while:while:for:for:for:for:for:for.lpi#2' for variables 'lfst:exitL:exit:while:while:for:for:for:for:for:for.lpi#2, lfst:exitL:exit:while:while:for:for:for:for:for:for.lpi#3, lfst:exitL:exit:while:while:for:for:for:for:for:for.lpi#4, lfst:exitL:exit:while:while:for:for:for:for:for:for.lpi#4.dfm#4' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 869, Real ops = 520, Vars = 397) (SOL-10)
Creating shared register 'lfst:exit:while:while:for:for:for:for.lpi#2' for variables 'lfst:exit:while:while:for:for:for:for.lpi#2, lfst:exit:while:while:for:for:for:for.lpi#3, lfst:exit:while:while:for:for:for:for.lpi#4, lfst:exit:while:while:for:for:for:for.lpi#4.dfm#3' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/InputDoubleBuffer<4096,16,16>:run:run_run:fsm/InputDoubleBuffer<4096,16,16>:run:run_run:fsm': (Total ops = 6, Real ops = 2, Vars = 1) (SOL-10)
Creating shared register 'lfst:exit:while:while:for:for:for.lpi#2' for variables 'lfst:exit:while:while:for:for:for.lpi#2, lfst:exit:while:while:for:for:for.lpi#3, lfst:exit:while:while:for:for:for.lpi#4, lfst:exit:while:while:for:for:for.lpi#4.dfm#2' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/InputDoubleBuffer<4096,16,16>:run:run_run:fsm': (Total ops = 7, Real ops = 3, Vars = 5) (SOL-10)
Creating shared register 'lfst:exitL:exit:while:while:for:for:for.lpi#2' for variables 'lfst:exitL:exit:while:while:for:for:for.lpi#2, lfst:exitL:exit:while:while:for:for:for.lpi#3, lfst:exitL:exit:while:while:for:for:for.lpi#4, lfst:exitL:exit:while:while:for:for:for.lpi#4.dfm#2' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 43, Real ops = 25, Vars = 47) (SOL-10)
Creating shared register 'lfst:exit:while:while:for:for:for:for:for.lpi#2' for variables 'lfst:exit:while:while:for:for:for:for:for.lpi#2, lfst:exit:while:while:for:for:for:for:for.lpi#3, lfst:exit:while:while:for:for:for:for:for.lpi#4, lfst:exit:while:while:for:for:for:for:for.lpi#4.dfm#4' (3 registers deleted). (FSM-3)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/unreg_hier': (Total ops = 1, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 160, Real ops = 41, Vars = 132) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 554, Real ops = 243, Vars = 259) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1551, Real ops = 711, Vars = 796) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1580, Real ops = 711, Vars = 808) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1651, Real ops = 730, Vars = 857) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 184, Real ops = 57, Vars = 154) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 755, Real ops = 421, Vars = 341) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1622, Real ops = 730, Vars = 845) (SOL-10)
# Info: Starting transformation 'dpfsm' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Completed transformation 'schedule' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 9.24 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1532, Real ops = 691, Vars = 776) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1561, Real ops = 691, Vars = 788) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1553, Real ops = 677, Vars = 786) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 519, Real ops = 224, Vars = 225) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1563, Real ops = 692, Vars = 789) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 523, Real ops = 225, Vars = 228) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 521, Real ops = 225, Vars = 226) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1534, Real ops = 692, Vars = 777) (SOL-10)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
# Info: Starting transformation 'instance' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Completed transformation 'dpfsm' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 5.34 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
Reassigned operation while:while:for:for:for:and#2:mgc_and(1,3,1) to mgc_and(1,4,1) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:acc#3:mgc_add(33,0,2,1,33,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation while:while:acc#1:mgc_add(33,0,2,1,33,4) to mgc_add(32,0,1,1,32,4) (ASG-1)
Reassigned operation while:while:acc:mgc_add(16,0,2,1,17,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation operator><32,false>#1:acc#1:mgc_add(33,0,2,1,33,4) to mgc_add(33,0,1,0,33,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:mul#2:mgc_mul(12,0,12,0,12,3) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:mul:mgc_mul(12,0,12,0,12,3) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:ix0:mul:mgc_mul(16,0,16,0,32,4) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation IX0:mul:mgc_mul(16,0,16,0,32,4) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:mux#35:mgc_mux(1,1,2,1) to mgc_mux(1,1,2,4) (ASG-1)
Reassigned operation while:while:for:for:acc#2:mgc_add(16,0,2,1,17,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:acc#2:mgc_add(17,0,16,0,17,1) to mgc_add(17,0,16,0,17,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:acc#4:mgc_add(17,0,16,0,17,1) to mgc_add(17,0,16,0,17,4) (ASG-1)
Reassigned operation while:while:for:acc#2:mgc_add(16,0,2,1,17,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation operator+<16,false>:acc:mgc_add(16,0,2,1,17,4) to mgc_add(16,0,1,0,17,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:acc#1:mgc_add(16,0,2,1,17,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:acc#1:mgc_add(16,0,2,1,17,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:acc#2:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation IX0:acc:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:acc#3:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:acc#4:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:mul#1:mgc_mul(12,0,17,0,28,4) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation IY0:mul:mgc_mul(12,0,17,0,28,4) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:iy0:acc:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation IY0:acc:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation block_size:mul:mgc_mul(12,0,12,0,12,3) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation block_size:mul#1:mgc_mul(12,0,12,0,12,3) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:iy0:mul:mgc_mul(12,0,12,0,12,3) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:mul#1:mgc_mul(12,0,12,0,12,3) to mgc_mul(12,0,12,0,12,4) (ASG-1)
Reassigned operation operator-<16,false>:acc:mgc_add(29,0,14,1,29,3) to mgc_add(12,0,1,1,12,4) (ASG-1)
Reassigned operation while:while:for:for:for:for:for:for:idx:acc:mgc_add(12,0,12,0,12,1) to mgc_add(12,0,12,0,12,4) (ASG-1)
Reassigned operation operator<=<45,true>:acc:mgc_add(29,0,14,1,29,3) to mgc_add(29,0,13,0,29,4) (ASG-1)
Reassigned operation while:while:for:for:for:acc#1:mgc_add(29,0,14,1,29,3) to mgc_add(16,0,1,0,16,4) (ASG-1)
Reassigned operation and#11:mgc_and(1,2,1) to mgc_and(1,2,4) (ASG-1)
Reassigned operation and#9:mgc_and(1,2,1) to mgc_and(1,2,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1588, Real ops = 705, Vars = 1495) (SOL-10)
Reassigned operation inputDoubleBufferReaderParams:and:mgc_and(1,2,1) to mgc_and(1,2,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1530, Real ops = 733, Vars = 775) (SOL-10)
Reassigned operation while:while:for:for:acc#1:mgc_add(4,0,2,1,5,4) to mgc_add(4,0,1,0,5,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 157, Real ops = 39, Vars = 132) (SOL-10)
Reassigned operation while:while:acc:mgc_add(33,0,2,1,33,4) to mgc_add(16,0,1,0,16,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 696, Real ops = 439, Vars = 295) (SOL-10)
Reassigned operation and#8:mgc_and(1,2,1) to mgc_and(1,2,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1501, Real ops = 733, Vars = 763) (SOL-10)
Reassigned operation operator+<16,false>:acc:mgc_add(16,0,2,1,17,3) to mgc_add(16,0,1,0,17,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1565, Real ops = 777, Vars = 876) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/InputDoubleBufferWriter<4096,16,16>:run_run:fsm': (Total ops = 15, Real ops = 3, Vars = 11) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1594, Real ops = 777, Vars = 888) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 535, Real ops = 238, Vars = 508) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 491, Real ops = 232, Vars = 226) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 156, Real ops = 38, Vars = 148) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 760, Real ops = 483, Vars = 402) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/InputDoubleBufferWriter<4096,16,16>:run_run:fsm/InputDoubleBufferWriter<4096,16,16>:run_run:fsm': (Total ops = 14, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1517, Real ops = 721, Vars = 775) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 711, Real ops = 406, Vars = 687) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 689, Real ops = 432, Vars = 296) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1568, Real ops = 705, Vars = 1483) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 683, Real ops = 427, Vars = 295) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/InputDoubleBufferReader<4096,16,16>:run_run:fsm/InputDoubleBufferReader<4096,16,16>:run_run:fsm': (Total ops = 12, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1488, Real ops = 721, Vars = 763) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/InputDoubleBufferReader<4096,16,16>:run_run:fsm': (Total ops = 13, Real ops = 3, Vars = 9) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 157, Real ops = 39, Vars = 131) (SOL-10)
Reassigned operation block_size:mul#1:mgc_mul(16,0,16,0,32,4) to mgc_mul(12,0,12,0,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 491, Real ops = 232, Vars = 221) (SOL-10)
Reassigned operation operator-<16,false>:acc:mgc_add(12,0,2,1,12,3) to mgc_add(12,0,1,1,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1494, Real ops = 726, Vars = 764) (SOL-10)
Reassigned operation IX0:acc:mgc_add(29,0,14,1,29,3) to mgc_add(12,0,12,0,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1523, Real ops = 726, Vars = 776) (SOL-10)
Reassigned operation while:while:for:mul:mgc_mul(16,0,16,0,32,4) to mgc_mul(12,0,12,0,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1482, Real ops = 689, Vars = 801) (SOL-10)
Reassigned operation while:while:for:for:for:acc#2:mgc_add(17,0,16,0,17,1) to mgc_add(17,0,16,0,17,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1511, Real ops = 689, Vars = 813) (SOL-10)
Reassigned operation while:while:for:for:for:for:acc#2:mgc_add(17,0,16,0,17,1) to mgc_add(17,0,16,0,17,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 493, Real ops = 229, Vars = 228) (SOL-10)
Reassigned operation while:while:for:acc#3:mgc_add(17,0,16,0,17,1) to mgc_add(17,0,16,0,17,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 667, Real ops = 399, Vars = 317) (SOL-10)
Reassigned operation while:while:for:for:acc#3:mgc_add(17,0,16,0,17,1) to mgc_add(17,0,16,0,17,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/InputDoubleBuffer<4096,16,16>:run:run_run:fsm/InputDoubleBuffer<4096,16,16>:run:run_run:fsm': (Total ops = 6, Real ops = 2, Vars = 1) (SOL-10)
Reassigned operation IY0:acc:mgc_add(13,0,13,0,13,3) to mgc_add(12,0,12,0,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/InputDoubleBuffer<4096,16,16>:run:run_run:fsm': (Total ops = 7, Real ops = 3, Vars = 5) (SOL-10)
Reassigned operation operator><32,false>#1:acc#1:mgc_add(33,0,2,1,33,3) to mgc_add(33,0,1,0,33,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 45, Real ops = 23, Vars = 62) (SOL-10)
Reassigned operation while:while:for:acc#4:mgc_add(13,0,13,0,13,3) to mgc_add(13,0,12,0,13,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/unreg_hier': (Total ops = 1, Real ops = 0, Vars = 2) (SOL-10)
Reassigned operation while:while:for:acc#3:mgc_add(13,0,13,0,13,3) to mgc_add(13,0,1,0,13,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 486, Real ops = 227, Vars = 221) (SOL-10)
Reassigned operation operator-<16,false>#1:acc:mgc_add(33,0,2,1,33,3) to mgc_add(12,0,1,1,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 646, Real ops = 389, Vars = 295) (SOL-10)
Reassigned operation while:while:for:acc#1:mgc_add(29,0,14,1,29,3) to mgc_add(12,0,12,0,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1445, Real ops = 677, Vars = 763) (SOL-10)
Reassigned operation while:while:for:acc#2:mgc_add(33,0,2,1,33,3) to mgc_add(12,0,1,0,12,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1474, Real ops = 677, Vars = 775) (SOL-10)
Reassigned operation while:while:acc#1:mgc_add(33,0,2,1,33,3) to mgc_add(32,0,1,1,32,4) (ASG-1)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 45, Real ops = 23, Vars = 48) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 156, Real ops = 38, Vars = 131) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1454, Real ops = 677, Vars = 763) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1483, Real ops = 677, Vars = 775) (SOL-10)
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
Add dependent file: ./rtl.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/mgc_in_sync_v2.v
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/InputDoubleBufferReader<4096,16,16>:run_run:fsm': (Total ops = 13, Real ops = 3, Vars = 9) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 683, Real ops = 427, Vars = 659) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 491, Real ops = 232, Vars = 464) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>/InputDoubleBufferReader<4096,16,16>:run/InputDoubleBufferReader<4096,16,16>:run_run:fsm/InputDoubleBufferReader<4096,16,16>:run_run:fsm': (Total ops = 12, Real ops = 2, Vars = 1) (SOL-10)
# Info: Starting transformation 'extract' on solution 'InputDoubleBuffer<4096,16,16>.v1' (SOL-8)
# Info: Completed transformation 'instance' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 4.25 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1497, Real ops = 721, Vars = 1412) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1517, Real ops = 721, Vars = 1424) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/unreg_hier': (Total ops = 1, Real ops = 0, Vars = 2) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/InputDoubleBuffer<4096,16,16>:run:run_run:fsm/InputDoubleBuffer<4096,16,16>:run:run_run:fsm': (Total ops = 6, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1538, Real ops = 721, Vars = 797) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 45, Real ops = 23, Vars = 62) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/InputDoubleBufferWriter<4096,16,16>:run_run:fsm/InputDoubleBufferWriter<4096,16,16>:run_run:fsm': (Total ops = 14, Real ops = 2, Vars = 1) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>/InputDoubleBufferWriter<4096,16,16>:run/InputDoubleBufferWriter<4096,16,16>:run_run:fsm': (Total ops = 15, Real ops = 3, Vars = 11) (SOL-10)
Generating SCVerify testbench files
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run/InputDoubleBuffer<4096,16,16>:run:run/InputDoubleBuffer<4096,16,16>:run:run_run:fsm': (Total ops = 7, Real ops = 3, Vars = 5) (SOL-10)
Finished writing concatenated simulation file: /home/users/ctorng/work/cc/ee272-hw4/build/InputDoubleBufferless_4096comma_16comma_16greater_.v1/concat_sim_rtl.v
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 157, Real ops = 39, Vars = 149) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1526, Real ops = 721, Vars = 775) (SOL-10)
# Warning: Toplevel found in header $PROJECT_HOME/src/InputDoubleBuffer.h, using $PROJECT_HOME/src/Conv.cpp for header dependencies.
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBibtljem:cns.@_bctl': (Total ops = 45, Real ops = 23, Vars = 48) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 683, Real ops = 427, Vars = 295) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1497, Real ops = 721, Vars = 763) (SOL-10)
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_ncsim.mk'
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferReader<4096,16,16>': (Total ops = 691, Real ops = 427, Vars = 304) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1509, Real ops = 721, Vars = 785) (SOL-10)
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_ncsim.mk'
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBuffer<4096,16,16>:run': (Total ops = 157, Real ops = 39, Vars = 131) (SOL-10)
# Warning: CCS_BLOCK macro using expanded types for formal arguments.
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 495, Real ops = 232, Vars = 225) (SOL-10)
Report written to file 'rtl.rpt'
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>': (Total ops = 1517, Real ops = 721, Vars = 775) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct/InputDoubleBufferWriter<4096,16,16>': (Total ops = 491, Real ops = 232, Vars = 221) (SOL-10)
# Info: Optimizing partition '/InputDoubleBuffer<4096,16,16>/InputDoubleBuffer<4096,16,16>.struct': (Total ops = 1488, Real ops = 721, Vars = 763) (SOL-10)
Netlist written to file 'rtl.v' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_out_wait_v1.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/mgc_in_sync_v2.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
order file name is: rtl.v_order.txt
generate concat
Finished writing concatenated file: /home/users/ctorng/work/cc/ee272-hw4/build/InputDoubleBufferless_4096comma_16comma_16greater_.v1/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_in_wait_v1.v
order file name is: rtl.v_order_sim.txt
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_fifo_wait_core_v5.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_genreg_v1.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_ram_sync_1R1W.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
Add dependent file: /cad/mentor/2019.11/Catapult_Synthesis_10.4b-841621/Mgc_home/pkgs/siflibs/ccs_pipe_v5.v
# Info: Completed transformation 'extract' on solution 'InputDoubleBuffer<4096,16,16>.v1': elapsed time 14.25 seconds, memory usage 1048056kB, peak memory usage 1048056kB (SOL-9)
