Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 24 16:02:53 2019
| Host         : DESKTOP-EVPNNIR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fwrisc_uart_wraper_timing_summary_routed.rpt -pb fwrisc_uart_wraper_timing_summary_routed.pb -rpx fwrisc_uart_wraper_timing_summary_routed.rpx -warn_on_violation
| Design       : fwrisc_uart_wraper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.141        0.000                      0                 1371        0.036        0.000                      0                 1371        2.000        0.000                       0                   499  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clock                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          6.141        0.000                      0                 1371        0.036        0.000                      0                 1371        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0                                                                                                                                                     12.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        6.149        0.000                      0                 1371        0.036        0.000                      0                 1371        8.750        0.000                       0                   495  
  clkfbout_clk_wiz_0_1                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.154ns  (logic 4.651ns (35.358%)  route 8.503ns (64.642%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.039    11.005    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.141ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.154ns  (logic 4.651ns (35.358%)  route 8.503ns (64.642%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.039    11.005    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  6.141    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 4.651ns (35.673%)  route 8.387ns (64.327%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.923    10.889    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 4.651ns (35.673%)  route 8.387ns (64.327%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.923    10.889    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.257ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 4.651ns (35.673%)  route 8.387ns (64.327%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.923    10.889    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  6.257    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 4.651ns (35.938%)  route 8.291ns (64.062%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.827    10.792    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 4.651ns (35.938%)  route 8.291ns (64.062%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.827    10.792    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.354ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 4.651ns (35.938%)  route 8.291ns (64.062%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.827    10.792    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.149    17.678    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.146    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.146    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  6.354    

Slack (MET) :             6.450ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 4.651ns (35.424%)  route 8.478ns (64.576%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 18.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.882     8.872    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X33Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.996 r  u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.869     9.865    u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6_n_0
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.989 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          0.991    10.980    u_fwrisc_fpga_top/u_core/u_regfile_n_144
    SLICE_X26Y6          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.502    18.152    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y6          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[14]/C
                         clock pessimism             -0.368    17.784    
                         clock uncertainty           -0.149    17.636    
    SLICE_X26Y6          FDRE (Setup_fdre_C_CE)      -0.205    17.431    u_fwrisc_fpga_top/u_core/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         17.431    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  6.450    

Slack (MET) :             6.471ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 4.651ns (35.595%)  route 8.415ns (64.405%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 18.144 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.289ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.882     8.872    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X33Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.996 r  u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.869     9.865    u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6_n_0
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.989 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          0.928    10.917    u_fwrisc_fpga_top/u_core/u_regfile_n_144
    SLICE_X25Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.494    18.144    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X25Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[28]/C
                         clock pessimism             -0.402    17.742    
                         clock uncertainty           -0.149    17.594    
    SLICE_X25Y12         FDRE (Setup_fdre_C_CE)      -0.205    17.389    u_fwrisc_fpga_top/u_core/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.389    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  6.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_2_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.228%)  route 0.277ns (62.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.567    -0.442    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X8Y9           FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  u_fwrisc_fpga_top/u_core/dwdata_reg[19]/Q
                         net (fo=2, routed)           0.277    -0.001    u_fwrisc_fpga_top/u_core_n_84
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_2_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.878    -0.164    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.363    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.067    u_fwrisc_fpga_top/ram_2_reg
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_0_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.930%)  route 0.292ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X28Y5          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.280 r  u_fwrisc_fpga_top/u_core/dwdata_reg[7]/Q
                         net (fo=3, routed)           0.292     0.013    u_fwrisc_fpga_top/u_core_n_96
    RAMB36_X2Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_0_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.876    -0.166    u_fwrisc_fpga_top/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_0_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.365    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.069    u_fwrisc_fpga_top/ram_0_reg
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.154ns  (logic 4.651ns (35.358%)  route 8.503ns (64.642%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.039    11.005    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.154ns  (logic 4.651ns (35.358%)  route 8.503ns (64.642%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           1.039    11.005    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[3])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -11.005    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 4.651ns (35.673%)  route 8.387ns (64.327%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.923    10.889    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 4.651ns (35.673%)  route 8.387ns (64.327%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.923    10.889    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 4.651ns (35.673%)  route 8.387ns (64.327%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.923    10.889    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -10.889    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 4.651ns (35.938%)  route 8.291ns (64.062%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.827    10.792    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[0])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 4.651ns (35.938%)  route 8.291ns (64.062%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.827    10.792    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/WEBWE[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y2          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[2])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.361ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        12.942ns  (logic 4.651ns (35.938%)  route 8.291ns (64.062%))
  Logic Levels:           12  (CARRY4=3 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.805ns = ( 18.195 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.902     8.893    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X32Y3          LUT6 (Prop_lut6_I4_O)        0.124     9.017 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_10/O
                         net (fo=3, routed)           0.825     9.842    u_fwrisc_fpga_top/u_core/u_regfile/rd_waddr[2]
    SLICE_X32Y4          LUT6 (Prop_lut6_I2_O)        0.124     9.966 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_45/O
                         net (fo=8, routed)           0.827    10.792    u_fwrisc_fpga_top/u_core/u_regfile/rd_wen
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.545    18.195    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
                         clock pessimism             -0.368    17.827    
                         clock uncertainty           -0.141    17.686    
    RAMB18_X1Y3          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_WEBWE[1])
                                                     -0.532    17.154    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -10.792    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.129ns  (logic 4.651ns (35.424%)  route 8.478ns (64.576%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.848ns = ( 18.152 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.882     8.872    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X33Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.996 r  u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.869     9.865    u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6_n_0
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.989 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          0.991    10.980    u_fwrisc_fpga_top/u_core/u_regfile_n_144
    SLICE_X26Y6          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.502    18.152    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X26Y6          FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[14]/C
                         clock pessimism             -0.368    17.784    
                         clock uncertainty           -0.141    17.643    
    SLICE_X26Y6          FDRE (Setup_fdre_C_CE)      -0.205    17.438    u_fwrisc_fpga_top/u_core/pc_reg[14]
  -------------------------------------------------------------------
                         required time                         17.438    
                         arrival time                         -10.980    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.479ns  (required time - arrival time)
  Source:                 u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_core/pc_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        13.066ns  (logic 4.651ns (35.595%)  route 8.415ns (64.405%))
  Logic Levels:           12  (CARRY4=3 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.856ns = ( 18.144 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    -0.402ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.273ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.797    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.722 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -3.968    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.867 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.717    -2.149    u_fwrisc_fpga_top/u_core/u_regfile/clk_out1
    RAMB18_X1Y3          RAMB18E1                                     r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y3          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     0.305 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/DOADO[5]
                         net (fo=8, routed)           1.864     2.169    u_fwrisc_fpga_top/u_core/u_regfile/rb_rdata0[5]
    SLICE_X28Y4          LUT6 (Prop_lut6_I3_O)        0.124     2.293 r  u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17/O
                         net (fo=3, routed)           0.842     3.134    u_fwrisc_fpga_top/u_core/u_regfile/out0_carry_i_17_n_0
    SLICE_X23Y5          LUT6 (Prop_lut6_I0_O)        0.124     3.258 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7/O
                         net (fo=1, routed)           0.573     3.831    u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_7_n_0
    SLICE_X23Y6          LUT6 (Prop_lut6_I0_O)        0.124     3.955 r  u_fwrisc_fpga_top/u_core/u_regfile/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000     3.955    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_0[1]
    SLICE_X23Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.505 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.505    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry_n_0
    SLICE_X23Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.619 r  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.619    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__0_n_0
    SLICE_X23Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     4.847 f  u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1/CO[2]
                         net (fo=1, routed)           1.022     5.869    u_fwrisc_fpga_top/u_core/u_comp/out0_inferred__0/i__carry__1_n_1
    SLICE_X25Y3          LUT5 (Prop_lut5_I2_O)        0.313     6.182 r  u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285/O
                         net (fo=2, routed)           0.403     6.585    u_fwrisc_fpga_top/u_core/u_comp/regs_reg_1_i_285_n_0
    SLICE_X25Y1          LUT4 (Prop_lut4_I2_O)        0.124     6.709 r  u_fwrisc_fpga_top/u_core/u_comp/pc[31]_i_5/O
                         net (fo=31, routed)          0.583     7.292    u_fwrisc_fpga_top/u_core/u_regfile/pc_reg[6]
    SLICE_X28Y1          LUT6 (Prop_lut6_I3_O)        0.124     7.416 r  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221/O
                         net (fo=3, routed)           0.450     7.866    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_221_n_0
    SLICE_X29Y1          LUT6 (Prop_lut6_I4_O)        0.124     7.990 f  u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56/O
                         net (fo=54, routed)          0.882     8.872    u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_1_i_56_n_0
    SLICE_X33Y4          LUT4 (Prop_lut4_I2_O)        0.124     8.996 r  u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6/O
                         net (fo=2, routed)           0.869     9.865    u_fwrisc_fpga_top/u_core/u_regfile/FSM_sequential_state[3]_i_6_n_0
    SLICE_X21Y4          LUT6 (Prop_lut6_I5_O)        0.124     9.989 r  u_fwrisc_fpga_top/u_core/u_regfile/pc[31]_i_1/O
                         net (fo=30, routed)          0.928    10.917    u_fwrisc_fpga_top/u_core/u_regfile_n_144
    SLICE_X25Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clock (IN)
                         net (fo=0)                   0.000    20.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.602    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    14.965 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    16.559    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.650 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         1.494    18.144    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X25Y12         FDRE                                         r  u_fwrisc_fpga_top/u_core/pc_reg[28]/C
                         clock pessimism             -0.402    17.742    
                         clock uncertainty           -0.141    17.601    
    SLICE_X25Y12         FDRE (Setup_fdre_C_CE)      -0.205    17.396    u_fwrisc_fpga_top/u_core/pc_reg[28]
  -------------------------------------------------------------------
                         required time                         17.396    
                         arrival time                         -10.917    
  -------------------------------------------------------------------
                         slack                                  6.479    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMD32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/clk_out1
    SLICE_X13Y12         FDRE                                         r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.303 r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/addra_reg[0]/Q
                         net (fo=21, routed)          0.218    -0.084    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/ADDRD0
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.832    -0.210    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/WCLK
    SLICE_X12Y12         RAMS32                                       r  u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
                         clock pessimism             -0.221    -0.431    
    SLICE_X12Y12         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.121    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.121    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_2_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.228%)  route 0.277ns (62.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.164ns
    Source Clock Delay      (SCD):    -0.442ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.567    -0.442    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X8Y9           FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y9           FDRE (Prop_fdre_C_Q)         0.164    -0.278 r  u_fwrisc_fpga_top/u_core/dwdata_reg[19]/Q
                         net (fo=2, routed)           0.277    -0.001    u_fwrisc_fpga_top/u_core_n_84
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_2_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.878    -0.164    u_fwrisc_fpga_top/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_2_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.363    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.067    u_fwrisc_fpga_top/ram_2_reg
  -------------------------------------------------------------------
                         required time                          0.067    
                         arrival time                          -0.001    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_fwrisc_fpga_top/u_core/dwdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_fwrisc_fpga_top/ram_0_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.164ns (35.930%)  route 0.292ns (64.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.444ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.531 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.034    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.008 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.565    -0.444    u_fwrisc_fpga_top/u_core/clk_out1
    SLICE_X28Y5          FDRE                                         r  u_fwrisc_fpga_top/u_core/dwdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y5          FDRE (Prop_fdre_C_Q)         0.164    -0.280 r  u_fwrisc_fpga_top/u_core/dwdata_reg[7]/Q
                         net (fo=3, routed)           0.292     0.013    u_fwrisc_fpga_top/u_core_n_96
    RAMB36_X2Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_0_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    u_clock_gen/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  u_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.928    u_clock_gen/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.615 r  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.071    u_clock_gen/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.042 r  u_clock_gen/inst/clkout1_buf/O
                         net (fo=493, routed)         0.876    -0.166    u_fwrisc_fpga_top/clk_out1
    RAMB36_X2Y0          RAMB36E1                                     r  u_fwrisc_fpga_top/ram_0_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.365    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296    -0.069    u_fwrisc_fpga_top/ram_0_reg
  -------------------------------------------------------------------
                         required time                          0.069    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y4     u_fwrisc_fpga_top/rom_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y4     u_fwrisc_fpga_top/rom_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2     u_fwrisc_fpga_top/rom_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y2     u_fwrisc_fpga_top/rom_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y3     u_fwrisc_fpga_top/rom_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y3     u_fwrisc_fpga_top/rom_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y2     u_fwrisc_fpga_top/rom_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X0Y1     u_fwrisc_fpga_top/rom_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X1Y3     u_fwrisc_fpga_top/u_core/u_regfile/regs_reg_2/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y11    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X12Y12    u_fwrisc_fpga_top/u_uart/u_UART_Registers/u_rx_fifo/u_yzb_ram/ram_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u_clock_gen/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  u_clock_gen/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  u_clock_gen/inst/plle2_adv_inst/CLKFBOUT



