module top
#(parameter param63 = (|(((+(^(8'hab))) << (&((8'had) <<< (8'ha2)))) ? (&(((8'hbb) ^~ (8'hb5)) ? ((8'ha9) ? (8'h9c) : (8'hbc)) : ((8'hbd) >>> (8'hac)))) : (+(~&(&(8'had)))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h2af):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hd):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire signed [(5'h10):(1'h0)] wire1;
  input wire [(5'h11):(1'h0)] wire0;
  wire [(3'h4):(1'h0)] wire62;
  wire signed [(5'h14):(1'h0)] wire7;
  wire signed [(5'h14):(1'h0)] wire6;
  wire signed [(4'hc):(1'h0)] wire5;
  wire [(4'hc):(1'h0)] wire4;
  reg [(3'h6):(1'h0)] reg61 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg60 = (1'h0);
  reg [(4'he):(1'h0)] reg59 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg58 = (1'h0);
  reg [(2'h2):(1'h0)] reg57 = (1'h0);
  reg [(4'hd):(1'h0)] reg56 = (1'h0);
  reg [(4'ha):(1'h0)] reg55 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg54 = (1'h0);
  reg [(5'h13):(1'h0)] reg53 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg52 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg50 = (1'h0);
  reg [(5'h12):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg48 = (1'h0);
  reg [(5'h14):(1'h0)] reg47 = (1'h0);
  reg [(4'hd):(1'h0)] reg46 = (1'h0);
  reg [(5'h15):(1'h0)] reg45 = (1'h0);
  reg [(4'hc):(1'h0)] reg44 = (1'h0);
  reg [(4'h8):(1'h0)] reg43 = (1'h0);
  reg [(4'hd):(1'h0)] reg42 = (1'h0);
  reg [(3'h6):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg40 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg39 = (1'h0);
  reg [(5'h12):(1'h0)] reg38 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg37 = (1'h0);
  reg [(4'hb):(1'h0)] reg36 = (1'h0);
  reg [(3'h4):(1'h0)] reg35 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg34 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg33 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg32 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg31 = (1'h0);
  reg [(5'h12):(1'h0)] reg30 = (1'h0);
  reg [(4'hb):(1'h0)] reg29 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg28 = (1'h0);
  reg [(4'he):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg24 = (1'h0);
  reg [(5'h10):(1'h0)] reg23 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg22 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg21 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg17 = (1'h0);
  reg [(4'hd):(1'h0)] reg16 = (1'h0);
  reg [(4'hd):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg14 = (1'h0);
  reg [(3'h5):(1'h0)] reg13 = (1'h0);
  reg [(5'h14):(1'h0)] reg12 = (1'h0);
  reg [(3'h6):(1'h0)] reg11 = (1'h0);
  reg [(4'he):(1'h0)] reg10 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg9 = (1'h0);
  reg [(4'h9):(1'h0)] reg8 = (1'h0);
  assign y = {wire62,
                 wire7,
                 wire6,
                 wire5,
                 wire4,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 (1'h0)};
  assign wire4 = ((wire1[(4'h8):(1'h0)] + ($unsigned((|wire1)) > $unsigned(wire2))) > (~&{(&wire2),
                     ({wire0, wire1} || (wire1 && (8'hb1)))}));
  assign wire5 = (+((8'h9f) ?
                     {wire4[(3'h4):(2'h2)]} : (((+wire1) ?
                             $unsigned(wire4) : wire4[(1'h1):(1'h0)]) ?
                         (^~((8'ha2) < wire4)) : $unsigned($unsigned(wire1)))));
  assign wire6 = $unsigned(wire4);
  assign wire7 = ((8'ha4) ^~ {$signed((^$signed(wire5))), wire4});
  always
    @(posedge clk) begin
      if ($signed((!wire7)))
        begin
          if ($unsigned({$signed((~^(wire4 ? wire1 : wire1)))}))
            begin
              reg8 <= ((^((wire5 >> {wire4}) - wire2[(2'h3):(1'h1)])) ?
                  (wire3 ?
                      $signed(wire3[(4'hb):(2'h2)]) : {(wire2[(3'h4):(1'h1)] ?
                              {wire1} : wire1),
                          $unsigned(wire6[(4'hd):(4'hd)])}) : (($signed(((7'h44) ?
                      wire1 : wire7)) >= $unsigned((8'ha6))) > wire5));
            end
          else
            begin
              reg8 <= wire6;
              reg9 <= $signed({{$unsigned(wire7[(3'h6):(3'h5)]), (~^(~&wire5))},
                  (wire3[(4'h9):(3'h4)] ?
                      $signed(wire5[(3'h4):(1'h1)]) : ((wire7 ? reg8 : wire1) ?
                          (^~wire6) : wire3[(4'hb):(4'h9)]))});
              reg10 <= {{(+wire3[(4'h9):(2'h3)]), wire6},
                  (((~^$unsigned((8'h9f))) <= $signed($unsigned(reg9))) ?
                      ($signed((!(8'h9c))) ?
                          wire1 : (&wire0[(4'hf):(3'h5)])) : $unsigned($signed((wire6 < reg8))))};
              reg11 <= $signed((|reg9[(1'h1):(1'h1)]));
            end
          if (((wire7[(2'h3):(1'h0)] > $signed((^~$unsigned(wire5)))) >> ((((reg10 ?
              reg8 : wire4) ~^ $signed(reg10)) <= reg10[(4'ha):(2'h2)]) ~^ $signed({$signed(wire3),
              wire6[(4'he):(2'h3)]}))))
            begin
              reg12 <= wire1;
              reg13 <= (wire1 | (~&reg12));
              reg14 <= ((8'hba) >>> ($signed(($signed(reg10) < (~|wire3))) ~^ wire7[(4'hf):(4'hb)]));
              reg15 <= reg11[(1'h0):(1'h0)];
              reg16 <= wire6;
            end
          else
            begin
              reg12 <= {wire7[(4'h8):(2'h2)], wire4};
              reg13 <= reg8;
              reg14 <= (wire4[(3'h6):(1'h1)] * $signed($unsigned({wire0,
                  (reg11 ? wire1 : (8'hbf))})));
              reg15 <= $unsigned($unsigned($unsigned((~{(7'h43), reg12}))));
              reg16 <= (~&wire4[(4'h8):(3'h6)]);
            end
          reg17 <= $signed($unsigned(wire5));
          if ((~&($unsigned(($unsigned((8'hbd)) ?
              (-reg12) : (wire7 >> reg8))) >> reg13[(3'h5):(2'h2)])))
            begin
              reg18 <= $unsigned($signed($unsigned((8'ha6))));
            end
          else
            begin
              reg18 <= wire2[(2'h3):(2'h3)];
              reg19 <= $unsigned((8'hb9));
              reg20 <= (reg13 ?
                  $unsigned((~&(reg10[(1'h0):(1'h0)] ?
                      $unsigned(reg13) : $unsigned(wire7)))) : ($unsigned($signed(wire1)) ?
                      (reg8[(4'h8):(3'h5)] != ((wire5 ?
                          reg14 : reg12) * {reg16})) : reg13[(3'h5):(1'h0)]));
              reg21 <= reg17;
            end
          if ($unsigned(($unsigned($unsigned({reg11})) ?
              reg8[(2'h3):(1'h1)] : ((|$unsigned(reg14)) != reg19))))
            begin
              reg22 <= {(+(~(-wire7[(4'hd):(4'hc)])))};
              reg23 <= wire4[(4'ha):(3'h5)];
              reg24 <= reg22[(3'h7):(3'h7)];
              reg25 <= ((~|wire0) ? $unsigned({(~&wire1)}) : {wire2});
              reg26 <= ({{(^~(reg21 ? reg16 : wire1)), reg12[(4'hc):(4'hb)]}} ?
                  reg10[(3'h5):(2'h3)] : (~|(~|(~&(+reg13)))));
            end
          else
            begin
              reg22 <= reg26[(3'h6):(2'h2)];
              reg23 <= (!(((((8'ha6) ?
                      wire5 : reg14) >>> $signed(reg8)) <<< $signed({reg25})) ?
                  reg24 : $unsigned(wire1[(1'h1):(1'h1)])));
            end
        end
      else
        begin
          reg8 <= reg17;
        end
      if ({(+(8'ha8)), $signed(reg13)})
        begin
          reg27 <= ((+$signed($signed(reg15[(4'h8):(3'h5)]))) ?
              (wire6[(5'h10):(1'h0)] ?
                  (^wire7[(5'h13):(4'ha)]) : reg23[(5'h10):(5'h10)]) : $unsigned((~|$unsigned($signed(reg8)))));
        end
      else
        begin
          if (reg17)
            begin
              reg27 <= {reg21[(4'hd):(4'hd)]};
              reg28 <= $signed(({(^(wire1 ? wire3 : reg27))} && wire5));
              reg29 <= ($signed(reg11) ?
                  ($signed(reg16[(4'hc):(4'ha)]) == (-(~^$unsigned(reg28)))) : ($unsigned((~&$signed((7'h40)))) ?
                      wire4 : {$unsigned((wire6 << reg13)),
                          (reg14 ? $unsigned(reg25) : reg26)}));
            end
          else
            begin
              reg27 <= (!$unsigned($unsigned(reg28[(4'hf):(3'h5)])));
            end
        end
    end
  always
    @(posedge clk) begin
      reg30 <= reg11;
      reg31 <= (~$unsigned(wire3));
      if ((+(reg15[(3'h5):(1'h0)] ? (8'hb4) : reg10[(2'h3):(1'h0)])))
        begin
          if (((~(!reg25[(3'h5):(3'h4)])) <<< {reg25}))
            begin
              reg32 <= reg20;
              reg33 <= (reg29[(1'h0):(1'h0)] ^~ wire4[(1'h0):(1'h0)]);
              reg34 <= (wire2 ?
                  (wire7 ?
                      $unsigned($unsigned(reg26)) : $unsigned((~|wire7))) : wire1);
              reg35 <= (reg31[(3'h7):(3'h5)] - ({(&$signed((7'h40)))} < (8'hbe)));
            end
          else
            begin
              reg32 <= (-((|(~&{(8'hba)})) >> reg31[(3'h4):(1'h0)]));
              reg33 <= {reg30[(4'hb):(3'h6)], (^(&{reg23}))};
            end
          reg36 <= {((reg26[(4'h9):(1'h0)] ?
                      $signed((~^(8'hb5))) : reg17[(1'h1):(1'h1)]) ?
                  (8'haa) : (^$unsigned({reg26}))),
              (+(($unsigned(wire4) & $unsigned(reg27)) < (^$signed((8'ha8)))))};
          if (reg9[(4'h8):(3'h4)])
            begin
              reg37 <= (({$signed(reg26[(4'hd):(1'h0)]),
                  ((~&reg25) < (wire6 ?
                      reg18 : reg11))} ~^ {reg9[(4'h9):(1'h0)],
                  ($unsigned(reg36) ? (&reg28) : (wire2 - reg23))}) * reg8);
              reg38 <= reg26[(4'h9):(3'h4)];
              reg39 <= (wire2[(3'h5):(3'h5)] ?
                  ($signed((~&(reg26 != wire4))) ^~ (&((-(8'ha6)) >>> {reg18,
                      reg26}))) : $unsigned(reg17));
              reg40 <= (wire6 == reg16[(4'h8):(3'h5)]);
              reg41 <= $unsigned(((^~$signed($unsigned(reg27))) >= reg22));
            end
          else
            begin
              reg37 <= ({((&reg39) ?
                          {(8'hba), {(8'ha0)}} : (^(reg13 >= wire4)))} ?
                  reg28[(3'h6):(2'h3)] : $signed($unsigned($unsigned($signed(reg30)))));
              reg38 <= reg40[(3'h5):(3'h4)];
              reg39 <= reg22[(3'h7):(3'h7)];
              reg40 <= $unsigned(((((8'hba) ?
                      {reg40, (8'hb5)} : $signed(reg27)) ?
                  reg23 : $signed((reg23 | reg33))) == $signed({$signed(wire3),
                  wire4})));
              reg41 <= $signed($unsigned((($signed((8'hb1)) ?
                      reg18[(2'h3):(2'h2)] : $signed(wire4)) ?
                  $unsigned(reg29[(3'h6):(3'h6)]) : reg29[(3'h4):(3'h4)])));
            end
        end
      else
        begin
          reg32 <= (+(reg19[(2'h2):(1'h1)] >> reg34[(2'h2):(1'h1)]));
          reg33 <= (&{$signed(reg37[(1'h0):(1'h0)]), $unsigned((!(8'ha9)))});
        end
      if ($unsigned((-(wire6[(2'h2):(1'h1)] ?
          $unsigned(reg18[(2'h2):(2'h2)]) : {$signed(reg24)}))))
        begin
          reg42 <= (8'haf);
          reg43 <= (^(reg30 ?
              (~&($unsigned(reg14) ?
                  (reg29 ~^ reg17) : (reg11 ? reg35 : reg24))) : reg11));
          reg44 <= ((reg36 ~^ reg15[(4'hc):(3'h5)]) + $signed((((wire7 ?
                      reg33 : reg41) ?
                  (reg22 ? (8'ha3) : reg10) : reg13[(3'h4):(2'h3)]) ?
              (~&(~|(8'ha7))) : $unsigned($unsigned(reg20)))));
          if ((({wire0[(4'hc):(1'h0)],
                  $signed(wire0[(1'h1):(1'h1)])} < ($unsigned((reg8 ?
                  reg30 : reg25)) * $signed($signed(reg9)))) ?
              (reg42[(4'hb):(4'h8)] < $signed($unsigned(((8'hb8) ?
                  reg14 : reg26)))) : ((8'ha4) ?
                  (reg40[(3'h6):(2'h2)] & (reg40 & (reg10 ?
                      reg14 : reg12))) : (-$unsigned(reg35[(2'h3):(2'h3)])))))
            begin
              reg45 <= $signed($signed($unsigned(reg27[(3'h5):(3'h5)])));
              reg46 <= (($unsigned(({reg45,
                      reg17} ~^ $signed(reg20))) >= {wire2,
                      $signed($unsigned(reg36))}) ?
                  $signed(((!reg17[(4'hc):(2'h3)]) != wire5)) : reg21);
              reg47 <= (((!$signed((reg22 == wire5))) ?
                  ((&(reg30 == (8'hbd))) ?
                      $signed($unsigned(reg28)) : (reg29 ?
                          reg36 : $unsigned(reg25))) : $signed($unsigned(reg22[(3'h4):(1'h0)]))) >= ((((8'hb0) ?
                      ((8'hbc) ? reg43 : reg39) : {reg35, wire6}) ?
                  reg31[(2'h3):(1'h0)] : $unsigned((reg45 ?
                      reg21 : reg23))) - (reg33 | $signed((8'h9f)))));
              reg48 <= reg12;
            end
          else
            begin
              reg45 <= $unsigned((reg31 ^ reg46[(2'h2):(1'h0)]));
              reg46 <= $signed($signed($unsigned(reg23)));
            end
          reg49 <= ((!reg39) ~^ {(|reg37[(3'h5):(2'h2)]),
              $signed(reg39[(2'h2):(2'h2)])});
        end
      else
        begin
          reg42 <= {$signed($signed(reg43[(1'h0):(1'h0)]))};
          reg43 <= (~|reg21[(4'hc):(3'h6)]);
          reg44 <= (($unsigned((!$unsigned(reg13))) ?
                  (&{(wire2 ^ reg36), $unsigned((8'hbb))}) : ($unsigned(reg36) ?
                      $signed((8'hbc)) : ((reg30 ? (8'had) : reg29) ?
                          (&reg35) : reg20[(4'h8):(2'h3)]))) ?
              ((^~(^{wire2, reg35})) + reg14[(5'h12):(4'h9)]) : reg37);
          reg45 <= (-($unsigned(reg26) < wire7[(5'h11):(4'hf)]));
          reg46 <= reg19[(1'h0):(1'h0)];
        end
      if ((-{reg44[(3'h4):(3'h4)]}))
        begin
          if (reg15)
            begin
              reg50 <= $signed(reg42[(3'h4):(2'h3)]);
            end
          else
            begin
              reg50 <= reg26[(4'hb):(2'h2)];
            end
          reg51 <= $signed($signed({($signed(reg49) ?
                  (~reg35) : {wire6, reg40}),
              {reg34}}));
          reg52 <= (($signed({reg17[(4'ha):(1'h1)]}) ?
                  (reg42[(2'h2):(2'h2)] ?
                      ($signed((8'ha7)) ?
                          $unsigned(reg14) : (reg30 >> (8'hbf))) : ($unsigned((8'h9f)) ?
                          $unsigned(reg16) : ((8'hae) ?
                              reg33 : wire4))) : (reg49 ?
                      (!((8'ha4) && reg17)) : reg40[(2'h3):(2'h2)])) ?
              reg50 : wire0[(4'he):(3'h4)]);
          reg53 <= reg12[(2'h3):(2'h3)];
          reg54 <= reg45[(3'h6):(3'h5)];
        end
      else
        begin
          reg50 <= (reg52 <= $signed({(~(^reg43))}));
          if ($signed(((|(((7'h42) ? reg33 : wire3) == {reg31,
              reg21})) ^ $signed(((reg36 << (8'ha0)) <<< reg50)))))
            begin
              reg51 <= (^~(~^(8'ha8)));
            end
          else
            begin
              reg51 <= (&$signed(($unsigned((^~reg28)) ?
                  $signed($signed((8'hbf))) : (reg12 + (wire2 >= reg35)))));
              reg52 <= ($signed({reg35}) ~^ (reg28 ?
                  $unsigned($unsigned(reg28[(3'h5):(2'h2)])) : $signed((reg20 ?
                      (+reg35) : $unsigned(reg11)))));
              reg53 <= ((reg49 == $unsigned(reg46)) == ((+({reg46,
                  reg25} == $signed(wire6))) << ((&(reg50 ?
                  reg20 : reg13)) == {$unsigned(reg29)})));
            end
          reg54 <= reg10;
          reg55 <= reg44[(1'h1):(1'h0)];
          if ($signed($signed($unsigned((((8'haf) ^~ reg33) ^~ $unsigned(wire6))))))
            begin
              reg56 <= (^~(^~(-reg49)));
              reg57 <= $signed($unsigned($unsigned(reg51)));
              reg58 <= (!((~&(-reg24)) == {$unsigned(reg47)}));
            end
          else
            begin
              reg56 <= reg48[(2'h2):(1'h0)];
              reg57 <= reg11[(3'h5):(2'h3)];
              reg58 <= reg55[(4'ha):(3'h6)];
              reg59 <= $unsigned($unsigned(wire3));
              reg60 <= ((-reg45[(5'h15):(5'h13)]) ?
                  (7'h44) : reg28[(5'h10):(4'hb)]);
            end
        end
    end
  always
    @(posedge clk) begin
      reg61 <= $unsigned($signed((!{(reg25 & reg16)})));
    end
  assign wire62 = reg29;
endmodule
