{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 19:27:45 2020 " "Info: Processing started: Tue Mar 03 19:27:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off sss_7seg -c sss_7seg " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sss_7seg -c sss_7seg" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 6 " "Info: Parallel compilation is enabled and will use 4 of the 6 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "7seg_data_runspeed " "Info: Assuming node \"7seg_data_runspeed\" is an undefined clock" {  } { { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 960 2432 2632 976 "7seg_data_runspeed" "" } { 1096 4584 4816 1112 "7seg_data_runspeed" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "7seg_data_runspeed" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "7seg_dinam_clk " "Info: Assuming node \"7seg_dinam_clk\" is an undefined clock" {  } { { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 1432 3816 3984 1448 "7seg_dinam_clk" "" } } } } { "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "7seg_dinam_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "7seg_data_runspeed memory lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~reg_ra0 memory lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\] 76.34 MHz 13.1 ns Internal " "Info: Clock \"7seg_data_runspeed\" has Internal fmax of 76.34 MHz between source memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~reg_ra0\" and destination memory \"lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]\" (period= 13.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.700 ns + Longest memory memory " "Info: + Longest memory to memory delay is 10.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~reg_ra0 1 MEM EC1_B 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~reg_ra0'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.700 ns) 10.700 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~mem_cell_ra0 2 MEM EC1_B 1 " "Info: 2: + IC(0.000 ns) + CELL(10.700 ns) = 10.700 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 10.700 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\] 3 MEM EC1_B 1 " "Info: 3: + IC(0.000 ns) + CELL(0.000 ns) = 10.700 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~mem_cell_ra0 lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 100.00 % ) " "Info: Total cell delay = 10.700 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~mem_cell_ra0 lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~mem_cell_ra0 {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 10.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "7seg_data_runspeed destination 5.300 ns + Shortest memory " "Info: + Shortest clock path from clock \"7seg_data_runspeed\" to destination memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 7seg_data_runspeed 1 CLK PIN_43 47 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 47; CLK Node = '7seg_data_runspeed'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7seg_data_runspeed } "NODE_NAME" } } { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 960 2432 2632 976 "7seg_data_runspeed" "" } { 1096 4584 4816 1112 "7seg_data_runspeed" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\] 2 MEM EC1_B 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_data_runspeed {} 7seg_data_runspeed~out {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "7seg_data_runspeed source 5.300 ns - Longest memory " "Info: - Longest clock path from clock \"7seg_data_runspeed\" to source memory is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 7seg_data_runspeed 1 CLK PIN_43 47 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_43; Fanout = 47; CLK Node = '7seg_data_runspeed'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7seg_data_runspeed } "NODE_NAME" } } { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 960 2432 2632 976 "7seg_data_runspeed" "" } { 1096 4584 4816 1112 "7seg_data_runspeed" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~reg_ra0 2 MEM EC1_B 1 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = EC1_B; Fanout = 1; MEM Node = 'lpm_rom0:inst1\|altsyncram:altsyncram_component\|altrom:rom\|q\[0\]~reg_ra0'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_data_runspeed {} 7seg_data_runspeed~out {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_data_runspeed {} 7seg_data_runspeed~out {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_data_runspeed {} 7seg_data_runspeed~out {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.600 ns + " "Info: + Micro clock to output delay of source is 0.600 ns" {  } { { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.800 ns + " "Info: + Micro setup delay of destination is 1.800 ns" {  } { { "altrom.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.700 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~mem_cell_ra0 lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "10.700 ns" { lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~mem_cell_ra0 {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 10.700ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_data_runspeed {} 7seg_data_runspeed~out {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_data_runspeed lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_data_runspeed {} 7seg_data_runspeed~out {} lpm_rom0:inst1|altsyncram:altsyncram_component|altrom:rom|q[0]~reg_ra0 {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "7seg_dinam_clk register lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] register lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 120.48 MHz 8.3 ns Internal " "Info: Clock \"7seg_dinam_clk\" has Internal fmax of 120.48 MHz between source register \"lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]\" and destination register \"lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]\" (period= 8.3 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns + Longest register register " "Info: + Longest register to register delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC5_B18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B18; Fanout = 11; REG Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00010\|comptree:comparator\|cmpchain:cmp_end\|aeb_out 2 COMB LC2_B18 4 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC2_B18; Fanout = 4; COMB Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00010\|comptree:comparator\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst28|alt_counter_f10ke:wysi_counter|lpm_compare:$00010|comptree:comparator|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.200 ns) 4.700 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 3 REG LC5_B18 11 " "Info: 3: + IC(0.600 ns) + CELL(1.200 ns) = 4.700 ns; Loc. = LC5_B18; Fanout = 11; REG Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|lpm_compare:$00010|comptree:comparator|cmpchain:cmp_end|aeb_out lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 74.47 % ) " "Info: Total cell delay = 3.500 ns ( 74.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 25.53 % ) " "Info: Total interconnect delay = 1.200 ns ( 25.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst28|alt_counter_f10ke:wysi_counter|lpm_compare:$00010|comptree:comparator|cmpchain:cmp_end|aeb_out lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|lpm_compare:$00010|comptree:comparator|cmpchain:cmp_end|aeb_out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.600ns 0.600ns } { 0.000ns 2.300ns 1.200ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "7seg_dinam_clk destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"7seg_dinam_clk\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 7seg_dinam_clk 1 CLK PIN_1 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_1; Fanout = 3; CLK Node = '7seg_dinam_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7seg_dinam_clk } "NODE_NAME" } } { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 1432 3816 3984 1448 "7seg_dinam_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC5_B18 11 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_B18; Fanout = 11; REG Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_dinam_clk {} 7seg_dinam_clk~out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "7seg_dinam_clk source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"7seg_dinam_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 7seg_dinam_clk 1 CLK PIN_1 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_1; Fanout = 3; CLK Node = '7seg_dinam_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7seg_dinam_clk } "NODE_NAME" } } { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 1432 3816 3984 1448 "7seg_dinam_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC5_B18 11 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_B18; Fanout = 11; REG Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_dinam_clk {} 7seg_dinam_clk~out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_dinam_clk {} 7seg_dinam_clk~out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] lpm_counter:inst28|alt_counter_f10ke:wysi_counter|lpm_compare:$00010|comptree:comparator|cmpchain:cmp_end|aeb_out lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|lpm_compare:$00010|comptree:comparator|cmpchain:cmp_end|aeb_out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.600ns 0.600ns } { 0.000ns 2.300ns 1.200ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_dinam_clk {} 7seg_dinam_clk~out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "7seg_dinam_clk 7seg_sel_dig\[0\] lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 19.700 ns register " "Info: tco from clock \"7seg_dinam_clk\" to destination pin \"7seg_sel_dig\[0\]\" through register \"lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]\" is 19.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "7seg_dinam_clk source 5.300 ns + Longest register " "Info: + Longest clock path from clock \"7seg_dinam_clk\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns 7seg_dinam_clk 1 CLK PIN_1 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_1; Fanout = 3; CLK Node = '7seg_dinam_clk'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7seg_dinam_clk } "NODE_NAME" } } { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 1432 3816 3984 1448 "7seg_dinam_clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 2 REG LC5_B18 11 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC5_B18; Fanout = 11; REG Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_dinam_clk {} 7seg_dinam_clk~out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.300 ns + Longest register pin " "Info: + Longest register to pin delay is 13.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\] 1 REG LC5_B18 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B18; Fanout = 11; REG Node = 'lpm_counter:inst28\|alt_counter_f10ke:wysi_counter\|q\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/program files/altera/81/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.300 ns) 4.800 ns lpm_decode:inst73\|decode_hre:auto_generated\|cmpr_ulc:cmpr1\|result_wire\[0\] 2 COMB LC7_B21 1 " "Info: 2: + IC(2.500 ns) + CELL(2.300 ns) = 4.800 ns; Loc. = LC7_B21; Fanout = 1; COMB Node = 'lpm_decode:inst73\|decode_hre:auto_generated\|cmpr_ulc:cmpr1\|result_wire\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] lpm_decode:inst73|decode_hre:auto_generated|cmpr_ulc:cmpr1|result_wire[0] } "NODE_NAME" } } { "db/cmpr_ulc.tdf" "" { Text "D:/GitHub/Quartus/sssBlock/sss_7seg/db/cmpr_ulc.tdf" 31 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.400 ns) + CELL(5.100 ns) 13.300 ns 7seg_sel_dig\[0\] 3 PIN PIN_30 0 " "Info: 3: + IC(3.400 ns) + CELL(5.100 ns) = 13.300 ns; Loc. = PIN_30; Fanout = 0; PIN Node = '7seg_sel_dig\[0\]'" {  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { lpm_decode:inst73|decode_hre:auto_generated|cmpr_ulc:cmpr1|result_wire[0] 7seg_sel_dig[0] } "NODE_NAME" } } { "sss_7seg.bdf" "" { Schematic "D:/GitHub/Quartus/sssBlock/sss_7seg/sss_7seg.bdf" { { 1432 5112 5296 1448 "7seg_sel_dig\[7..0\]" "" } { 1424 4616 5112 1440 "7seg_sel_dig\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.400 ns ( 55.64 % ) " "Info: Total cell delay = 7.400 ns ( 55.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.900 ns ( 44.36 % ) " "Info: Total interconnect delay = 5.900 ns ( 44.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] lpm_decode:inst73|decode_hre:auto_generated|cmpr_ulc:cmpr1|result_wire[0] 7seg_sel_dig[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} lpm_decode:inst73|decode_hre:auto_generated|cmpr_ulc:cmpr1|result_wire[0] {} 7seg_sel_dig[0] {} } { 0.000ns 2.500ns 3.400ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { 7seg_dinam_clk lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { 7seg_dinam_clk {} 7seg_dinam_clk~out {} lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.300 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] lpm_decode:inst73|decode_hre:auto_generated|cmpr_ulc:cmpr1|result_wire[0] 7seg_sel_dig[0] } "NODE_NAME" } } { "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera/81/quartus/bin/Technology_Viewer.qrui" "13.300 ns" { lpm_counter:inst28|alt_counter_f10ke:wysi_counter|q[0] {} lpm_decode:inst73|decode_hre:auto_generated|cmpr_ulc:cmpr1|result_wire[0] {} 7seg_sel_dig[0] {} } { 0.000ns 2.500ns 3.400ns } { 0.000ns 2.300ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 19:27:45 2020 " "Info: Processing ended: Tue Mar 03 19:27:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
