

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Tue Oct 21 20:56:53 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.792 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35|  0.350 us|  0.350 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                    |                                         |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                      Instance                      |                  Module                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_68_1_fu_100  |cordiccart2pol_Pipeline_VITIS_LOOP_68_1  |       33|       33|  0.330 us|  0.330 us|   32|   32|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------+-----------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     279|    583|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     20|    -|
|Register         |        -|    -|      81|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     360|    696|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |                      Instance                      |                  Module                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |control_s_axi_U                                     |control_s_axi                            |        0|   0|  124|  168|    0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_68_1_fu_100  |cordiccart2pol_Pipeline_VITIS_LOOP_68_1  |        0|   0|  155|  409|    0|
    |mul_16s_14ns_29_1_1_U7                              |mul_16s_14ns_29_1_1                      |        0|   1|    0|    6|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+
    |Total                                               |                                         |        0|   1|  279|  583|    0|
    +----------------------------------------------------+-----------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |current_x_fu_119_p2    |         -|   0|  0|  23|           1|          16|
    |current_y_fu_125_p2    |         -|   0|  0|  23|           1|          16|
    |current_x_1_fu_140_p3  |    select|   0|  0|  16|           1|          16|
    |current_y_1_fu_149_p3  |    select|   0|  0|  16|           1|          16|
    |p_ph_fu_131_p3         |    select|   0|  0|  15|           1|          15|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  93|           5|          79|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  20|          4|    1|          4|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |   3|   0|    3|          0|
    |current_x_1_reg_203                                              |  16|   0|   16|          0|
    |current_y_1_reg_208                                              |  16|   0|   16|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_68_1_fu_100_ap_start_reg  |   1|   0|    1|          0|
    |p_loc5_fu_66                                                     |  16|   0|   16|          0|
    |p_loc_fu_70                                                      |  16|   0|   16|          0|
    |p_ph_reg_198                                                     |  13|   0|   15|          2|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            |  81|   0|   83|          2|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|         control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|         control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|         control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|         control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|         control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|         control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|         control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|         control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
+-----------------------+-----+-----+------------+----------------+--------------+

