# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1part2B.srcs/sources_1/new/elem.vhd" \
"../../../../lab1part2B.srcs/sim_1/new/test.vhd" \

# Do not sort compile order
nosort
