Analysis & Elaboration report for spj_riscv_core
Wed Feb 21 21:32:34 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_hbp1:auto_generated
  6. Source assignments for spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component|altsyncram_5dm1:auto_generated
  7. Source assignments for spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated
  8. Source assignments for spj_cache_4w_v2:dm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component|altsyncram_5dm1:auto_generated
  9. Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache
 10. Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_CAM_v2:tag_mem
 11. Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem
 12. Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component
 14. Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache
 15. Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_CAM_v2:tag_mem
 16. Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem
 17. Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: Float_Add:spj_fp_add
 20. altsyncram Parameter Settings by Entity Instance
 21. Analysis & Elaboration Settings
 22. Port Connectivity Checks: "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem"
 23. Port Connectivity Checks: "spj_cache_4w_v2:dm_cache|spj_CAM_v2:tag_mem"
 24. Port Connectivity Checks: "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem"
 25. Port Connectivity Checks: "spj_cache_4w_v2:pm_cache|spj_CAM_v2:tag_mem"
 26. Port Connectivity Checks: "spj_cache_4w_v2:pm_cache"
 27. Analysis & Elaboration Messages
 28. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Feb 21 21:32:34 2024       ;
; Quartus Prime Version         ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name                 ; spj_riscv_core                              ;
; Top-level Entity Name         ; spj_riscv_core                              ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                  ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+------------------+
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |spj_riscv_core|spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem ; spj_riscv_ram1.v ;
; Altera ; RAM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |spj_riscv_core|spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem ; spj_riscv_ram1.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------+------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_hbp1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component|altsyncram_5dm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for spj_cache_4w_v2:dm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component|altsyncram_5dm1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache          ;
+-----------------------------------------+---------------------+----------------+
; Parameter Name                          ; Value               ; Type           ;
+-----------------------------------------+---------------------+----------------+
; data_width                              ; 32                  ; Signed Integer ;
; address_width                           ; 32                  ; Signed Integer ;
; word_addr_width                         ; 4                   ; Signed Integer ;
; group_addr_width                        ; 2                   ; Signed Integer ;
; tag_addr_width                          ; 26                  ; Signed Integer ;
; main_mem.altsyncram_component.init_file ; spjRISC521_rom1.mif ; String         ;
+-----------------------------------------+---------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_CAM_v2:tag_mem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                  ;
; data_width     ; 26    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem ;
+--------------------------------+---------------------+----------------------------------------+
; Parameter Name                 ; Value               ; Type                                   ;
+--------------------------------+---------------------+----------------------------------------+
; altsyncram_component.init_file ; spjRISC521_rom1.mif ; String                                 ;
+--------------------------------+---------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; spjRISC521_rom1.mif  ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_hbp1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5dm1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache     ;
+-----------------------------------------+----------------+----------------+
; Parameter Name                          ; Value          ; Type           ;
+-----------------------------------------+----------------+----------------+
; data_width                              ; 32             ; Signed Integer ;
; address_width                           ; 32             ; Signed Integer ;
; word_addr_width                         ; 4              ; Signed Integer ;
; group_addr_width                        ; 2              ; Signed Integer ;
; tag_addr_width                          ; 26             ; Signed Integer ;
; main_mem.altsyncram_component.init_file ; spj_dm_rom.mif ; String         ;
+-----------------------------------------+----------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_CAM_v2:tag_mem ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                  ;
; data_width     ; 26    ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem ;
+--------------------------------+----------------+---------------------------------------------+
; Parameter Name                 ; Value          ; Type                                        ;
+--------------------------------+----------------+---------------------------------------------+
; altsyncram_component.init_file ; spj_dm_rom.mif ; String                                      ;
+--------------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                              ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                           ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                           ;
; WIDTH_B                            ; 1                    ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                           ;
; INIT_FILE                          ; spj_dm_rom.mif       ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_71p1      ; Untyped                                                           ;
+------------------------------------+----------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spj_cache_4w_v2:dm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_5dm1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Float_Add:spj_fp_add ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; IDLE           ; 00    ; Unsigned Binary                          ;
; START          ; 01    ; Unsigned Binary                          ;
; SHIFT_MANT     ; 10    ; Unsigned Binary                          ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                ;
; Entity Instance                           ; spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 65536                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
; Entity Instance                           ; spj_cache_4w_v2:dm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 256                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; spj_riscv_core     ; spj_riscv_core     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem"                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "spj_cache_4w_v2:dm_cache|spj_CAM_v2:tag_mem" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; Hit  ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem"                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (16 bits) it drives.  The 16 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "spj_cache_4w_v2:pm_cache|spj_CAM_v2:tag_mem" ;
+------+--------+----------+----------------------------------------------+
; Port ; Type   ; Severity ; Details                                      ;
+------+--------+----------+----------------------------------------------+
; Hit  ; Output ; Info     ; Explicitly unconnected                       ;
+------+--------+----------+----------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "spj_cache_4w_v2:pm_cache" ;
+--------+-------+----------+--------------------------+
; Port   ; Type  ; Severity ; Details                  ;
+--------+-------+----------+--------------------------+
; MEM_in ; Input ; Info     ; Stuck at GND             ;
; WR     ; Input ; Info     ; Stuck at GND             ;
+--------+-------+----------+--------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Wed Feb 21 21:32:25 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file spj_fp_adder.v
    Info (12023): Found entity 1: Float_Add File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file spj_risc_core_tb.v
    Info (12023): Found entity 1: spj_ir2assembly_v File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_ir2assembly_v.v Line: 1
    Info (12023): Found entity 2: spj_risc_core_tb File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spjrisc521_ram1.v
    Info (12023): Found entity 1: spjRISC521_ram1 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spjRISC521_ram1.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file spj_riscv_core.v
    Info (12023): Found entity 1: spj_riscv_core File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 12
Info (12021): Found 1 design units, including 1 entities, in source file spj_cam_v2.v
    Info (12023): Found entity 1: spj_CAM_v2 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file spj_cache_v.v
    Info (12023): Found entity 1: spj_cache_v File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file spj_cache_4w_v2.v
    Info (12023): Found entity 1: spj_cache_4w_v2 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file spj_riscv_ram1.v
    Info (12023): Found entity 1: spj_riscv_ram1 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 39
Warning (10236): Verilog HDL Implicit Net warning at spj_fp_adder.v(38): created implicit net for "add_carry" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at spj_fp_adder.v(39): created implicit net for "sub_borrow" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 39
Info (12127): Elaborating entity "spj_riscv_core" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at spj_riscv_core.v(37): object "SP" assigned a value but never read File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 37
Warning (10036): Verilog HDL or VHDL warning at spj_riscv_core.v(49): object "TALUL" assigned a value but never read File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 49
Warning (10855): Verilog HDL warning at spj_riscv_core.v(167): initial value for variable FP should be constant File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 167
Info (12128): Elaborating entity "spj_cache_4w_v2" for hierarchy "spj_cache_4w_v2:pm_cache" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 140
Warning (10027): Verilog HDL or VHDL warning at the spj_cache_4w_v2.v(110): index expression is not wide enough to address all of the elements in the array File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 110
Info (12128): Elaborating entity "spj_CAM_v2" for hierarchy "spj_cache_4w_v2:pm_cache|spj_CAM_v2:tag_mem" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 105
Info (12128): Elaborating entity "spj_riscv_ram1" for hierarchy "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 85
Info (12130): Elaborated megafunction instantiation "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 85
Info (12133): Instantiated megafunction "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "spjRISC521_rom1.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hbp1.tdf
    Info (12023): Found entity 1: altsyncram_hbp1 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_hbp1" for hierarchy "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_hbp1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_hbp1:auto_generated|decode_dla:decode3" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_61a.tdf
    Info (12023): Found entity 1: decode_61a File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/decode_61a.tdf Line: 22
Info (12128): Elaborating entity "decode_61a" for hierarchy "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_hbp1:auto_generated|decode_61a:rden_decode" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf
    Info (12023): Found entity 1: mux_ahb File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/mux_ahb.tdf Line: 22
Info (12128): Elaborating entity "mux_ahb" for hierarchy "spj_cache_4w_v2:pm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_hbp1:auto_generated|mux_ahb:mux2" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_hbp1.tdf Line: 45
Info (12128): Elaborating entity "spj_cache_v" for hierarchy "spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 139
Info (12128): Elaborating entity "altsyncram" for hierarchy "spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v Line: 85
Info (12130): Elaborated megafunction instantiation "spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v Line: 85
Info (12133): Instantiated megafunction "spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5dm1.tdf
    Info (12023): Found entity 1: altsyncram_5dm1 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_5dm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_5dm1" for hierarchy "spj_cache_4w_v2:pm_cache|spj_cache_v:cache_mem|altsyncram:altsyncram_component|altsyncram_5dm1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "spj_cache_4w_v2" for hierarchy "spj_cache_4w_v2:dm_cache" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 151
Warning (10027): Verilog HDL or VHDL warning at the spj_cache_4w_v2.v(110): index expression is not wide enough to address all of the elements in the array File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 110
Info (12128): Elaborating entity "spj_riscv_ram1" for hierarchy "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v Line: 130
Info (12128): Elaborating entity "altsyncram" for hierarchy "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 85
Info (12130): Elaborated megafunction instantiation "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 85
Info (12133): Instantiated megafunction "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "init_file" = "spj_dm_rom.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_71p1.tdf
    Info (12023): Found entity 1: altsyncram_71p1 File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/db/altsyncram_71p1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_71p1" for hierarchy "spj_cache_4w_v2:dm_cache|spj_riscv_ram1:main_mem|altsyncram:altsyncram_component|altsyncram_71p1:auto_generated" File: c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "Float_Add" for hierarchy "Float_Add:spj_fp_add" File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v Line: 164
Warning (10240): Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable "expsub", which holds its previous value in one or more paths through the always construct File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable "abs_diff", which holds its previous value in one or more paths through the always construct File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable "X_mantissa", which holds its previous value in one or more paths through the always construct File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 63
Warning (10240): Verilog HDL Always Construct warning at spj_fp_adder.v(63): inferring latch(es) for variable "Y_mantissa", which holds its previous value in one or more paths through the always construct File: C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v Line: 63
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Wed Feb 21 21:32:34 2024
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:18


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg.


