#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008ad6b0 .scope module, "instr_fetch_test" "instr_fetch_test" 2 1;
 .timescale -9 -12;
v0000000000951050_0 .var "clk", 0 0;
v0000000000951730_0 .net "instruction_code", 31 0, L_0000000000950f10;  1 drivers
v0000000000951d70_0 .var "reset", 0 0;
S_00000000008ad840 .scope module, "I1" "instr_fetch" 2 6, 3 23 0, S_00000000008ad6b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instr_code";
v0000000000950400_0 .var "PC", 31 0;
v00000000009504a0_0 .net "clk", 0 0, v0000000000951050_0;  1 drivers
v00000000009515f0_0 .net "instr_code", 31 0, L_0000000000950f10;  alias, 1 drivers
v0000000000952630_0 .net "reset", 0 0, v0000000000951d70_0;  1 drivers
E_00000000008ec620/0 .event negedge, v00000000009502c0_0;
E_00000000008ec620/1 .event posedge, v00000000009504a0_0;
E_00000000008ec620 .event/or E_00000000008ec620/0, E_00000000008ec620/1;
S_00000000008aa780 .scope module, "i1" "instruction_memory" 3 31, 4 1 0, S_00000000008ad840;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction_code";
v00000000008ad9d0_0 .net "PC", 31 0, v0000000000950400_0;  1 drivers
v00000000009505e0_0 .net *"_s0", 7 0, L_0000000000950a10;  1 drivers
v00000000009500e0_0 .net *"_s10", 7 0, L_0000000000951cd0;  1 drivers
v000000000094fb40_0 .net *"_s12", 32 0, L_0000000000950e70;  1 drivers
L_0000000000952928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000094fbe0_0 .net *"_s15", 0 0, L_0000000000952928;  1 drivers
L_0000000000952970 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000000950540_0 .net/2u *"_s16", 32 0, L_0000000000952970;  1 drivers
v0000000000950680_0 .net *"_s18", 32 0, L_0000000000951eb0;  1 drivers
v0000000000950360_0 .net *"_s2", 32 0, L_0000000000952770;  1 drivers
v000000000094faa0_0 .net *"_s20", 7 0, L_0000000000951230;  1 drivers
v0000000000950720_0 .net *"_s22", 32 0, L_00000000009519b0;  1 drivers
L_00000000009529b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000009507c0_0 .net *"_s25", 0 0, L_00000000009529b8;  1 drivers
L_0000000000952a00 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000000000094fc80_0 .net/2u *"_s26", 32 0, L_0000000000952a00;  1 drivers
v000000000094f8c0_0 .net *"_s28", 32 0, L_0000000000950d30;  1 drivers
v000000000094fd20_0 .net *"_s30", 7 0, L_0000000000951af0;  1 drivers
v000000000094fdc0_0 .net *"_s32", 32 0, L_00000000009510f0;  1 drivers
L_0000000000952a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000094f960_0 .net *"_s35", 0 0, L_0000000000952a48;  1 drivers
L_0000000000952a90 .functor BUFT 1, C4<000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000000950180_0 .net/2u *"_s36", 32 0, L_0000000000952a90;  1 drivers
v000000000094fe60_0 .net *"_s38", 32 0, L_00000000009508d0;  1 drivers
L_0000000000952898 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000094ff00_0 .net *"_s5", 0 0, L_0000000000952898;  1 drivers
L_00000000009528e0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000000000094fa00_0 .net/2u *"_s6", 32 0, L_00000000009528e0;  1 drivers
v0000000000950220_0 .net *"_s8", 32 0, L_0000000000952310;  1 drivers
v000000000094ffa0_0 .net "instruction_code", 31 0, L_0000000000950f10;  alias, 1 drivers
v0000000000950040 .array "mem", 0 35, 7 0;
v00000000009502c0_0 .net "reset", 0 0, v0000000000951d70_0;  alias, 1 drivers
E_00000000008ec120 .event edge, v00000000009502c0_0;
L_0000000000950a10 .array/port v0000000000950040, L_0000000000952310;
L_0000000000952770 .concat [ 32 1 0 0], v0000000000950400_0, L_0000000000952898;
L_0000000000952310 .arith/sum 33, L_0000000000952770, L_00000000009528e0;
L_0000000000951cd0 .array/port v0000000000950040, L_0000000000951eb0;
L_0000000000950e70 .concat [ 32 1 0 0], v0000000000950400_0, L_0000000000952928;
L_0000000000951eb0 .arith/sum 33, L_0000000000950e70, L_0000000000952970;
L_0000000000951230 .array/port v0000000000950040, L_0000000000950d30;
L_00000000009519b0 .concat [ 32 1 0 0], v0000000000950400_0, L_00000000009529b8;
L_0000000000950d30 .arith/sum 33, L_00000000009519b0, L_0000000000952a00;
L_0000000000951af0 .array/port v0000000000950040, L_00000000009508d0;
L_00000000009510f0 .concat [ 32 1 0 0], v0000000000950400_0, L_0000000000952a48;
L_00000000009508d0 .arith/sum 33, L_00000000009510f0, L_0000000000952a90;
L_0000000000950f10 .concat [ 8 8 8 8], L_0000000000951af0, L_0000000000951230, L_0000000000951cd0, L_0000000000950a10;
    .scope S_00000000008aa780;
T_0 ;
    %wait E_00000000008ec120;
    %load/vec4 v00000000009502c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 73, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 64, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 83, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000000950040, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008ad840;
T_1 ;
    %wait E_00000000008ec620;
    %load/vec4 v0000000000952630_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000950400_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000950400_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000000000950400_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008ad6b0;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000000000951050_0;
    %inv;
    %store/vec4 v0000000000951050_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008ad6b0;
T_3 ;
    %vpi_call 2 11 "$dumpfile", "instr_mem_test.vcd" {0 0 0};
    %vpi_call 2 12 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000951d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000951050_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000951d70_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000951d70_0, 0, 1;
    %delay 45000, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "instr_mem_test.v";
    "instr_fetch.v";
    "Instr_Mem.v";
