library ieee;

use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use work.rijndael_package.all;

entity inv_mix_column is

port (state: in STD_LOGIC_VECTOR(127 downto 0);

clk: in std_logic; rst: in std_logic;
DATAOUT : out STD_LOGIC_VECTOR(127 downto 0));

end entity inv_mix_column;


architecture top_aes_RTL of inv_mix_column is

begin

process (clk) is

begin

if rst = '1' then

DATAOUT <= ( others => '0' );
elsif (clk='1' and clk'event) then
DATAOUT <= INV_MIX_COLUMN_FUNCT(state); end if;

end process;

end architecture top_aes_RTL;
 
