#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000025f9060 .scope module, "test" "test" 2 9;
 .timescale 0 0;
L_00000000025f81c0 .functor BUFZ 4, L_0000000002656a90, C4<0000>, C4<0000>, C4<0000>;
L_00000000025f8310 .functor AND 1, L_0000000002658610, L_0000000002657e90, C4<1>, C4<1>;
v00000000026548b0_0 .net *"_s11", 3 0, L_00000000025f81c0;  1 drivers
v00000000026550d0_0 .net *"_s19", 0 0, L_0000000002658750;  1 drivers
v0000000002654630_0 .net "a", 7 0, L_00000000025f7dd0;  1 drivers
v0000000002654950_0 .net "address_A", 3 0, L_00000000026569f0;  1 drivers
v00000000026543b0_0 .net "address_B", 3 0, L_0000000002656a90;  1 drivers
v0000000002654e50_0 .net "address_D", 3 0, L_0000000002656b30;  1 drivers
v00000000026549f0_0 .net "b", 7 0, L_00000000025f7ba0;  1 drivers
v0000000002654590_0 .net "bf", 7 0, v0000000002655a30_0;  1 drivers
v0000000002654b30_0 .net "bi", 7 0, v00000000025f43b0_0;  1 drivers
v00000000026546d0_0 .net "c_ALU", 1 0, L_0000000002656f90;  1 drivers
v0000000002654d10_0 .net "c_Inm", 0 0, L_0000000002656c70;  1 drivers
v0000000002654db0_0 .net "c_cond", 0 0, L_0000000002658610;  1 drivers
v0000000002654f90_0 .net "c_extend", 0 0, L_00000000025f8620;  1 drivers
v0000000002655170_0 .var "clk", 0 0;
v0000000002655350_0 .net "data", 7 0, v00000000025f4bd0_0;  1 drivers
v00000000026553f0_0 .net "inm", 7 0, L_00000000026578f0;  1 drivers
v0000000002657f30_0 .net "instruction", 15 0, L_00000000025f7900;  1 drivers
v0000000002656950_0 .net "j_offset", 7 0, L_0000000002658250;  1 drivers
v00000000026575d0_0 .net "pc_count", 7 0, v0000000002655030_0;  1 drivers
v0000000002657c10_0 .net "pc_load", 7 0, v0000000002655df0_0;  1 drivers
v0000000002657530_0 .var "reset", 0 0;
L_0000000002690088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002657fd0_0 .net "vdd", 0 0, L_0000000002690088;  1 drivers
v0000000002657170_0 .net "zero", 0 0, L_0000000002657e90;  1 drivers
L_00000000026569f0 .part L_00000000025f7900, 8, 4;
L_0000000002656a90 .part L_00000000025f7900, 4, 4;
L_0000000002656b30 .part L_00000000025f7900, 0, 4;
L_0000000002658250 .part L_00000000025f7900, 0, 8;
L_0000000002658070 .part L_00000000025f7900, 12, 4;
L_0000000002658750 .part L_00000000025f7ba0, 3, 1;
L_0000000002657490 .concat [ 1 1 1 1], L_0000000002658750, L_0000000002658750, L_0000000002658750, L_0000000002658750;
L_00000000026578f0 .concat8 [ 4 4 0 0], L_00000000025f81c0, v0000000002655990_0;
S_00000000025f91f0 .scope module, "ALU1" "ALU" 2 33, 3 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "control";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /OUTPUT 8 "out";
    .port_info 4 /OUTPUT 1 "zero";
L_00000000025f8690 .functor OR 1, L_00000000026577b0, L_0000000002657670, C4<0>, C4<0>;
L_00000000025f79e0 .functor OR 1, L_00000000025f8690, L_0000000002658390, C4<0>, C4<0>;
L_00000000025f8150 .functor OR 1, L_00000000025f79e0, L_0000000002656e50, C4<0>, C4<0>;
L_00000000025f7b30 .functor OR 1, L_00000000025f8150, L_00000000026581b0, C4<0>, C4<0>;
L_00000000025f7ac0 .functor OR 1, L_00000000025f7b30, L_0000000002657df0, C4<0>, C4<0>;
L_00000000025f7c10 .functor OR 1, L_00000000025f7ac0, L_00000000026573f0, C4<0>, C4<0>;
L_00000000025f8070 .functor OR 1, L_00000000025f7c10, L_0000000002657850, C4<0>, C4<0>;
v00000000025f39b0_0 .net *"_s1", 0 0, L_00000000026577b0;  1 drivers
v00000000025f3e10_0 .net *"_s11", 0 0, L_0000000002656e50;  1 drivers
v00000000025f32d0_0 .net *"_s12", 0 0, L_00000000025f8150;  1 drivers
v00000000025f4db0_0 .net *"_s15", 0 0, L_00000000026581b0;  1 drivers
v00000000025f4590_0 .net *"_s16", 0 0, L_00000000025f7b30;  1 drivers
v00000000025f3370_0 .net *"_s19", 0 0, L_0000000002657df0;  1 drivers
v00000000025f4a90_0 .net *"_s20", 0 0, L_00000000025f7ac0;  1 drivers
v00000000025f3410_0 .net *"_s23", 0 0, L_00000000026573f0;  1 drivers
v00000000025f4b30_0 .net *"_s24", 0 0, L_00000000025f7c10;  1 drivers
v00000000025f34b0_0 .net *"_s27", 0 0, L_0000000002657850;  1 drivers
v00000000025f4770_0 .net *"_s28", 0 0, L_00000000025f8070;  1 drivers
v00000000025f4810_0 .net *"_s3", 0 0, L_0000000002657670;  1 drivers
v00000000025f44f0_0 .net *"_s4", 0 0, L_00000000025f8690;  1 drivers
v00000000025f35f0_0 .net *"_s7", 0 0, L_0000000002658390;  1 drivers
v00000000025f3af0_0 .net *"_s8", 0 0, L_00000000025f79e0;  1 drivers
v00000000025f3eb0_0 .net "a", 7 0, L_00000000025f7dd0;  alias, 1 drivers
v00000000025f48b0_0 .net "b", 7 0, v0000000002655a30_0;  alias, 1 drivers
v00000000025f3050_0 .net "control", 1 0, L_0000000002656f90;  alias, 1 drivers
v00000000025f4bd0_0 .var "out", 7 0;
v00000000025f3b90_0 .net "zero", 0 0, L_0000000002657e90;  alias, 1 drivers
E_00000000025f1250 .event edge, v00000000025f3050_0, v00000000025f3eb0_0, v00000000025f48b0_0;
L_00000000026577b0 .part v00000000025f4bd0_0, 7, 1;
L_0000000002657670 .part v00000000025f4bd0_0, 6, 1;
L_0000000002658390 .part v00000000025f4bd0_0, 5, 1;
L_0000000002656e50 .part v00000000025f4bd0_0, 4, 1;
L_00000000026581b0 .part v00000000025f4bd0_0, 3, 1;
L_0000000002657df0 .part v00000000025f4bd0_0, 2, 1;
L_00000000026573f0 .part v00000000025f4bd0_0, 1, 1;
L_0000000002657850 .part v00000000025f4bd0_0, 0, 1;
L_0000000002657e90 .reduce/nor L_00000000025f8070;
S_00000000025e58d0 .scope module, "Decode" "Decoder" 2 31, 4 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 2 "c_ALU";
    .port_info 2 /OUTPUT 1 "c_Inm";
    .port_info 3 /OUTPUT 1 "c_extend";
    .port_info 4 /OUTPUT 1 "c_cond";
L_00000000025f8620 .functor AND 1, L_00000000026568b0, L_0000000002656d10, C4<1>, C4<1>;
v00000000025f3550_0 .net *"_s5", 0 0, L_00000000026568b0;  1 drivers
v00000000025f3c30_0 .net *"_s7", 0 0, L_0000000002656d10;  1 drivers
v00000000025f4130_0 .net "c_ALU", 1 0, L_0000000002656f90;  alias, 1 drivers
v00000000025f3cd0_0 .net "c_Inm", 0 0, L_0000000002656c70;  alias, 1 drivers
v00000000025f4310_0 .net "c_cond", 0 0, L_0000000002658610;  alias, 1 drivers
v00000000025f3d70_0 .net "c_extend", 0 0, L_00000000025f8620;  alias, 1 drivers
v00000000025f3f50_0 .net "opcode", 3 0, L_0000000002658070;  1 drivers
L_0000000002656f90 .part L_0000000002658070, 0, 2;
L_0000000002656c70 .part L_0000000002658070, 2, 1;
L_00000000026568b0 .part L_0000000002658070, 1, 1;
L_0000000002656d10 .part L_0000000002658070, 1, 1;
L_0000000002658610 .part L_0000000002658070, 3, 1;
S_00000000025e5a60 .scope module, "Inm_B" "MUX8_2x1" 2 34, 5 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v00000000025f4090_0 .net "d0", 7 0, L_00000000025f7ba0;  alias, 1 drivers
v00000000025f4450_0 .net "d1", 7 0, L_00000000026578f0;  alias, 1 drivers
v00000000025f43b0_0 .var "out", 7 0;
v00000000025f4630_0 .net "select", 0 0, L_0000000002656c70;  alias, 1 drivers
E_00000000025f13d0 .event edge, v00000000025f3cd0_0, v00000000025f4090_0, v00000000025f4450_0;
S_00000000025ddca0 .scope module, "Inst1" "Inst_Memory" 2 30, 6 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /OUTPUT 16 "data_out";
L_00000000025f7900 .functor BUFZ 16, L_0000000002657d50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000025f4950_0 .net *"_s0", 15 0, L_0000000002657d50;  1 drivers
v00000000025f4c70_0 .net *"_s2", 9 0, L_0000000002656bd0;  1 drivers
L_00000000026900d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000025f49f0_0 .net *"_s5", 1 0, L_00000000026900d0;  1 drivers
v00000000025cd250_0 .net "address", 7 0, v0000000002655030_0;  alias, 1 drivers
v00000000026552b0_0 .net "data_out", 15 0, L_00000000025f7900;  alias, 1 drivers
v0000000002655530 .array "memory", 256 0, 15 0;
L_0000000002657d50 .array/port v0000000002655530, L_0000000002656bd0;
L_0000000002656bd0 .concat [ 8 2 0 0], v0000000002655030_0, L_00000000026900d0;
S_00000000025dde30 .scope module, "PC1" "Counter" 2 29, 7 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "in";
    .port_info 4 /OUTPUT 8 "out";
v0000000002654270_0 .net "clk", 0 0, v0000000002655170_0;  1 drivers
v0000000002654130_0 .net "in", 7 0, v0000000002655df0_0;  alias, 1 drivers
v0000000002655710_0 .net "load", 0 0, L_00000000025f8310;  1 drivers
v0000000002655030_0 .var "out", 7 0;
v0000000002654090_0 .net "reset", 0 0, v0000000002657530_0;  1 drivers
E_00000000025f1490 .event posedge, v0000000002654270_0;
S_00000000025deab0 .scope module, "PC_Add" "Adder" 2 37, 8 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "out";
v0000000002655cb0_0 .net "a", 7 0, v0000000002655030_0;  alias, 1 drivers
v0000000002654a90_0 .net "b", 7 0, L_0000000002658250;  alias, 1 drivers
v0000000002655df0_0 .var "out", 7 0;
E_00000000025f2450 .event edge, v00000000025cd250_0, v0000000002654a90_0;
S_00000000025dec40 .scope module, "Reg1" "Registers" 2 32, 9 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "nclk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 4 "address_A";
    .port_info 3 /INPUT 4 "address_B";
    .port_info 4 /INPUT 4 "address_D";
    .port_info 5 /INPUT 8 "data_in";
    .port_info 6 /OUTPUT 8 "out_A";
    .port_info 7 /OUTPUT 8 "out_B";
L_00000000025f7dd0 .functor BUFZ 8, L_0000000002656db0, C4<00000000>, C4<00000000>, C4<00000000>;
L_00000000025f7ba0 .functor BUFZ 8, L_0000000002657210, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000002655f30_0 .net *"_s0", 7 0, L_0000000002656db0;  1 drivers
v00000000026544f0_0 .net *"_s10", 5 0, L_0000000002656ef0;  1 drivers
L_0000000002690160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002655490_0 .net *"_s13", 1 0, L_0000000002690160;  1 drivers
v0000000002655ad0_0 .net *"_s2", 5 0, L_0000000002657710;  1 drivers
L_0000000002690118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000002654770_0 .net *"_s5", 1 0, L_0000000002690118;  1 drivers
v0000000002654ef0_0 .net *"_s8", 7 0, L_0000000002657210;  1 drivers
v0000000002655d50_0 .net "address_A", 3 0, L_00000000026569f0;  alias, 1 drivers
v0000000002654310_0 .net "address_B", 3 0, L_0000000002656a90;  alias, 1 drivers
v00000000026555d0_0 .net "address_D", 3 0, L_0000000002656b30;  alias, 1 drivers
v0000000002655b70_0 .net "data_in", 7 0, v00000000025f4bd0_0;  alias, 1 drivers
v0000000002655210_0 .net "enable", 0 0, L_0000000002690088;  alias, 1 drivers
v0000000002654810_0 .var/i "i", 31 0;
v0000000002655c10 .array "memory", 16 0, 7 0;
v0000000002654bd0_0 .net "nclk", 0 0, v0000000002655170_0;  alias, 1 drivers
v00000000026557b0_0 .net "out_A", 7 0, L_00000000025f7dd0;  alias, 1 drivers
v0000000002655e90_0 .net "out_B", 7 0, L_00000000025f7ba0;  alias, 1 drivers
E_00000000025f2910 .event negedge, v0000000002654270_0;
L_0000000002656db0 .array/port v0000000002655c10, L_0000000002657710;
L_0000000002657710 .concat [ 4 2 0 0], L_00000000026569f0, L_0000000002690118;
L_0000000002657210 .array/port v0000000002655c10, L_0000000002656ef0;
L_0000000002656ef0 .concat [ 4 2 0 0], L_0000000002656a90, L_0000000002690160;
S_00000000025e18e0 .scope module, "cond" "MUX8_2x1" 2 36, 5 1 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 8 "d0";
    .port_info 2 /INPUT 8 "d1";
    .port_info 3 /OUTPUT 8 "out";
v0000000002655850_0 .net "d0", 7 0, v00000000025f43b0_0;  alias, 1 drivers
L_00000000026901a8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000000002654450_0 .net "d1", 7 0, L_00000000026901a8;  1 drivers
v0000000002655a30_0 .var "out", 7 0;
v0000000002655670_0 .net "select", 0 0, L_0000000002658610;  alias, 1 drivers
E_00000000025f2e90 .event edge, v00000000025f4310_0, v00000000025f43b0_0, v0000000002654450_0;
S_00000000025e1a70 .scope module, "extent" "MUX4_2x1" 2 35, 5 16 0, S_00000000025f9060;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 4 "d0";
    .port_info 2 /INPUT 4 "d1";
    .port_info 3 /OUTPUT 4 "out";
v00000000026558f0_0 .net "d0", 3 0, L_0000000002657490;  1 drivers
v0000000002654c70_0 .net "d1", 3 0, L_00000000026569f0;  alias, 1 drivers
v0000000002655990_0 .var "out", 3 0;
v00000000026541d0_0 .net "select", 0 0, L_00000000025f8620;  alias, 1 drivers
E_00000000025f2c10 .event edge, v00000000025f3d70_0, v00000000026558f0_0, v0000000002655d50_0;
    .scope S_00000000025dde30;
T_0 ;
    %wait E_00000000025f1490;
    %load/vec4 v0000000002654090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002655030_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000002655710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000002654130_0;
    %assign/vec4 v0000000002655030_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000000002655030_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000002655030_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000025dde30;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000002655030_0, 0;
    %end;
    .thread T_1;
    .scope S_00000000025ddca0;
T_2 ;
    %vpi_call 6 11 "$readmemh", "instructions.list", v0000000002655530 {0 0 0};
    %end;
    .thread T_2;
    .scope S_00000000025dec40;
T_3 ;
    %wait E_00000000025f2910;
    %load/vec4 v0000000002655210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0000000002655b70_0;
    %load/vec4 v00000000026555d0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002655c10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000025dec40;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002654810_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000000002654810_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000000002654810_0;
    %muli 2, 0, 32;
    %pad/s 8;
    %ix/getv/s 4, v0000000002654810_0;
    %store/vec4a v0000000002655c10, 4, 0;
    %load/vec4 v0000000002654810_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002654810_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_00000000025f91f0;
T_5 ;
    %wait E_00000000025f1250;
    %load/vec4 v00000000025f3050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v00000000025f3eb0_0;
    %load/vec4 v00000000025f48b0_0;
    %add;
    %store/vec4 v00000000025f4bd0_0, 0, 8;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v00000000025f3eb0_0;
    %load/vec4 v00000000025f48b0_0;
    %sub;
    %store/vec4 v00000000025f4bd0_0, 0, 8;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v00000000025f3eb0_0;
    %load/vec4 v00000000025f48b0_0;
    %and;
    %store/vec4 v00000000025f4bd0_0, 0, 8;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v00000000025f48b0_0;
    %store/vec4 v00000000025f4bd0_0, 0, 8;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000025e5a60;
T_6 ;
    %wait E_00000000025f13d0;
    %load/vec4 v00000000025f4630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v00000000025f4090_0;
    %store/vec4 v00000000025f43b0_0, 0, 8;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v00000000025f4450_0;
    %store/vec4 v00000000025f43b0_0, 0, 8;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000025e1a70;
T_7 ;
    %wait E_00000000025f2c10;
    %load/vec4 v00000000026541d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v00000000026558f0_0;
    %store/vec4 v0000000002655990_0, 0, 4;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000002654c70_0;
    %store/vec4 v0000000002655990_0, 0, 4;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000025e18e0;
T_8 ;
    %wait E_00000000025f2e90;
    %load/vec4 v0000000002655670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %jmp T_8.2;
T_8.0 ;
    %load/vec4 v0000000002655850_0;
    %store/vec4 v0000000002655a30_0, 0, 8;
    %jmp T_8.2;
T_8.1 ;
    %load/vec4 v0000000002654450_0;
    %store/vec4 v0000000002655a30_0, 0, 8;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000000025deab0;
T_9 ;
    %wait E_00000000025f2450;
    %load/vec4 v0000000002655cb0_0;
    %load/vec4 v0000000002654a90_0;
    %add;
    %store/vec4 v0000000002655df0_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000000025f9060;
T_10 ;
    %vpi_call 2 40 "$display", "PC \011Inst \011D \011A \011B \011Zero \011PCL" {0 0 0};
    %vpi_call 2 41 "$monitor", "%d \011%h \011%d \011%d \011%d \011%d \011%d", v00000000026575d0_0, v0000000002657f30_0, v0000000002655350_0, v0000000002654630_0, v0000000002654590_0, v0000000002657170_0, v0000000002657c10_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000000025f9060;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002655170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002657530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002655170_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002655170_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002657530_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000000025f9060;
T_12 ;
    %delay 200, 0;
    %vpi_call 2 53 "$finish" {0 0 0};
    %end;
    .thread T_12;
    .scope S_00000000025f9060;
T_13 ;
    %delay 5, 0;
    %load/vec4 v0000000002655170_0;
    %nor/r;
    %store/vec4 v0000000002655170_0, 0, 1;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "test.v";
    "./ALU.v";
    "./Decode.v";
    "./MUX.v";
    "./Inst_Memory.v";
    "./Program_Counter.v";
    "./Adder.v";
    "./Registers.v";
