# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../BitwiseOR.srcs/sources_1/new/BitwiseOR.vhd" \
"../../../../BitwiseOR.srcs/sim_1/new/BitwiseORSim.vhd" \

# Do not sort compile order
nosort
