// Seed: 2485525739
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1 && 1;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input tri0 id_3,
    input wire id_4
);
  wire id_6, id_7;
  wire id_8;
  module_0(
      id_8, id_6, id_6, id_6, id_7, id_7
  );
  assign id_7 = {1, id_3, 1, id_0} - 1;
endmodule
