Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jan  3 11:13:20 2019
| Host         : ASUSANTI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.055        0.000                      0                   48        0.078        0.000                      0                   48        5.375        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.875}      11.750          85.106          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.055        0.000                      0                   48        0.078        0.000                      0                   48        5.375        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.375ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 P_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[1]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 4.126ns (70.555%)  route 1.722ns (29.445%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  P_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  P_reg_reg[1]/Q
                         net (fo=1, routed)           1.722     7.452    P_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.707    11.160 r  P_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.160    P[1]
    K15                                                               r  P[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -11.160    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 P_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 4.149ns (71.263%)  route 1.673ns (28.737%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  P_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.419     5.742 r  P_reg_reg[7]/Q
                         net (fo=1, routed)           1.673     7.415    P_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.730    11.145 r  P_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.145    P[7]
    U16                                                               r  P[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 P_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[0]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 3.976ns (68.193%)  route 1.855ns (31.807%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.709     5.311    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  P_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  P_reg_reg[0]/Q
                         net (fo=1, routed)           1.855     7.622    P_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    11.142 r  P_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.142    P[0]
    H17                                                               r  P[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 P_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.817ns  (logic 4.011ns (68.955%)  route 1.806ns (31.045%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  P_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  P_reg_reg[6]/Q
                         net (fo=1, routed)           1.806     7.585    P_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    11.140 r  P_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.140    P[6]
    U17                                                               r  P[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -11.140    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 P_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[14]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 4.026ns (72.470%)  route 1.530ns (27.530%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.723     5.326    clk_IBUF_BUFG
    SLICE_X1Y59          FDRE                                         r  P_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  P_reg_reg[14]/Q
                         net (fo=1, routed)           1.530     7.311    P_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.882 r  P_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.882    P[14]
    V12                                                               r  P[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.882    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.333ns  (required time - arrival time)
  Source:                 P_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[15]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.554ns  (logic 4.025ns (72.463%)  route 1.530ns (27.537%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.724     5.327    clk_IBUF_BUFG
    SLICE_X1Y57          FDRE                                         r  P_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  P_reg_reg[15]/Q
                         net (fo=1, routed)           1.530     7.312    P_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    10.881 r  P_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.881    P[15]
    V11                                                               r  P[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.881    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 P_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[13]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 4.010ns (72.389%)  route 1.530ns (27.611%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y55          FDRE                                         r  P_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  P_reg_reg[13]/Q
                         net (fo=1, routed)           1.530     7.313    P_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    10.867 r  P_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.867    P[13]
    V14                                                               r  P[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.349ns  (required time - arrival time)
  Source:                 P_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[10]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 4.008ns (72.381%)  route 1.530ns (27.619%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.725     5.328    clk_IBUF_BUFG
    SLICE_X1Y56          FDRE                                         r  P_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  P_reg_reg[10]/Q
                         net (fo=1, routed)           1.530     7.313    P_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.866 r  P_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.866    P[10]
    U14                                                               r  P[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.866    
  -------------------------------------------------------------------
                         slack                                  0.349    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 P_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.378%)  route 1.530ns (27.622%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  P_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  P_reg_reg[5]/Q
                         net (fo=1, routed)           1.530     7.308    P_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  P_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.860    P[5]
    V17                                                               r  P[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 P_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            11.750ns  (sys_clk_pin rise@11.750ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.537ns  (logic 4.008ns (72.377%)  route 1.530ns (27.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -5.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 11.750 - 11.750 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  P_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.456     5.779 r  P_reg_reg[4]/Q
                         net (fo=1, routed)           1.530     7.308    P_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         3.552    10.860 r  P_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.860    P[4]
    R18                                                               r  P[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     11.750    11.750 r  
                         clock pessimism              0.000    11.750    
                         clock uncertainty           -0.035    11.715    
                         output delay                -0.500    11.215    
  -------------------------------------------------------------------
                         required time                         11.215    
                         arrival time                         -10.860    
  -------------------------------------------------------------------
                         slack                                  0.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Y[4]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            Y_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.524ns  (logic 1.396ns (25.276%)  route 4.127ns (74.724%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.319ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    H6                                                0.000     0.100 r  Y[4] (IN)
                         net (fo=0)                   0.000     0.100    Y[4]
    H6                   IBUF (Prop_ibuf_I_O)         1.396     1.496 r  Y_IBUF[4]_inst/O
                         net (fo=1, routed)           4.127     5.624    Y_IBUF[4]
    SLICE_X4Y83          FDRE                                         r  Y_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.716     5.319    clk_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  Y_reg_reg[4]/C
                         clock pessimism              0.000     5.319    
                         clock uncertainty            0.035     5.354    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.192     5.546    Y_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.546    
                         arrival time                           5.624    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 Y[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            Y_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 0.833ns (15.047%)  route 4.705ns (84.953%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.322ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    U8                                                0.000     0.100 r  Y[1] (IN)
                         net (fo=0)                   0.000     0.100    Y[1]
    U8                   IBUF (Prop_ibuf_I_O)         0.833     0.933 r  Y_IBUF[1]_inst/O
                         net (fo=1, routed)           4.705     5.639    Y_IBUF[1]
    SLICE_X4Y64          FDRE                                         r  Y_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.719     5.322    clk_IBUF_BUFG
    SLICE_X4Y64          FDRE                                         r  Y_reg_reg[1]/C
                         clock pessimism              0.000     5.322    
                         clock uncertainty            0.035     5.357    
    SLICE_X4Y64          FDRE (Hold_fdre_C_D)         0.192     5.549    Y_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.549    
                         arrival time                           5.639    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Y[7]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            Y_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.453ns (25.988%)  route 4.138ns (74.012%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.323ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    V10                                               0.000     0.100 r  Y[7] (IN)
                         net (fo=0)                   0.000     0.100    Y[7]
    V10                  IBUF (Prop_ibuf_I_O)         1.453     1.553 r  Y_IBUF[7]_inst/O
                         net (fo=1, routed)           4.138     5.692    Y_IBUF[7]
    SLICE_X0Y63          FDRE                                         r  Y_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.720     5.323    clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  Y_reg_reg[7]/C
                         clock pessimism              0.000     5.323    
                         clock uncertainty            0.035     5.358    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.196     5.554    Y_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.554    
                         arrival time                           5.692    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 X[1]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            X_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.247ns (11.113%)  route 1.979ns (88.887%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    L16                                               0.000     0.100 r  X[1] (IN)
                         net (fo=0)                   0.000     0.100    X[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.347 r  X_IBUF[1]_inst/O
                         net (fo=1, routed)           1.979     2.326    X_IBUF[1]
    SLICE_X0Y93          FDRE                                         r  X_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.877     2.042    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  X_reg_reg[1]/C
                         clock pessimism              0.000     2.042    
                         clock uncertainty            0.035     2.077    
    SLICE_X0Y93          FDRE (Hold_fdre_C_D)         0.070     2.147    X_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Y[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            Y_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.270ns (12.074%)  route 1.964ns (87.926%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    T13                                               0.000     0.100 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.100    Y[3]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.370 r  Y_IBUF[3]_inst/O
                         net (fo=1, routed)           1.964     2.333    Y_IBUF[3]
    SLICE_X0Y58          FDRE                                         r  Y_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.876     2.041    clk_IBUF_BUFG
    SLICE_X0Y58          FDRE                                         r  Y_reg_reg[3]/C
                         clock pessimism              0.000     2.041    
                         clock uncertainty            0.035     2.076    
    SLICE_X0Y58          FDRE (Hold_fdre_C_D)         0.070     2.146    Y_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.146    
                         arrival time                           2.333    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 X[0]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            X_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.245ns (11.005%)  route 1.985ns (88.995%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    J15                                               0.000     0.100 r  X[0] (IN)
                         net (fo=0)                   0.000     0.100    X[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.345 r  X_IBUF[0]_inst/O
                         net (fo=1, routed)           1.985     2.330    X_IBUF[0]
    SLICE_X0Y101         FDRE                                         r  X_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDRE                                         r  X_reg_reg[0]/C
                         clock pessimism              0.000     2.037    
                         clock uncertainty            0.035     2.072    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.070     2.142    X_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.330    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 X[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            X_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.253ns (11.332%)  route 1.979ns (88.668%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    M13                                               0.000     0.100 r  X[2] (IN)
                         net (fo=0)                   0.000     0.100    X[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.353 r  X_IBUF[2]_inst/O
                         net (fo=1, routed)           1.979     2.332    X_IBUF[2]
    SLICE_X0Y87          FDRE                                         r  X_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.873     2.038    clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  X_reg_reg[2]/C
                         clock pessimism              0.000     2.038    
                         clock uncertainty            0.035     2.073    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.070     2.143    X_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 X_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            P_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.184ns (31.126%)  route 0.407ns (68.874%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.604     1.523    clk_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  X_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  X_reg_reg[1]/Q
                         net (fo=16, routed)          0.407     2.071    X_reg_reg_n_0_[1]
    SLICE_X1Y106         LUT4 (Prop_lut4_I3_O)        0.043     2.114 r  P_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.114    P_next[1]
    SLICE_X1Y106         FDRE                                         r  P_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.871     2.036    clk_IBUF_BUFG
    SLICE_X1Y106         FDRE                                         r  P_reg_reg[1]/C
                         clock pessimism             -0.245     1.790    
    SLICE_X1Y106         FDRE (Hold_fdre_C_D)         0.107     1.897    P_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.114    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Y[2]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            Y_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.250ns (11.082%)  route 2.005ns (88.918%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R16                                               0.000     0.100 r  Y[2] (IN)
                         net (fo=0)                   0.000     0.100    Y[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.350 r  Y_IBUF[2]_inst/O
                         net (fo=1, routed)           2.005     2.355    Y_IBUF[2]
    SLICE_X0Y70          FDRE                                         r  Y_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.866     2.031    clk_IBUF_BUFG
    SLICE_X0Y70          FDRE                                         r  Y_reg_reg[2]/C
                         clock pessimism              0.000     2.031    
                         clock uncertainty            0.035     2.066    
    SLICE_X0Y70          FDRE (Hold_fdre_C_D)         0.070     2.136    Y_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.136    
                         arrival time                           2.355    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 X[3]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Destination:            X_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.875ns period=11.750ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.668ns  (logic 1.407ns (24.818%)  route 4.261ns (75.182%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.100ns
  Clock Path Skew:        5.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.310ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.100     0.100    
    R15                                               0.000     0.100 r  X[3] (IN)
                         net (fo=0)                   0.000     0.100    X[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.407     1.507 r  X_IBUF[3]_inst/O
                         net (fo=1, routed)           4.261     5.768    X_IBUF[3]
    SLICE_X0Y73          FDRE                                         r  X_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.707     5.310    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  X_reg_reg[3]/C
                         clock pessimism              0.000     5.310    
                         clock uncertainty            0.035     5.345    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.192     5.537    X_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.537    
                         arrival time                           5.768    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.875 }
Period(ns):         11.750
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         11.750      9.595      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y106    P_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y56     P_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y69     P_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y68     P_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y55     P_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y59     P_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y57     P_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y106    P_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         11.750      10.750     SLICE_X1Y115    P_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y67     P_reg_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X4Y64     Y_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X4Y83     Y_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y106    P_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y56     P_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y69     P_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y69     P_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y68     P_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y55     P_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y59     P_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y84     P_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y66     X_reg_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X4Y83     Y_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y106    P_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y56     P_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y69     P_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y68     P_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y55     P_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y59     P_reg_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.875       5.375      SLICE_X1Y57     P_reg_reg[15]/C



