#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Dec 20 17:20:26 2018
# Process ID: 9136
# Current directory: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1
# Command line: vivado.exe -log system_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl
# Log file: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/system_wrapper.vds
# Journal file: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0/system_optical_0.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/2017FPGA/ZYNQ_car/SmartCar_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_ultrasonic_0_0/system_ultrasonic_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_zcar_servo_v1_0_0_0/system_zcar_servo_v1_0_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_1/system_processing_system7_0_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_1/system_axi_gpio_1_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_v1_0_0_0/system_Motor_Ctrl_v1_0_0_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_v1_0_0_1/system_Motor_Ctrl_v1_0_0_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_6/system_auto_pc_6.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_5/system_auto_pc_5.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_4/system_auto_pc_4.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.xci
WARNING: [IP_Flow 19-395] Problem validating against XML schema: see 'xilinx:valuePermission' : Unexpected attribute
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_7/system_auto_pc_7.xci
add_files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 297.242 ; gain = 55.145
Command: synth_design -top system_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11196 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 396.223 ; gain = 96.285
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-638] synthesizing module 'system' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2806]
INFO: [Synth 8-638] synthesizing module 'system_Motor_Ctrl_L_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/synth/system_Motor_Ctrl_L_0.v:57]
INFO: [Synth 8-638] synthesizing module 'Motor_Ctrl_v1_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'Motor_Ctrl_v1_0_S_AXIL' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:4]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:260]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:497]
INFO: [Synth 8-638] synthesizing module 'Motor_Ctrl' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl.v:23]
INFO: [Synth 8-638] synthesizing module 'SpeedDetect' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/SpeedDetect.v:23]
INFO: [Synth 8-638] synthesizing module 'Timer' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Timer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Timer' (2#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Timer.v:23]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/div_gen_0/synth/div_gen_0.vhd:72]
INFO: [Synth 8-3491] module 'div_gen_v5_1_11' declared at 'd:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13849' bound to instance 'U0' of component 'div_gen_v5_1_11' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/div_gen_0/synth/div_gen_0.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (12#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/div_gen_0/synth/div_gen_0.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'SpeedDetect' (13#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/SpeedDetect.v:23]
INFO: [Synth 8-638] synthesizing module 'PID' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
INFO: [Synth 8-3491] module 'mult_gen_v12_0_12' declared at 'd:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21013' bound to instance 'U0' of component 'mult_gen_v12_0_12' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/mult_gen_0/synth/mult_gen_0.vhd:115]
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (18#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element I_l6_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:103]
WARNING: [Synth 8-6014] Unused sequential element I_l7_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:104]
WARNING: [Synth 8-6014] Unused sequential element I_l8_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:105]
WARNING: [Synth 8-6014] Unused sequential element I_l9_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:106]
WARNING: [Synth 8-6014] Unused sequential element I_l10_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:107]
WARNING: [Synth 8-5788] Register en1_reg in module PID is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:71]
WARNING: [Synth 8-5788] Register en2_reg in module PID is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:72]
WARNING: [Synth 8-5788] Register en3_reg in module PID is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:73]
WARNING: [Synth 8-5788] Register en4_reg in module PID is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:74]
WARNING: [Synth 8-5788] Register en5_reg in module PID is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:75]
INFO: [Synth 8-256] done synthesizing module 'PID' (19#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/PID.v:23]
INFO: [Synth 8-638] synthesizing module 'motor' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/motor.v:45]
INFO: [Synth 8-256] done synthesizing module 'motor' (20#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/motor.v:45]
INFO: [Synth 8-256] done synthesizing module 'Motor_Ctrl' (21#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl.v:23]
WARNING: [Synth 8-6014] Unused sequential element slv_reg10_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:250]
WARNING: [Synth 8-6014] Unused sequential element slv_reg15_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:255]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:238]
INFO: [Synth 8-256] done synthesizing module 'Motor_Ctrl_v1_0_S_AXIL' (22#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0_S_AXIL.v:4]
INFO: [Synth 8-256] done synthesizing module 'Motor_Ctrl_v1_0' (23#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/41e2/src/Motor_Ctrl_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_Motor_Ctrl_L_0' (24#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_L_0/synth/system_Motor_Ctrl_L_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_Motor_Ctrl_R_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_R_0/synth/system_Motor_Ctrl_R_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'system_Motor_Ctrl_R_0' (25#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_Motor_Ctrl_R_0/synth/system_Motor_Ctrl_R_0.v:57]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_0_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/synth/system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/synth/system_axi_gpio_0_0.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1194]
INFO: [Synth 8-5534] Detected attribute (* max_fanout = "10000" *) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1195]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (26#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (26#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (26#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (26#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (27#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (28#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (29#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (30#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:442]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.Read_Reg_In_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:474]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (31#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (32#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_0_0' (33#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/synth/system_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'system_axi_gpio_1_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/synth/system_axi_gpio_1_0.vhd:89]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/synth/system_axi_gpio_1_0.vhd:172]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:734]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (33#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:736]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:772]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:788]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:804]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:821]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (33#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ABus_reg_select_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:728]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (33#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (33#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'system_axi_gpio_1_0' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/synth/system_axi_gpio_1_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'system_optical_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/synth/system_optical_0.vhd:85]
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'd:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1164' bound to instance 'U0' of component 'axi_gpio' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/synth/system_optical_0.vhd:164]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized3' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized20' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized20' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[0].cs_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element MEM_DECODE_GEN[1].cs_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2004]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
WARNING: [Synth 8-6014] Unused sequential element GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2081]
INFO: [Synth 8-256] done synthesizing module 'address_decoder__parameterized0' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment__parameterized0' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif__parameterized0' (34#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'interrupt_control' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
WARNING: [Synth 8-6014] Unused sequential element trans_reg_irpts_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:613]
WARNING: [Synth 8-6014] Unused sequential element trans_lvl_irpts_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:617]
WARNING: [Synth 8-6014] Unused sequential element ip_loop_or_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:866]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_loop_or_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1132]
WARNING: [Synth 8-6014] Unused sequential element DELETE_DEV_PRIORITY_ENCODER.ipif_interrupt_or_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:1138]
INFO: [Synth 8-256] done synthesizing module 'interrupt_control' (35#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/e956/hdl/interrupt_control_v3_1_vh_rfs.vhd:259]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:399]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (35#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized1' (35#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:177]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized3' (35#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1257]
INFO: [Synth 8-256] done synthesizing module 'system_optical_0' (36#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/synth/system_optical_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (37#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (38#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'PS7' (39#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:33527]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (40#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:345]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (41#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 75 connections, but only 68 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:3249]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_axi_periph_0' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:3574]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_WKXF3L' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_incr_cmd' (42#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wrap_cmd' (43#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_cmd_translator' (44#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3279]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_wr_cmd_fsm' (45#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_aw_channel' (46#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo' (47#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized0' (47#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_b_channel' (48#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3398]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3386]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3387]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_rd_cmd_fsm' (49#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_ar_channel' (50#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized1' (50#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
WARNING: [Synth 8-6014] Unused sequential element i was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2855]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_simple_fifo__parameterized2' (50#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s_r_channel' (51#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (52#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice' (53#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized0' (53#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized1' (53#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized2' (53#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (54#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized3' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized4' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized5' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized6' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized0' (55#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_b2s' (56#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter' (57#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_0' (58#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_0_1/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_0' requires 60 connections, but only 58 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:251]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_WKXF3L' (59#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1ORP4PS' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:312]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_1' (60#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_1_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1ORP4PS' (61#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:312]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VD9O7M' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:622]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_2_1/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_2' (62#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_2_1/synth/system_auto_pc_2.v:58]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VD9O7M' (63#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:622]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_PPDLC3' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:932]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_3' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_3_1/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_3' (64#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_3_1/synth/system_auto_pc_3.v:58]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_PPDLC3' (65#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:932]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_18RU2BA' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1242]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_4' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_4_1/synth/system_auto_pc_4.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_4' (66#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_4_1/synth/system_auto_pc_4.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_4' requires 60 connections, but only 58 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1481]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_18RU2BA' (67#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1242]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_47WDK7' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1542]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_5' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_5_1/synth/system_auto_pc_5.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_5' (68#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_5_1/synth/system_auto_pc_5.v:58]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_47WDK7' (69#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1542]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_ATGYFP' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1852]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_6' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_6_1/synth/system_auto_pc_6.v:58]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_6' (70#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_6_1/synth/system_auto_pc_6.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_6' requires 60 connections, but only 58 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2091]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_ATGYFP' (71#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:1852]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_11WAABO' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2152]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_11WAABO' (72#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2152]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IK3G2O' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2410]
INFO: [Synth 8-638] synthesizing module 'system_auto_pc_7' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_7_1/synth/system_auto_pc_7.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_13_axi_protocol_converter__parameterized0' (72#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f0ae/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'system_auto_pc_7' (73#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_auto_pc_7_1/synth/system_auto_pc_7.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'system_auto_pc_7' requires 79 connections, but only 77 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2725]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IK3G2O' (74#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2410]
INFO: [Synth 8-638] synthesizing module 'system_xbar_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_xbar_0_1/synth/system_xbar_0.v:59]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_crossbar' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (75#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (76#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_decoder' (77#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (78#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43823]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl' (79#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo' (80#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
WARNING: [Synth 8-6014] Unused sequential element n_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1145]
WARNING: [Synth 8-6014] Unused sequential element carry_rr_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1146]
WARNING: [Synth 8-6014] Unused sequential element mask_rr_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1147]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_arbiter_resp' (81#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-638] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21724]
INFO: [Synth 8-256] done synthesizing module 'MUXF7' (82#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21724]
INFO: [Synth 8-638] synthesizing module 'MUXF8' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21761]
INFO: [Synth 8-256] done synthesizing module 'MUXF8' (83#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:21761]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (84#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor' (85#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (85#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f9c1/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].gen_debug_r_multi_thread.debug_r_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4344]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[0].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[1].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[2].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[3].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[4].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[5].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[6].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.gen_thread_loop[7].active_id_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4306]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_si_transactor__parameterized0' (85#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3798]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_splitter' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_splitter' (86#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4459]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_router' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized0' (86#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo' (87#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_router' (88#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4734]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized0' (88#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized1' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized7' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized8' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized8' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized9' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized9' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized10' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axic_register_slice__parameterized10' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:85]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized1' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/7e3a/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_13_axi_register_slice__parameterized1' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:791]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_ndeep_srl__parameterized1' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized1' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized0' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized2' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_12_axic_srl_fifo__parameterized2' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized1' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_wdata_mux__parameterized1' (89#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4559]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-155] case statement is not full and has no default [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3631]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_decerr_slave' (90#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3500]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_addr_arbiter' (91#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2996]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_crossbar' (92#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_14_axi_crossbar' (93#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4882]
INFO: [Synth 8-256] done synthesizing module 'system_xbar_0' (94#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_xbar_0_1/synth/system_xbar_0.v:59]
WARNING: [Synth 8-689] width (84) of port connection 'm_axi_arid' does not match port width (96) of module 'system_xbar_0' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:5398]
WARNING: [Synth 8-689] width (84) of port connection 'm_axi_awid' does not match port width (96) of module 'system_xbar_0' [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:5410]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_axi_periph_0' (95#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:3574]
WARNING: [Synth 8-350] instance 'processing_system7_0_axi_periph' of module 'system_processing_system7_0_axi_periph_0' requires 220 connections, but only 194 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:3318]
INFO: [Synth 8-638] synthesizing module 'system_rst_processing_system7_0_100M_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/synth/system_rst_processing_system7_0_100M_0.vhd:74]
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/synth/system_rst_processing_system7_0_100M_0.vhd:119]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (96#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:43657]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (96#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (97#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (98#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (99#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (100#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_processing_system7_0_100M_0' (101#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/synth/system_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'system_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:3513]
INFO: [Synth 8-638] synthesizing module 'system_ultrasonic_0_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_ultrasonic_0_0_1/synth/system_ultrasonic_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'ultrasonic_v1_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0.v:1]
INFO: [Synth 8-638] synthesizing module 'ultrasonic_v1_0_S00_AXI' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:1]
INFO: [Synth 8-638] synthesizing module 'echo' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/echo.v:23]
INFO: [Synth 8-256] done synthesizing module 'echo' (102#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/echo.v:23]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:222]
INFO: [Synth 8-155] case statement is not full and has no default [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:264]
INFO: [Synth 8-155] case statement is not full and has no default [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:274]
INFO: [Synth 8-155] case statement is not full and has no default [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:284]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:404]
INFO: [Synth 8-638] synthesizing module 'trig' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/trig.v:23]
INFO: [Synth 8-256] done synthesizing module 'trig' (103#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/trig.v:23]
WARNING: [Synth 8-387] label required on module instance [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:464]
INFO: [Synth 8-638] synthesizing module 'debounce' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (104#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic_v1_0_S00_AXI' (105#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0_S00_AXI.v:1]
INFO: [Synth 8-256] done synthesizing module 'ultrasonic_v1_0' (106#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0f93/hdl/ultrasonic_v1_0.v:1]
INFO: [Synth 8-256] done synthesizing module 'system_ultrasonic_0_0' (107#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_ultrasonic_0_0_1/synth/system_ultrasonic_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'system_xlconcat_0_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (108#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'system_xlconcat_0_0' (109#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'system_zcar_servo_v1_0_0_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_zcar_servo_v1_0_0_0_1/synth/system_zcar_servo_v1_0_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'zcar_servo_v1_0' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/zcar_servo_v1_0.v:4]
INFO: [Synth 8-638] synthesizing module 'zcar_servo_v1_0_S00_AXI' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/zcar_servo_v1_0_S00_AXI.v:4]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/zcar_servo_v1_0_S00_AXI.v:223]
INFO: [Synth 8-226] default block is never used [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/zcar_servo_v1_0_S00_AXI.v:370]
INFO: [Synth 8-638] synthesizing module 'clk_div' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/clk_div.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_div' (110#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/clk_div.v:23]
INFO: [Synth 8-638] synthesizing module 'servo' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/servo.v:23]
INFO: [Synth 8-256] done synthesizing module 'servo' (111#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/servo.v:23]
INFO: [Synth 8-256] done synthesizing module 'zcar_servo_v1_0_S00_AXI' (112#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/zcar_servo_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'zcar_servo_v1_0' (113#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cefc/zcar_servo_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_zcar_servo_v1_0_0_0' (114#1) [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_zcar_servo_v1_0_0_0_1/synth/system_zcar_servo_v1_0_0_0.v:57]
WARNING: [Synth 8-350] instance 'zcar_servo_v1_0_0' of module 'system_zcar_servo_v1_0_0_0' requires 22 connections, but only 21 given [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:3550]
INFO: [Synth 8-256] done synthesizing module 'system' (115#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system.v:2806]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (116#1) [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design zcar_servo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design zcar_servo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design zcar_servo_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design zcar_servo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design zcar_servo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design zcar_servo_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design ultrasonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design ultrasonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design ultrasonic_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design ultrasonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design ultrasonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design ultrasonic_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized3 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_13_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized1 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized1 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_14_axi_crossbar has unconnected port s_axi_wid[11]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 689.133 ; gain = 389.195
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 689.133 ; gain = 389.195
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5925 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0_1/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0_board.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_axi_gpio_1_0/system_axi_gpio_1_0.xdc] for cell 'system_i/axi_gpio_1/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0_board.xdc] for cell 'system_i/optical/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0_board.xdc] for cell 'system_i/optical/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0.xdc] for cell 'system_i/optical/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_optical_0_1/system_optical_0.xdc] for cell 'system_i/optical/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0_board.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0_1/system_rst_processing_system7_0_100M_0.xdc] for cell 'system_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/constrs_1/new/zynq_car.xdc]
Finished Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/constrs_1/new/zynq_car.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/constrs_1/new/zynq_car.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==system_processing_system7_0_1 || ORIG_REF_NAME==system_processing_system7_0_1}'. [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc:31]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==system_axi_gpio_1_1 || ORIG_REF_NAME==system_axi_gpio_1_1}'. [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc:34]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==system_Motor_Ctrl_v1_0_0_0 || ORIG_REF_NAME==system_Motor_Ctrl_v1_0_0_0}'. [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc:37]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {REF_NAME==system_Motor_Ctrl_v1_0_0_1 || ORIG_REF_NAME==system_Motor_Ctrl_v1_0_0_1}'. [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc:40]
Finished Parsing XDC File [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 981 instances were transformed.
  FDR => FDRE: 150 instances
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances
  MULT_AND => LUT2: 816 instances
  SRL16 => SRL16E: 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.130 . Memory (MB): peak = 983.277 ; gain = 0.148
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 983.277 ; gain = 683.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 983.277 ; gain = 683.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0/U0. (constraint file  D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc, line 136).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1/U0. (constraint file  D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc, line 144).
Applied set_property DONT_TOUCH = true for system_i/optical/U0. (constraint file  D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc, line 152).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0/inst. (constraint file  D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc, line 160).
Applied set_property DONT_TOUCH = true for system_i/rst_processing_system7_0_100M/U0. (constraint file  D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_L. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_L/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_R. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KI. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_PID/Mul_KP. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/Motor_Ctrl_R/inst/Motor_Ctrl_v1_0_S_AXIL_inst/U_Motor_Ctrl/U_SpeedDetector/U_diveider. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/optical. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/ultrasonic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/zcar_servo_v1_0_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 983.277 ; gain = 683.340
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'FSM_reg' in module 'Timer'
INFO: [Synth 8-5544] ROM "lock" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "clr" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "FSM_n" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'gen_axi.s_axi_rvalid_i_reg' into 'gen_axi.read_cs_reg[0:0]' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3667]
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/95b9/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4294]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:4327]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3091]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/f582/hdl/axi_crossbar_v2_1_vl_rfs.v:3086]
INFO: [Synth 8-4471] merging register 'seq_cnt_en_reg' into 'from_sys_reg' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/5db7/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:377]
INFO: [Synth 8-5545] ROM "de_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_1m" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                Counting |                              001 |                             0001
                 TimeOut |                              010 |                             0100
                    Save |                              011 |                             0010
                   Clear |                              100 |                             0011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'FSM_reg' using encoding 'sequential' in module 'Timer'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             0001 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             1000 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_12_axic_reg_srl_fifo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 983.277 ; gain = 683.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |div_gen_0                              |           2|      7741|
|2     |SpeedDetect__xdcDup__1__GC0            |           1|       717|
|3     |Motor_Ctrl__xdcDup__1__GC0             |           1|      5842|
|4     |Motor_Ctrl_v1_0_S_AXIL__xdcDup__1__GC0 |           1|      3268|
|5     |SpeedDetect__GC0                       |           1|       717|
|6     |Motor_Ctrl__GC0                        |           1|      5842|
|7     |Motor_Ctrl_v1_0_S_AXIL__GC0            |           1|      3268|
|8     |system__GC0                            |           1|     34834|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'bus2ip_reset_reg' into 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/cb07/hdl/axi_gpio_v2_0_vh_rfs.vhd:1583]
INFO: [Synth 8-4471] merging register 'AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg' into 'bus2ip_reset_reg' [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/0ba0/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2493]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '73' to '65' bits. [d:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.srcs/sources_1/bd/system/ipshared/55c0/hdl/axi_register_slice_v2_1_vl_rfs.v:318]
INFO: [Synth 8-5546] ROM "s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "nolabel_line464/de_out" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[10]' (FDC) to 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[11]' (FDC) to 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[12]' (FDC) to 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[13]' (FDC) to 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]' (FDC) to 'system_i/Motor_Ctrl_L/U_SpeedDetectori_0/U_Timer_0/Counter_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_L/U_SpeedDetectori_0/\U_Timer_0/Counter_reg[14] )
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[26]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[27]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[28]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[25]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[23]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[24]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[29]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]' (FDC) to 'system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_L/U_Motor_Ctrli_1/\U_PID/TimeCounter_reg[30] )
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv__2.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv__3.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv__4.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv__4.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv__4.
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_rresp_reg[0]' (FDRE) to 'system_i/Motor_Ctrl_L/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_L/Motor_Ctrl_v1_0_S_AXIL_insti_2/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_L/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_bresp_reg[0]' (FDRE) to 'system_i/Motor_Ctrl_L/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_L/Motor_Ctrl_v1_0_S_AXIL_insti_2/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[10]' (FDC) to 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[11]' (FDC) to 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[12]' (FDC) to 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[13]' (FDC) to 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[15]' (FDC) to 'system_i/Motor_Ctrl_R/U_SpeedDetectori_0/U_Timer_0/Counter_reg[14]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_R/U_SpeedDetectori_0/\U_Timer_0/Counter_reg[14] )
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[26]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[27]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[28]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[25]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[23]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[24]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[29]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]'
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[31]' (FDC) to 'system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/U_PID/TimeCounter_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_R/U_Motor_Ctrli_1/\U_PID/TimeCounter_reg[30] )
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv__5.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv__5.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv__5.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv__6.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv__6.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv__6.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][34]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][33]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3332] Sequential element (gLUT.gLUT_speed.iLUT/NxM_mult.stage_3_add.stage_3_pipeline.s3_add_out_reg[0][32]) is unused and will be removed from module mult_gen_v12_0_12_viv.
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_rresp_reg[0]' (FDRE) to 'system_i/Motor_Ctrl_R/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_R/Motor_Ctrl_v1_0_S_AXIL_insti_2/\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/Motor_Ctrl_R/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_bresp_reg[0]' (FDRE) to 'system_i/Motor_Ctrl_R/Motor_Ctrl_v1_0_S_AXIL_insti_2/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/Motor_Ctrl_R/Motor_Ctrl_v1_0_S_AXIL_insti_2/\axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[11]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[10]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[8]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[7]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[6]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[5]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[2]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[1]' (FDR) to 'system_i/i_0/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_gpio_0/U0/\ip2bus_data_i_D1_reg[0] )
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[5]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[15]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[17]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[18]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[19]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[21]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[23]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[24]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[25]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[27]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[29]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]' (FDRE) to 'system_i/i_0/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_gpio_0/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (ip2bus_data_i_D1_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]) is unused and will be removed from module axi_gpio.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/axi_gpio_1/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[7].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[4].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[5].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[7]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[1]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3332] Sequential element (AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[0]) is unused and will be removed from module axi_gpio__parameterized1.
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[26]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[25]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[25]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[24]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[24]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[23]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[23]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[22]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[22]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[21]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[21]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[20]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[20]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[19]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[19]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[18]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[18]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[17]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[17]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[16]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[16]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[15]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[15]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[14]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[14]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[13]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[13]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[12]'
INFO: [Synth 8-3886] merging instance 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[12]' (FDR) to 'system_i/i_0/optical/U0/ip2bus_data_i_D1_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/optical/U0/\ip2bus_data_i_D1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/optical/U0/\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Synth 8-3332] Sequential element (gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module axi_gpio__parameterized3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[4].active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[5].active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[7].active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[6].active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[0].active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[1].active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[2].active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.gen_thread_loop[3].active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_target_hot_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_target_hot_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (system_i/i_0/processing_system7_0_axi_periph/xbar/\inst/gen_samd.crossbar_samd /\gen_master_slots[8].reg_slice_mi /\b_pipe/m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/ultrasonic_0/\inst/ultrasonic_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/ultrasonic_0/\inst/ultrasonic_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/zcar_servo_v1_0_0/\inst/zcar_servo_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (system_i/i_0/zcar_servo_v1_0_0/\inst/zcar_servo_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:52 ; elapsed = 00:03:00 . Memory (MB): peak = 983.277 ; gain = 683.340
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------------------+------------+----------+
|      |RTL Partition                          |Replication |Instances |
+------+---------------------------------------+------------+----------+
|1     |div_gen_0                              |           2|      7595|
|2     |SpeedDetect__xdcDup__1__GC0            |           1|       413|
|3     |Motor_Ctrl__xdcDup__1__GC0             |           1|      4426|
|4     |Motor_Ctrl_v1_0_S_AXIL__xdcDup__1__GC0 |           1|      1220|
|5     |SpeedDetect__GC0                       |           1|       413|
|6     |Motor_Ctrl__GC0                        |           1|      4426|
|7     |Motor_Ctrl_v1_0_S_AXIL__GC0            |           1|      1220|
|8     |system__GC0                            |           1|     22068|
+------+---------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:04 ; elapsed = 00:03:13 . Memory (MB): peak = 1110.387 ; gain = 810.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:09 ; elapsed = 00:03:18 . Memory (MB): peak = 1148.969 ; gain = 849.031
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------+------------+----------+
|      |RTL Partition               |Replication |Instances |
+------+----------------------------+------------+----------+
|1     |div_gen_0                   |           2|      7595|
|2     |SpeedDetect__xdcDup__1__GC0 |           1|       413|
|3     |SpeedDetect__GC0            |           1|       413|
|4     |system__GC0                 |           1|     22068|
|5     |system_Motor_Ctrl_R_0_GT0   |           1|      5646|
|6     |system_Motor_Ctrl_L_0_GT0   |           1|      5646|
+------+----------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:23 ; elapsed = 00:03:33 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [4]. Fanout reduced from 16 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 28 to 10 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 27 to 7 by creating 3 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 43 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 39 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 24 to 12 by creating 1 replicas.
INFO: [Synth 8-5365] Flop inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1] is being inverted and renamed to inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aresetn_d_reg[1]_inv.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [0]. Fanout reduced from 20 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [1]. Fanout reduced from 19 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [2]. Fanout reduced from 18 to 7 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read [3]. Fanout reduced from 17 to 7 by creating 2 replicas.
INFO: [Common 17-14] Message 'Synth 8-4618' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:27 ; elapsed = 00:03:36 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:27 ; elapsed = 00:03:37 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:33 ; elapsed = 00:03:43 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:33 ; elapsed = 00:03:43 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:34 ; elapsed = 00:03:44 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:35 ; elapsed = 00:03:44 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BIBUF    |   130|
|2     |BUFG     |     2|
|3     |CARRY4   |   587|
|4     |LUT1     |   976|
|5     |LUT2     |  1912|
|6     |LUT3     |  3949|
|7     |LUT4     |  1719|
|8     |LUT5     |   887|
|9     |LUT6     |  1781|
|10    |MULT_AND |   816|
|11    |MUXCY    |  2448|
|12    |MUXF7    |   190|
|13    |MUXF8    |   126|
|14    |PS7      |     1|
|15    |SRL16    |     1|
|16    |SRL16E   |   186|
|17    |SRLC32E  |   341|
|18    |XORCY    |  2496|
|19    |FDCE     |   740|
|20    |FDR      |    84|
|21    |FDRE     | 14533|
|22    |FDSE     |   380|
|23    |IBUF     |     6|
|24    |IOBUF    |    14|
|25    |OBUF     |    16|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:35 ; elapsed = 00:03:44 . Memory (MB): peak = 1163.711 ; gain = 863.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 150 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:03:21 . Memory (MB): peak = 1163.711 ; gain = 569.629
Synthesis Optimization Complete : Time (s): cpu = 00:03:35 ; elapsed = 00:03:44 . Memory (MB): peak = 1163.711 ; gain = 863.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6452 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1671 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 756 instances
  FDR => FDRE: 84 instances
  IOBUF => IOBUF (IBUF, OBUFT): 14 instances
  MULT_AND => LUT2: 816 instances
  SRL16 => SRL16E: 1 instances

922 Infos, 242 Warnings, 18 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:51 ; elapsed = 00:04:03 . Memory (MB): peak = 1180.141 ; gain = 882.898
INFO: [Common 17-1381] The checkpoint 'D:/2017FPGA/ZYNQ_car/ZYNQ_car/ZYNQ_car.runs/synth_1/system_wrapper.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1180.141 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.205 . Memory (MB): peak = 1180.141 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Dec 20 17:24:46 2018...
