-------------------------------------------------------------------------------
Questa PropCheck Version 2020.2_1 linux_x86_64 27 May 2020
-------------------------------------------------------------------------------
Report Generated               : Wed Nov 12 16:10:12 2025
-------------------------------------------------------------------------------

Command-line arguments:
	-jobs 4 \ 
	-auto_constraint_off 

-------------------------------------------------------------------------------

Clock Relationships
-------------------------------------------------------------------------------
clk_i : P



Using user-specified initialization sequence:

---------------- BEGIN RESET SEQUENCE --------------

---------------- END RESET SEQUENCE ----------------


Port Constraints
-----------------------------------------------------------------------------------------
Category            Value                   Directive                          Port      
-----------------------------------------------------------------------------------------
Clock               period 100(PE@0,NE@50)  <inferred>                         clk_i     
-----------------------------------------------------------------------------------------
Reset               active_high(,free)      <inferred>,-auto_constraint_off**  rst_i     
-----------------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions (0)
-------------------------------------------------------------------------------
<no assumptions>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Active Targets (8)
-------------------------------------------------------------------------------
duv.binded.a1
duv.binded.a2
duv.binded.a3
duv.binded.a3_1
duv.binded.a4
duv.binded.a5
duv.binded.a6
duv.binded.a7
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
X Registers in Starting State
-------------------------------------------------------------------------------
  2 registers (100.0% of 2 in sequential fanin of properties)
-------------------------------------------------------------------------------
  duv.counter_s (File /media/sf_share_folder/vse/heig_vse_25/ex06_sv_assertions_elevator/code/v2/src/elevator_fsm.vhd, Line 57) "XXXX"
  duv.state_s (File /media/sf_share_folder/vse/heig_vse_25/ex06_sv_assertions_elevator/code/v2/src/elevator_fsm.vhd, Line 55) "XXX"
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Z Registers in Starting State
-------------------------------------------------------------------------------
  0 registers (0.0% of 2 in sequential fanin of properties)
-------------------------------------------------------------------------------


---------------------------------------
Formal Netlist Statistics         Count
---------------------------------------
Control Point Bits                    3
  DUT Input Bits                      3
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  0
  Modeling Bits                       0
State Bits                           60
  Counter State Bits                  4
  RAM State Bits                      0
  Register State Bits                 3
  Property State Bits                53
Logic Gates                         310
  Design Gates                       85
  Property Gates                    225
---------------------------------------


-------------------------------------------------------------------------------
Targets Proven (4)
-------------------------------------------------------------------------------
duv.binded.a2
duv.binded.a5
duv.binded.a6
duv.binded.a7
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Vacuously Proven (1)
-------------------------------------------------------------------------------
duv.binded.a1
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired (1)
-------------------------------------------------------------------------------
duv.binded.a4
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Targets Fired with Warnings (2)
-------------------------------------------------------------------------------
duv.binded.a3
duv.binded.a3_1
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Proofs
-------------------------------------------------------------------------------
<no assumptions used in proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Proofs
-------------------------------------------------------------------------------
<no assumptions used in bounded proofs>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in unsatisfiable sanity checks>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Assumptions Used in Bounded Unsatisfiable Sanity Checks
-------------------------------------------------------------------------------
<no assumptions used in bounded unsatisfiable sanity checkss>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Target Waveforms (3)
-------------------------------------------------------------------------------
  TB Time(ns) Dist  Target
-------------------------------------------------------------------------------
          100    1  duv.binded.a3
          100    1  duv.binded.a3_1
         1100   11  duv.binded.a4
-------------------------------------------------------------------------------


---------------------------------------
Target Waveforms Summary by Distance
---------------------------------------
Distance                          Count
---------------------------------------
  1 cycle                             2
 11 cycles                            1
---------------------------------------
Total                                 3
---------------------------------------


-------------------------------------------------------------------------------
Proof Radius Summary by Target
-------------------------------------------------------------------------------
<all targets either proven or fired>
-------------------------------------------------------------------------------


-------------------------------------------------------------------------------
Engine Performance
---------------------- Proofs -------------------------- Waveforms ------------
   Engine |  Safety Liveness Vacuity  Sanity |  Safety Liveness Vacuity  Sanity
-------------------------------------------------------------------------------
        0 |       1        0       0       0 |       0        0       0       0
        7 |       1        0       1       0 |       0        0       0       0
       10 |       3        0       0       0 |       3        0       7       0
-------------------------------------------------------------------------------



--------- Process Statistics ----------
Elapsed Time                       8 s
Total CPU Time                     4 s
Total Peak Memory                0.8 GB
---------- Engine Processes -----------
Average CPU Time                   1 s
Minimum CPU Utilization         12.5 %
Average Peak Memory              0.2 GB
Maximum Peak Memory              0.3 GB
Peak Cores                         4
Distinct Machines                  1
Launch Failures                    0
Unexpected Process Terminations    0
Successful Re-connections          0
---------------------------------------



----- Detailed Process Statistics -----
Elapsed Time                       8 s 
-------- Orchestration Process --------
----------- reds-vmeda:8717 -----------
CPU Time                           0 s 
Peak Memory                      0.2 GB
---------- Engine Processes -----------
----------- reds-vmeda:8729 -----------
CPU Time                           1 s 
Peak Memory                      0.1 GB
CPU Utilization                   14 % 
----------- reds-vmeda:8733 -----------
CPU Time                           1 s 
Peak Memory                      0.3 GB
CPU Utilization                   12 % 
----------- reds-vmeda:8745 -----------
CPU Time                           1 s 
Peak Memory                      0.1 GB
CPU Utilization                   14 % 
----------- reds-vmeda:8746 -----------
CPU Time                           1 s 
Peak Memory                      0.1 GB
CPU Utilization                   14 % 
---------------------------------------


---------------------------------------
Property Summary                  Count
---------------------------------------
Assumed                               0
Proven                                5
  Vacuous                             1
Inconclusive                          0
Fired                                 3
  Fired with Warning                  2
---------------------------------------
Total                                 8
---------------------------------------
