 
****************************************
Report : area
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:43:33 2021
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ss0p7v125c (File: /usr/local/synopsys/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p7v125c.db)

Number of ports:                          199
Number of nets:                          2019
Number of cells:                         1777
Number of combinational cells:           1574
Number of sequential cells:               195
Number of macros/black boxes:               0
Number of buf/inv:                        273
Number of references:                      40

Combinational area:               3271.087431
Buf/Inv area:                      391.635906
Noncombinational area:            1291.051562
Macro/Black Box area:                0.000000
Net Interconnect area:            1107.216239

Total cell area:                  4562.138993
Total area:                       5669.355233
1
