{"Source Block": ["oh/elink/hdl/etx_io.v@93:108@HdlStmProcess", "\t\t\t.fastclk\t(tx_lclk_io),\n\t\t\t.slowclk\t(tx_lclk_div4)\n\t\t\t);\n      \n   //Sample on aligned edge\n   always @ (posedge tx_lclk_io)\n     if(firstedge)\n       begin\n\t  tx_access_reg    <= tx_access & ~tx_wait;\n\t  tx_burst_reg     <= tx_burst  & ~tx_wait;   \n       end\n\n   //Pushback on wait\n   always @ (posedge tx_lclk_io)\n     if(firstedge & ~tx_wait)\n       tx_packet_reg[PW-1:0] <= tx_packet[PW-1:0];\t \n"], "Clone Blocks": [["oh/elink/hdl/etx_io.v@101:113", "\t  tx_access_reg    <= tx_access & ~tx_wait;\n\t  tx_burst_reg     <= tx_burst  & ~tx_wait;   \n       end\n\n   //Pushback on wait\n   always @ (posedge tx_lclk_io)\n     if(firstedge & ~tx_wait)\n       tx_packet_reg[PW-1:0] <= tx_packet[PW-1:0];\t \n\n   //#########################################\n   //# Transmit state machine\n   //#########################################     \n\n"]], "Diff Content": {"Delete": [[102, "\t  tx_burst_reg     <= tx_burst  & ~tx_wait;   \n"]], "Add": []}}