// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition"

// DATE "10/23/2021 18:29:58"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module cache (
	clk,
	data,
	rdoffset,
	wroffset,
	wren,
	q,
	read_q_tmp);
input 	clk;
input 	[7:0] data;
input 	[4:0] rdoffset;
input 	[4:0] wroffset;
input 	wren;
output 	[7:0] q;
output 	[255:0] read_q_tmp;

// Design Ports Information
// wroffset[0]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[1]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[2]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[3]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wroffset[4]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[4]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[5]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[6]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[7]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[0]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[1]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[2]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[3]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[4]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[5]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[6]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[8]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[9]	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[10]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[11]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[12]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[13]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[14]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[15]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[16]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[17]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[18]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[19]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[20]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[21]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[22]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[23]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[24]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[25]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[26]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[27]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[28]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[29]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[30]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[31]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[32]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[33]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[34]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[35]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[36]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[37]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[38]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[39]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[40]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[41]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[42]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[43]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[44]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[45]	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[46]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[47]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[48]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[49]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[50]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[51]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[52]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[53]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[54]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[55]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[56]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[57]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[58]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[59]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[60]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[61]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[62]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[63]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[64]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[65]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[66]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[67]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[68]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[69]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[70]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[71]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[72]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[73]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[74]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[75]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[76]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[77]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[78]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[79]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[80]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[81]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[82]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[83]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[84]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[85]	=>  Location: PIN_AD1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[86]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[87]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[88]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[89]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[90]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[91]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[92]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[93]	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[94]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[95]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[96]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[97]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[98]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[99]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[100]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[101]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[102]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[103]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[104]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[105]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[106]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[107]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[108]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[109]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[110]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[111]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[112]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[113]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[114]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[115]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[116]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[117]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[118]	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[119]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[120]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[121]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[122]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[123]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[124]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[125]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[126]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[127]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[128]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[129]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[130]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[131]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[132]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[133]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[134]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[135]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[136]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[137]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[138]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[139]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[140]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[141]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[142]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[143]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[144]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[145]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[146]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[147]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[148]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[149]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[150]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[151]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[152]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[153]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[154]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[155]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[156]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[157]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[158]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[159]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[160]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[161]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[162]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[163]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[164]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[165]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[166]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[167]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[168]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[169]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[170]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[171]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[172]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[173]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[174]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[175]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[176]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[177]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[178]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[179]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[180]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[181]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[182]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[183]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[184]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[185]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[186]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[187]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[188]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[189]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[190]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[191]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[192]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[193]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[194]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[195]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[196]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[197]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[198]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[199]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[200]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[201]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[202]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[203]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[204]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[205]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[206]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[207]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[208]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[209]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[210]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[211]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[212]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[213]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[214]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[215]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[216]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[217]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[218]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[219]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[220]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[221]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[222]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[223]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[224]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[225]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[226]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[227]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[228]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[229]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[230]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[231]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[232]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[233]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[234]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[235]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[236]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[237]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[238]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[239]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[240]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[241]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[242]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[243]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[244]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[245]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[246]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[247]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[248]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[249]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[250]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[251]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[252]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[253]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[254]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read_q_tmp[255]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[2]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[3]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[1]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[0]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdoffset[4]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wren	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[4]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[5]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[6]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[7]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \wroffset[0]~input_o ;
wire \wroffset[1]~input_o ;
wire \wroffset[2]~input_o ;
wire \wroffset[3]~input_o ;
wire \wroffset[4]~input_o ;
wire \q[0]~output_o ;
wire \q[1]~output_o ;
wire \q[2]~output_o ;
wire \q[3]~output_o ;
wire \q[4]~output_o ;
wire \q[5]~output_o ;
wire \q[6]~output_o ;
wire \q[7]~output_o ;
wire \read_q_tmp[0]~output_o ;
wire \read_q_tmp[1]~output_o ;
wire \read_q_tmp[2]~output_o ;
wire \read_q_tmp[3]~output_o ;
wire \read_q_tmp[4]~output_o ;
wire \read_q_tmp[5]~output_o ;
wire \read_q_tmp[6]~output_o ;
wire \read_q_tmp[7]~output_o ;
wire \read_q_tmp[8]~output_o ;
wire \read_q_tmp[9]~output_o ;
wire \read_q_tmp[10]~output_o ;
wire \read_q_tmp[11]~output_o ;
wire \read_q_tmp[12]~output_o ;
wire \read_q_tmp[13]~output_o ;
wire \read_q_tmp[14]~output_o ;
wire \read_q_tmp[15]~output_o ;
wire \read_q_tmp[16]~output_o ;
wire \read_q_tmp[17]~output_o ;
wire \read_q_tmp[18]~output_o ;
wire \read_q_tmp[19]~output_o ;
wire \read_q_tmp[20]~output_o ;
wire \read_q_tmp[21]~output_o ;
wire \read_q_tmp[22]~output_o ;
wire \read_q_tmp[23]~output_o ;
wire \read_q_tmp[24]~output_o ;
wire \read_q_tmp[25]~output_o ;
wire \read_q_tmp[26]~output_o ;
wire \read_q_tmp[27]~output_o ;
wire \read_q_tmp[28]~output_o ;
wire \read_q_tmp[29]~output_o ;
wire \read_q_tmp[30]~output_o ;
wire \read_q_tmp[31]~output_o ;
wire \read_q_tmp[32]~output_o ;
wire \read_q_tmp[33]~output_o ;
wire \read_q_tmp[34]~output_o ;
wire \read_q_tmp[35]~output_o ;
wire \read_q_tmp[36]~output_o ;
wire \read_q_tmp[37]~output_o ;
wire \read_q_tmp[38]~output_o ;
wire \read_q_tmp[39]~output_o ;
wire \read_q_tmp[40]~output_o ;
wire \read_q_tmp[41]~output_o ;
wire \read_q_tmp[42]~output_o ;
wire \read_q_tmp[43]~output_o ;
wire \read_q_tmp[44]~output_o ;
wire \read_q_tmp[45]~output_o ;
wire \read_q_tmp[46]~output_o ;
wire \read_q_tmp[47]~output_o ;
wire \read_q_tmp[48]~output_o ;
wire \read_q_tmp[49]~output_o ;
wire \read_q_tmp[50]~output_o ;
wire \read_q_tmp[51]~output_o ;
wire \read_q_tmp[52]~output_o ;
wire \read_q_tmp[53]~output_o ;
wire \read_q_tmp[54]~output_o ;
wire \read_q_tmp[55]~output_o ;
wire \read_q_tmp[56]~output_o ;
wire \read_q_tmp[57]~output_o ;
wire \read_q_tmp[58]~output_o ;
wire \read_q_tmp[59]~output_o ;
wire \read_q_tmp[60]~output_o ;
wire \read_q_tmp[61]~output_o ;
wire \read_q_tmp[62]~output_o ;
wire \read_q_tmp[63]~output_o ;
wire \read_q_tmp[64]~output_o ;
wire \read_q_tmp[65]~output_o ;
wire \read_q_tmp[66]~output_o ;
wire \read_q_tmp[67]~output_o ;
wire \read_q_tmp[68]~output_o ;
wire \read_q_tmp[69]~output_o ;
wire \read_q_tmp[70]~output_o ;
wire \read_q_tmp[71]~output_o ;
wire \read_q_tmp[72]~output_o ;
wire \read_q_tmp[73]~output_o ;
wire \read_q_tmp[74]~output_o ;
wire \read_q_tmp[75]~output_o ;
wire \read_q_tmp[76]~output_o ;
wire \read_q_tmp[77]~output_o ;
wire \read_q_tmp[78]~output_o ;
wire \read_q_tmp[79]~output_o ;
wire \read_q_tmp[80]~output_o ;
wire \read_q_tmp[81]~output_o ;
wire \read_q_tmp[82]~output_o ;
wire \read_q_tmp[83]~output_o ;
wire \read_q_tmp[84]~output_o ;
wire \read_q_tmp[85]~output_o ;
wire \read_q_tmp[86]~output_o ;
wire \read_q_tmp[87]~output_o ;
wire \read_q_tmp[88]~output_o ;
wire \read_q_tmp[89]~output_o ;
wire \read_q_tmp[90]~output_o ;
wire \read_q_tmp[91]~output_o ;
wire \read_q_tmp[92]~output_o ;
wire \read_q_tmp[93]~output_o ;
wire \read_q_tmp[94]~output_o ;
wire \read_q_tmp[95]~output_o ;
wire \read_q_tmp[96]~output_o ;
wire \read_q_tmp[97]~output_o ;
wire \read_q_tmp[98]~output_o ;
wire \read_q_tmp[99]~output_o ;
wire \read_q_tmp[100]~output_o ;
wire \read_q_tmp[101]~output_o ;
wire \read_q_tmp[102]~output_o ;
wire \read_q_tmp[103]~output_o ;
wire \read_q_tmp[104]~output_o ;
wire \read_q_tmp[105]~output_o ;
wire \read_q_tmp[106]~output_o ;
wire \read_q_tmp[107]~output_o ;
wire \read_q_tmp[108]~output_o ;
wire \read_q_tmp[109]~output_o ;
wire \read_q_tmp[110]~output_o ;
wire \read_q_tmp[111]~output_o ;
wire \read_q_tmp[112]~output_o ;
wire \read_q_tmp[113]~output_o ;
wire \read_q_tmp[114]~output_o ;
wire \read_q_tmp[115]~output_o ;
wire \read_q_tmp[116]~output_o ;
wire \read_q_tmp[117]~output_o ;
wire \read_q_tmp[118]~output_o ;
wire \read_q_tmp[119]~output_o ;
wire \read_q_tmp[120]~output_o ;
wire \read_q_tmp[121]~output_o ;
wire \read_q_tmp[122]~output_o ;
wire \read_q_tmp[123]~output_o ;
wire \read_q_tmp[124]~output_o ;
wire \read_q_tmp[125]~output_o ;
wire \read_q_tmp[126]~output_o ;
wire \read_q_tmp[127]~output_o ;
wire \read_q_tmp[128]~output_o ;
wire \read_q_tmp[129]~output_o ;
wire \read_q_tmp[130]~output_o ;
wire \read_q_tmp[131]~output_o ;
wire \read_q_tmp[132]~output_o ;
wire \read_q_tmp[133]~output_o ;
wire \read_q_tmp[134]~output_o ;
wire \read_q_tmp[135]~output_o ;
wire \read_q_tmp[136]~output_o ;
wire \read_q_tmp[137]~output_o ;
wire \read_q_tmp[138]~output_o ;
wire \read_q_tmp[139]~output_o ;
wire \read_q_tmp[140]~output_o ;
wire \read_q_tmp[141]~output_o ;
wire \read_q_tmp[142]~output_o ;
wire \read_q_tmp[143]~output_o ;
wire \read_q_tmp[144]~output_o ;
wire \read_q_tmp[145]~output_o ;
wire \read_q_tmp[146]~output_o ;
wire \read_q_tmp[147]~output_o ;
wire \read_q_tmp[148]~output_o ;
wire \read_q_tmp[149]~output_o ;
wire \read_q_tmp[150]~output_o ;
wire \read_q_tmp[151]~output_o ;
wire \read_q_tmp[152]~output_o ;
wire \read_q_tmp[153]~output_o ;
wire \read_q_tmp[154]~output_o ;
wire \read_q_tmp[155]~output_o ;
wire \read_q_tmp[156]~output_o ;
wire \read_q_tmp[157]~output_o ;
wire \read_q_tmp[158]~output_o ;
wire \read_q_tmp[159]~output_o ;
wire \read_q_tmp[160]~output_o ;
wire \read_q_tmp[161]~output_o ;
wire \read_q_tmp[162]~output_o ;
wire \read_q_tmp[163]~output_o ;
wire \read_q_tmp[164]~output_o ;
wire \read_q_tmp[165]~output_o ;
wire \read_q_tmp[166]~output_o ;
wire \read_q_tmp[167]~output_o ;
wire \read_q_tmp[168]~output_o ;
wire \read_q_tmp[169]~output_o ;
wire \read_q_tmp[170]~output_o ;
wire \read_q_tmp[171]~output_o ;
wire \read_q_tmp[172]~output_o ;
wire \read_q_tmp[173]~output_o ;
wire \read_q_tmp[174]~output_o ;
wire \read_q_tmp[175]~output_o ;
wire \read_q_tmp[176]~output_o ;
wire \read_q_tmp[177]~output_o ;
wire \read_q_tmp[178]~output_o ;
wire \read_q_tmp[179]~output_o ;
wire \read_q_tmp[180]~output_o ;
wire \read_q_tmp[181]~output_o ;
wire \read_q_tmp[182]~output_o ;
wire \read_q_tmp[183]~output_o ;
wire \read_q_tmp[184]~output_o ;
wire \read_q_tmp[185]~output_o ;
wire \read_q_tmp[186]~output_o ;
wire \read_q_tmp[187]~output_o ;
wire \read_q_tmp[188]~output_o ;
wire \read_q_tmp[189]~output_o ;
wire \read_q_tmp[190]~output_o ;
wire \read_q_tmp[191]~output_o ;
wire \read_q_tmp[192]~output_o ;
wire \read_q_tmp[193]~output_o ;
wire \read_q_tmp[194]~output_o ;
wire \read_q_tmp[195]~output_o ;
wire \read_q_tmp[196]~output_o ;
wire \read_q_tmp[197]~output_o ;
wire \read_q_tmp[198]~output_o ;
wire \read_q_tmp[199]~output_o ;
wire \read_q_tmp[200]~output_o ;
wire \read_q_tmp[201]~output_o ;
wire \read_q_tmp[202]~output_o ;
wire \read_q_tmp[203]~output_o ;
wire \read_q_tmp[204]~output_o ;
wire \read_q_tmp[205]~output_o ;
wire \read_q_tmp[206]~output_o ;
wire \read_q_tmp[207]~output_o ;
wire \read_q_tmp[208]~output_o ;
wire \read_q_tmp[209]~output_o ;
wire \read_q_tmp[210]~output_o ;
wire \read_q_tmp[211]~output_o ;
wire \read_q_tmp[212]~output_o ;
wire \read_q_tmp[213]~output_o ;
wire \read_q_tmp[214]~output_o ;
wire \read_q_tmp[215]~output_o ;
wire \read_q_tmp[216]~output_o ;
wire \read_q_tmp[217]~output_o ;
wire \read_q_tmp[218]~output_o ;
wire \read_q_tmp[219]~output_o ;
wire \read_q_tmp[220]~output_o ;
wire \read_q_tmp[221]~output_o ;
wire \read_q_tmp[222]~output_o ;
wire \read_q_tmp[223]~output_o ;
wire \read_q_tmp[224]~output_o ;
wire \read_q_tmp[225]~output_o ;
wire \read_q_tmp[226]~output_o ;
wire \read_q_tmp[227]~output_o ;
wire \read_q_tmp[228]~output_o ;
wire \read_q_tmp[229]~output_o ;
wire \read_q_tmp[230]~output_o ;
wire \read_q_tmp[231]~output_o ;
wire \read_q_tmp[232]~output_o ;
wire \read_q_tmp[233]~output_o ;
wire \read_q_tmp[234]~output_o ;
wire \read_q_tmp[235]~output_o ;
wire \read_q_tmp[236]~output_o ;
wire \read_q_tmp[237]~output_o ;
wire \read_q_tmp[238]~output_o ;
wire \read_q_tmp[239]~output_o ;
wire \read_q_tmp[240]~output_o ;
wire \read_q_tmp[241]~output_o ;
wire \read_q_tmp[242]~output_o ;
wire \read_q_tmp[243]~output_o ;
wire \read_q_tmp[244]~output_o ;
wire \read_q_tmp[245]~output_o ;
wire \read_q_tmp[246]~output_o ;
wire \read_q_tmp[247]~output_o ;
wire \read_q_tmp[248]~output_o ;
wire \read_q_tmp[249]~output_o ;
wire \read_q_tmp[250]~output_o ;
wire \read_q_tmp[251]~output_o ;
wire \read_q_tmp[252]~output_o ;
wire \read_q_tmp[253]~output_o ;
wire \read_q_tmp[254]~output_o ;
wire \read_q_tmp[255]~output_o ;
wire \rdoffset[4]~input_o ;
wire \wren~input_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \data[0]~input_o ;
wire \~GND~combout ;
wire \data[1]~input_o ;
wire \rdoffset[2]~input_o ;
wire \rdoffset[3]~input_o ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \rdoffset[0]~input_o ;
wire \Mux7~4_combout ;
wire \Mux7~5_combout ;
wire \Mux7~2_combout ;
wire \Mux7~3_combout ;
wire \rdoffset[1]~input_o ;
wire \Mux7~6_combout ;
wire \Mux7~7_combout ;
wire \Mux7~8_combout ;
wire \Mux7~9_combout ;
wire \Mux7~17_combout ;
wire \Mux7~18_combout ;
wire \Mux7~12_combout ;
wire \Mux7~13_combout ;
wire \Mux7~14_combout ;
wire \Mux7~15_combout ;
wire \Mux7~16_combout ;
wire \Mux7~10_combout ;
wire \Mux7~11_combout ;
wire \Mux7~19_combout ;
wire \Mux7~20_combout ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \Mux6~17_combout ;
wire \Mux6~18_combout ;
wire \Mux6~12_combout ;
wire \Mux6~13_combout ;
wire \Mux6~14_combout ;
wire \Mux6~15_combout ;
wire \Mux6~16_combout ;
wire \Mux6~10_combout ;
wire \Mux6~11_combout ;
wire \Mux6~19_combout ;
wire \Mux6~4_combout ;
wire \Mux6~5_combout ;
wire \Mux6~2_combout ;
wire \Mux6~3_combout ;
wire \Mux6~6_combout ;
wire \Mux6~7_combout ;
wire \Mux6~8_combout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \Mux6~9_combout ;
wire \Mux6~20_combout ;
wire \Mux5~7_combout ;
wire \Mux5~8_combout ;
wire \Mux5~4_combout ;
wire \Mux5~5_combout ;
wire \Mux5~2_combout ;
wire \Mux5~3_combout ;
wire \Mux5~6_combout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \Mux5~9_combout ;
wire \Mux5~17_combout ;
wire \Mux5~18_combout ;
wire \Mux5~10_combout ;
wire \Mux5~11_combout ;
wire \Mux5~12_combout ;
wire \Mux5~13_combout ;
wire \Mux5~14_combout ;
wire \Mux5~15_combout ;
wire \Mux5~16_combout ;
wire \Mux5~19_combout ;
wire \Mux5~20_combout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \data[4]~input_o ;
wire \data[5]~input_o ;
wire \Mux4~7_combout ;
wire \Mux4~8_combout ;
wire \Mux4~2_combout ;
wire \Mux4~3_combout ;
wire \Mux4~4_combout ;
wire \Mux4~5_combout ;
wire \Mux4~6_combout ;
wire \Mux4~9_combout ;
wire \Mux4~10_combout ;
wire \Mux4~11_combout ;
wire \Mux4~12_combout ;
wire \Mux4~13_combout ;
wire \Mux4~14_combout ;
wire \Mux4~15_combout ;
wire \Mux4~16_combout ;
wire \Mux4~17_combout ;
wire \Mux4~18_combout ;
wire \Mux4~19_combout ;
wire \Mux4~20_combout ;
wire \Mux3~12_combout ;
wire \Mux3~13_combout ;
wire \Mux3~14_combout ;
wire \Mux3~15_combout ;
wire \Mux3~16_combout ;
wire \Mux3~17_combout ;
wire \Mux3~18_combout ;
wire \Mux3~10_combout ;
wire \Mux3~11_combout ;
wire \Mux3~19_combout ;
wire \Mux3~0_combout ;
wire \Mux3~1_combout ;
wire \Mux3~7_combout ;
wire \Mux3~8_combout ;
wire \Mux3~4_combout ;
wire \Mux3~5_combout ;
wire \Mux3~2_combout ;
wire \Mux3~3_combout ;
wire \Mux3~6_combout ;
wire \Mux3~9_combout ;
wire \Mux3~20_combout ;
wire \Mux2~2_combout ;
wire \Mux2~3_combout ;
wire \Mux2~4_combout ;
wire \Mux2~5_combout ;
wire \Mux2~6_combout ;
wire \Mux2~7_combout ;
wire \Mux2~8_combout ;
wire \Mux2~0_combout ;
wire \Mux2~1_combout ;
wire \Mux2~9_combout ;
wire \data[6]~input_o ;
wire \data[7]~input_o ;
wire \Mux2~12_combout ;
wire \Mux2~13_combout ;
wire \Mux2~14_combout ;
wire \Mux2~15_combout ;
wire \Mux2~16_combout ;
wire \Mux2~10_combout ;
wire \Mux2~11_combout ;
wire \Mux2~17_combout ;
wire \Mux2~18_combout ;
wire \Mux2~19_combout ;
wire \Mux2~20_combout ;
wire \Mux1~7_combout ;
wire \Mux1~8_combout ;
wire \Mux1~4_combout ;
wire \Mux1~5_combout ;
wire \Mux1~2_combout ;
wire \Mux1~3_combout ;
wire \Mux1~6_combout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \Mux1~9_combout ;
wire \Mux1~12_combout ;
wire \Mux1~13_combout ;
wire \Mux1~14_combout ;
wire \Mux1~15_combout ;
wire \Mux1~16_combout ;
wire \Mux1~17_combout ;
wire \Mux1~18_combout ;
wire \Mux1~10_combout ;
wire \Mux1~11_combout ;
wire \Mux1~19_combout ;
wire \Mux1~20_combout ;
wire \Mux0~17_combout ;
wire \Mux0~18_combout ;
wire \Mux0~12_combout ;
wire \Mux0~13_combout ;
wire \Mux0~14_combout ;
wire \Mux0~15_combout ;
wire \Mux0~16_combout ;
wire \Mux0~10_combout ;
wire \Mux0~11_combout ;
wire \Mux0~19_combout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \Mux0~7_combout ;
wire \Mux0~8_combout ;
wire \Mux0~2_combout ;
wire \Mux0~3_combout ;
wire \Mux0~4_combout ;
wire \Mux0~5_combout ;
wire \Mux0~6_combout ;
wire \Mux0~9_combout ;
wire \Mux0~20_combout ;
wire [255:0] \r|altsyncram_component|auto_generated|q_b ;

wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [35:0] \r|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;

assign \r|altsyncram_component|auto_generated|q_b [0] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [1] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [8] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [9] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [16] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [17] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [24] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [32] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [33] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [40] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [48] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [56] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [64] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [72] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [80] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [88] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [96] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [104] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [112] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [120] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [128] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [136] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [144] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [152] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [160] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [168] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [176] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [184] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [192] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [200] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [208] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [216] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [224] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [232] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [240] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [248] = \r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [42] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [50] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [58] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [66] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [74] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [82] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [90] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [98] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [106] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [114] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [122] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [130] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [138] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [139] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [146] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [147] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [154] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [162] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [170] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [171] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [178] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [179] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [186] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [194] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [195] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [202] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [203] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [210] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [211] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [218] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [226] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [234] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [235] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [242] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [243] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [250] = \r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [2] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [10] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [11] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [18] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [19] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [25] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [26] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [34] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [35] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [41] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [49] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [57] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [65] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [73] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [81] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [89] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [97] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [105] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [113] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [121] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [129] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [137] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [145] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [153] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [161] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [169] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [177] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [185] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [193] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [201] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [209] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [217] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [225] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [233] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [241] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [249] = \r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [3] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [4] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [12] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [13] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [20] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [27] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [28] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [36] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [37] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [43] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [51] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [59] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [67] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [75] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [83] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [91] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [99] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [107] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [115] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [123] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [131] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [140] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [148] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [155] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [163] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [164] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [172] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [180] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [187] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [204] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [212] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [219] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [227] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [236] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [244] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [251] = \r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [44] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [45] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [52] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [53] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [60] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [68] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [76] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [84] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [92] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [100] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [108] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [116] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [124] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [132] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [133] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [141] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [149] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [156] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [157] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [165] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [173] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [181] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [188] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [189] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [196] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [197] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [205] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [213] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [220] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [221] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [228] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [229] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [237] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [245] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [252] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [253] = \r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [5] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [6] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [14] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [21] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [22] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [29] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [30] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [38] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [39] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [61] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [69] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [77] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [78] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [85] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [86] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [93] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [101] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [109] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [117] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [125] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [134] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [142] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [150] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [158] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [166] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [174] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [182] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [190] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [198] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [206] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [214] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [222] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [230] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [238] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [246] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [254] = \r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [46] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [47] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [54] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [55] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [3];
assign \r|altsyncram_component|auto_generated|q_b [62] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [4];
assign \r|altsyncram_component|auto_generated|q_b [63] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [5];
assign \r|altsyncram_component|auto_generated|q_b [70] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [6];
assign \r|altsyncram_component|auto_generated|q_b [71] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [7];
assign \r|altsyncram_component|auto_generated|q_b [79] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [8];
assign \r|altsyncram_component|auto_generated|q_b [87] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [9];
assign \r|altsyncram_component|auto_generated|q_b [94] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [10];
assign \r|altsyncram_component|auto_generated|q_b [95] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [11];
assign \r|altsyncram_component|auto_generated|q_b [102] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [12];
assign \r|altsyncram_component|auto_generated|q_b [103] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [13];
assign \r|altsyncram_component|auto_generated|q_b [110] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [14];
assign \r|altsyncram_component|auto_generated|q_b [111] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [15];
assign \r|altsyncram_component|auto_generated|q_b [118] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [16];
assign \r|altsyncram_component|auto_generated|q_b [119] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [17];
assign \r|altsyncram_component|auto_generated|q_b [126] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [18];
assign \r|altsyncram_component|auto_generated|q_b [127] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [19];
assign \r|altsyncram_component|auto_generated|q_b [135] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [20];
assign \r|altsyncram_component|auto_generated|q_b [143] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [21];
assign \r|altsyncram_component|auto_generated|q_b [151] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [22];
assign \r|altsyncram_component|auto_generated|q_b [159] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [23];
assign \r|altsyncram_component|auto_generated|q_b [167] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [24];
assign \r|altsyncram_component|auto_generated|q_b [175] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [25];
assign \r|altsyncram_component|auto_generated|q_b [183] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [26];
assign \r|altsyncram_component|auto_generated|q_b [191] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [27];
assign \r|altsyncram_component|auto_generated|q_b [199] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [28];
assign \r|altsyncram_component|auto_generated|q_b [207] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [29];
assign \r|altsyncram_component|auto_generated|q_b [215] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [30];
assign \r|altsyncram_component|auto_generated|q_b [223] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [31];
assign \r|altsyncram_component|auto_generated|q_b [231] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [32];
assign \r|altsyncram_component|auto_generated|q_b [239] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [33];
assign \r|altsyncram_component|auto_generated|q_b [247] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [34];
assign \r|altsyncram_component|auto_generated|q_b [255] = \r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [35];

assign \r|altsyncram_component|auto_generated|q_b [7] = \r|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \r|altsyncram_component|auto_generated|q_b [15] = \r|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];
assign \r|altsyncram_component|auto_generated|q_b [23] = \r|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [2];
assign \r|altsyncram_component|auto_generated|q_b [31] = \r|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [3];

hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \q[0]~output (
	.i(\Mux7~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N16
cycloneive_io_obuf \q[1]~output (
	.i(\Mux6~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \q[2]~output (
	.i(\Mux5~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \q[3]~output (
	.i(\Mux4~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \q[4]~output (
	.i(\Mux3~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[4]~output .bus_hold = "false";
defparam \q[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \q[5]~output (
	.i(\Mux2~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[5]~output .bus_hold = "false";
defparam \q[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \q[6]~output (
	.i(\Mux1~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[6]~output .bus_hold = "false";
defparam \q[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N2
cycloneive_io_obuf \q[7]~output (
	.i(\Mux0~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\q[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \q[7]~output .bus_hold = "false";
defparam \q[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \read_q_tmp[0]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[0]~output .bus_hold = "false";
defparam \read_q_tmp[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \read_q_tmp[1]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[1]~output .bus_hold = "false";
defparam \read_q_tmp[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \read_q_tmp[2]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[2]~output .bus_hold = "false";
defparam \read_q_tmp[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N23
cycloneive_io_obuf \read_q_tmp[3]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[3]~output .bus_hold = "false";
defparam \read_q_tmp[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \read_q_tmp[4]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[4]~output .bus_hold = "false";
defparam \read_q_tmp[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N23
cycloneive_io_obuf \read_q_tmp[5]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[5]~output .bus_hold = "false";
defparam \read_q_tmp[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \read_q_tmp[6]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[6]~output .bus_hold = "false";
defparam \read_q_tmp[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \read_q_tmp[7]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[7]~output .bus_hold = "false";
defparam \read_q_tmp[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \read_q_tmp[8]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[8]~output .bus_hold = "false";
defparam \read_q_tmp[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N16
cycloneive_io_obuf \read_q_tmp[9]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[9]~output .bus_hold = "false";
defparam \read_q_tmp[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \read_q_tmp[10]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[10]~output .bus_hold = "false";
defparam \read_q_tmp[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \read_q_tmp[11]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[11]~output .bus_hold = "false";
defparam \read_q_tmp[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \read_q_tmp[12]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[12]~output .bus_hold = "false";
defparam \read_q_tmp[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \read_q_tmp[13]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[13]~output .bus_hold = "false";
defparam \read_q_tmp[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \read_q_tmp[14]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[14]~output .bus_hold = "false";
defparam \read_q_tmp[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \read_q_tmp[15]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[15]~output .bus_hold = "false";
defparam \read_q_tmp[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \read_q_tmp[16]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[16]~output .bus_hold = "false";
defparam \read_q_tmp[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \read_q_tmp[17]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[17]~output .bus_hold = "false";
defparam \read_q_tmp[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \read_q_tmp[18]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[18]~output .bus_hold = "false";
defparam \read_q_tmp[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \read_q_tmp[19]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[19]~output .bus_hold = "false";
defparam \read_q_tmp[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y59_N16
cycloneive_io_obuf \read_q_tmp[20]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[20]~output .bus_hold = "false";
defparam \read_q_tmp[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \read_q_tmp[21]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[21]~output .bus_hold = "false";
defparam \read_q_tmp[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \read_q_tmp[22]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[22]~output .bus_hold = "false";
defparam \read_q_tmp[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \read_q_tmp[23]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[23]~output .bus_hold = "false";
defparam \read_q_tmp[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \read_q_tmp[24]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[24]~output .bus_hold = "false";
defparam \read_q_tmp[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \read_q_tmp[25]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[25]~output .bus_hold = "false";
defparam \read_q_tmp[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \read_q_tmp[26]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[26]~output .bus_hold = "false";
defparam \read_q_tmp[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \read_q_tmp[27]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[27]~output .bus_hold = "false";
defparam \read_q_tmp[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \read_q_tmp[28]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[28]~output .bus_hold = "false";
defparam \read_q_tmp[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y27_N16
cycloneive_io_obuf \read_q_tmp[29]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[29]~output .bus_hold = "false";
defparam \read_q_tmp[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \read_q_tmp[30]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[30]~output .bus_hold = "false";
defparam \read_q_tmp[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \read_q_tmp[31]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[31]~output .bus_hold = "false";
defparam \read_q_tmp[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \read_q_tmp[32]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [32]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[32]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[32]~output .bus_hold = "false";
defparam \read_q_tmp[32]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \read_q_tmp[33]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [33]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[33]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[33]~output .bus_hold = "false";
defparam \read_q_tmp[33]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \read_q_tmp[34]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [34]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[34]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[34]~output .bus_hold = "false";
defparam \read_q_tmp[34]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \read_q_tmp[35]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [35]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[35]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[35]~output .bus_hold = "false";
defparam \read_q_tmp[35]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \read_q_tmp[36]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [36]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[36]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[36]~output .bus_hold = "false";
defparam \read_q_tmp[36]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \read_q_tmp[37]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [37]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[37]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[37]~output .bus_hold = "false";
defparam \read_q_tmp[37]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \read_q_tmp[38]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [38]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[38]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[38]~output .bus_hold = "false";
defparam \read_q_tmp[38]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \read_q_tmp[39]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [39]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[39]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[39]~output .bus_hold = "false";
defparam \read_q_tmp[39]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \read_q_tmp[40]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [40]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[40]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[40]~output .bus_hold = "false";
defparam \read_q_tmp[40]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \read_q_tmp[41]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [41]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[41]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[41]~output .bus_hold = "false";
defparam \read_q_tmp[41]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \read_q_tmp[42]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [42]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[42]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[42]~output .bus_hold = "false";
defparam \read_q_tmp[42]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \read_q_tmp[43]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [43]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[43]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[43]~output .bus_hold = "false";
defparam \read_q_tmp[43]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \read_q_tmp[44]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [44]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[44]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[44]~output .bus_hold = "false";
defparam \read_q_tmp[44]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N9
cycloneive_io_obuf \read_q_tmp[45]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [45]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[45]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[45]~output .bus_hold = "false";
defparam \read_q_tmp[45]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y57_N16
cycloneive_io_obuf \read_q_tmp[46]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [46]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[46]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[46]~output .bus_hold = "false";
defparam \read_q_tmp[46]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \read_q_tmp[47]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [47]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[47]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[47]~output .bus_hold = "false";
defparam \read_q_tmp[47]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \read_q_tmp[48]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [48]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[48]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[48]~output .bus_hold = "false";
defparam \read_q_tmp[48]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \read_q_tmp[49]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [49]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[49]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[49]~output .bus_hold = "false";
defparam \read_q_tmp[49]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \read_q_tmp[50]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [50]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[50]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[50]~output .bus_hold = "false";
defparam \read_q_tmp[50]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \read_q_tmp[51]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [51]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[51]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[51]~output .bus_hold = "false";
defparam \read_q_tmp[51]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \read_q_tmp[52]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [52]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[52]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[52]~output .bus_hold = "false";
defparam \read_q_tmp[52]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \read_q_tmp[53]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [53]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[53]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[53]~output .bus_hold = "false";
defparam \read_q_tmp[53]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \read_q_tmp[54]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [54]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[54]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[54]~output .bus_hold = "false";
defparam \read_q_tmp[54]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N16
cycloneive_io_obuf \read_q_tmp[55]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [55]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[55]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[55]~output .bus_hold = "false";
defparam \read_q_tmp[55]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \read_q_tmp[56]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [56]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[56]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[56]~output .bus_hold = "false";
defparam \read_q_tmp[56]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \read_q_tmp[57]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [57]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[57]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[57]~output .bus_hold = "false";
defparam \read_q_tmp[57]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N2
cycloneive_io_obuf \read_q_tmp[58]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [58]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[58]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[58]~output .bus_hold = "false";
defparam \read_q_tmp[58]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \read_q_tmp[59]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [59]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[59]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[59]~output .bus_hold = "false";
defparam \read_q_tmp[59]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \read_q_tmp[60]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [60]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[60]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[60]~output .bus_hold = "false";
defparam \read_q_tmp[60]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \read_q_tmp[61]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [61]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[61]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[61]~output .bus_hold = "false";
defparam \read_q_tmp[61]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \read_q_tmp[62]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [62]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[62]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[62]~output .bus_hold = "false";
defparam \read_q_tmp[62]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N9
cycloneive_io_obuf \read_q_tmp[63]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [63]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[63]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[63]~output .bus_hold = "false";
defparam \read_q_tmp[63]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \read_q_tmp[64]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [64]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[64]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[64]~output .bus_hold = "false";
defparam \read_q_tmp[64]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \read_q_tmp[65]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [65]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[65]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[65]~output .bus_hold = "false";
defparam \read_q_tmp[65]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \read_q_tmp[66]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [66]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[66]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[66]~output .bus_hold = "false";
defparam \read_q_tmp[66]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \read_q_tmp[67]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [67]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[67]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[67]~output .bus_hold = "false";
defparam \read_q_tmp[67]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \read_q_tmp[68]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [68]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[68]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[68]~output .bus_hold = "false";
defparam \read_q_tmp[68]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \read_q_tmp[69]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [69]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[69]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[69]~output .bus_hold = "false";
defparam \read_q_tmp[69]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cycloneive_io_obuf \read_q_tmp[70]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [70]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[70]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[70]~output .bus_hold = "false";
defparam \read_q_tmp[70]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N9
cycloneive_io_obuf \read_q_tmp[71]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [71]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[71]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[71]~output .bus_hold = "false";
defparam \read_q_tmp[71]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \read_q_tmp[72]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [72]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[72]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[72]~output .bus_hold = "false";
defparam \read_q_tmp[72]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \read_q_tmp[73]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [73]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[73]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[73]~output .bus_hold = "false";
defparam \read_q_tmp[73]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \read_q_tmp[74]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [74]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[74]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[74]~output .bus_hold = "false";
defparam \read_q_tmp[74]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \read_q_tmp[75]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [75]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[75]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[75]~output .bus_hold = "false";
defparam \read_q_tmp[75]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N23
cycloneive_io_obuf \read_q_tmp[76]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [76]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[76]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[76]~output .bus_hold = "false";
defparam \read_q_tmp[76]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \read_q_tmp[77]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [77]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[77]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[77]~output .bus_hold = "false";
defparam \read_q_tmp[77]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \read_q_tmp[78]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [78]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[78]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[78]~output .bus_hold = "false";
defparam \read_q_tmp[78]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \read_q_tmp[79]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [79]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[79]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[79]~output .bus_hold = "false";
defparam \read_q_tmp[79]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \read_q_tmp[80]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [80]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[80]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[80]~output .bus_hold = "false";
defparam \read_q_tmp[80]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \read_q_tmp[81]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [81]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[81]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[81]~output .bus_hold = "false";
defparam \read_q_tmp[81]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \read_q_tmp[82]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [82]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[82]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[82]~output .bus_hold = "false";
defparam \read_q_tmp[82]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \read_q_tmp[83]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [83]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[83]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[83]~output .bus_hold = "false";
defparam \read_q_tmp[83]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \read_q_tmp[84]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [84]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[84]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[84]~output .bus_hold = "false";
defparam \read_q_tmp[84]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N16
cycloneive_io_obuf \read_q_tmp[85]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [85]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[85]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[85]~output .bus_hold = "false";
defparam \read_q_tmp[85]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cycloneive_io_obuf \read_q_tmp[86]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [86]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[86]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[86]~output .bus_hold = "false";
defparam \read_q_tmp[86]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y54_N9
cycloneive_io_obuf \read_q_tmp[87]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [87]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[87]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[87]~output .bus_hold = "false";
defparam \read_q_tmp[87]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \read_q_tmp[88]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [88]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[88]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[88]~output .bus_hold = "false";
defparam \read_q_tmp[88]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \read_q_tmp[89]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [89]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[89]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[89]~output .bus_hold = "false";
defparam \read_q_tmp[89]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \read_q_tmp[90]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [90]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[90]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[90]~output .bus_hold = "false";
defparam \read_q_tmp[90]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \read_q_tmp[91]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [91]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[91]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[91]~output .bus_hold = "false";
defparam \read_q_tmp[91]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \read_q_tmp[92]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [92]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[92]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[92]~output .bus_hold = "false";
defparam \read_q_tmp[92]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y22_N16
cycloneive_io_obuf \read_q_tmp[93]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [93]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[93]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[93]~output .bus_hold = "false";
defparam \read_q_tmp[93]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \read_q_tmp[94]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [94]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[94]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[94]~output .bus_hold = "false";
defparam \read_q_tmp[94]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y32_N16
cycloneive_io_obuf \read_q_tmp[95]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [95]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[95]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[95]~output .bus_hold = "false";
defparam \read_q_tmp[95]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \read_q_tmp[96]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [96]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[96]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[96]~output .bus_hold = "false";
defparam \read_q_tmp[96]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \read_q_tmp[97]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [97]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[97]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[97]~output .bus_hold = "false";
defparam \read_q_tmp[97]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \read_q_tmp[98]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [98]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[98]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[98]~output .bus_hold = "false";
defparam \read_q_tmp[98]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \read_q_tmp[99]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [99]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[99]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[99]~output .bus_hold = "false";
defparam \read_q_tmp[99]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N9
cycloneive_io_obuf \read_q_tmp[100]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [100]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[100]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[100]~output .bus_hold = "false";
defparam \read_q_tmp[100]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \read_q_tmp[101]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [101]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[101]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[101]~output .bus_hold = "false";
defparam \read_q_tmp[101]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \read_q_tmp[102]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [102]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[102]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[102]~output .bus_hold = "false";
defparam \read_q_tmp[102]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \read_q_tmp[103]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [103]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[103]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[103]~output .bus_hold = "false";
defparam \read_q_tmp[103]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \read_q_tmp[104]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [104]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[104]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[104]~output .bus_hold = "false";
defparam \read_q_tmp[104]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \read_q_tmp[105]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [105]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[105]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[105]~output .bus_hold = "false";
defparam \read_q_tmp[105]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \read_q_tmp[106]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [106]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[106]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[106]~output .bus_hold = "false";
defparam \read_q_tmp[106]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \read_q_tmp[107]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [107]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[107]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[107]~output .bus_hold = "false";
defparam \read_q_tmp[107]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \read_q_tmp[108]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [108]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[108]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[108]~output .bus_hold = "false";
defparam \read_q_tmp[108]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \read_q_tmp[109]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [109]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[109]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[109]~output .bus_hold = "false";
defparam \read_q_tmp[109]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N9
cycloneive_io_obuf \read_q_tmp[110]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [110]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[110]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[110]~output .bus_hold = "false";
defparam \read_q_tmp[110]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \read_q_tmp[111]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [111]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[111]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[111]~output .bus_hold = "false";
defparam \read_q_tmp[111]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \read_q_tmp[112]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [112]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[112]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[112]~output .bus_hold = "false";
defparam \read_q_tmp[112]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \read_q_tmp[113]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [113]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[113]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[113]~output .bus_hold = "false";
defparam \read_q_tmp[113]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y66_N23
cycloneive_io_obuf \read_q_tmp[114]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [114]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[114]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[114]~output .bus_hold = "false";
defparam \read_q_tmp[114]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \read_q_tmp[115]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [115]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[115]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[115]~output .bus_hold = "false";
defparam \read_q_tmp[115]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \read_q_tmp[116]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [116]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[116]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[116]~output .bus_hold = "false";
defparam \read_q_tmp[116]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \read_q_tmp[117]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [117]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[117]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[117]~output .bus_hold = "false";
defparam \read_q_tmp[117]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N9
cycloneive_io_obuf \read_q_tmp[118]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [118]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[118]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[118]~output .bus_hold = "false";
defparam \read_q_tmp[118]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \read_q_tmp[119]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [119]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[119]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[119]~output .bus_hold = "false";
defparam \read_q_tmp[119]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \read_q_tmp[120]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [120]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[120]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[120]~output .bus_hold = "false";
defparam \read_q_tmp[120]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N9
cycloneive_io_obuf \read_q_tmp[121]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [121]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[121]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[121]~output .bus_hold = "false";
defparam \read_q_tmp[121]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \read_q_tmp[122]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [122]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[122]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[122]~output .bus_hold = "false";
defparam \read_q_tmp[122]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \read_q_tmp[123]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [123]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[123]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[123]~output .bus_hold = "false";
defparam \read_q_tmp[123]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \read_q_tmp[124]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [124]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[124]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[124]~output .bus_hold = "false";
defparam \read_q_tmp[124]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \read_q_tmp[125]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [125]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[125]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[125]~output .bus_hold = "false";
defparam \read_q_tmp[125]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \read_q_tmp[126]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [126]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[126]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[126]~output .bus_hold = "false";
defparam \read_q_tmp[126]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \read_q_tmp[127]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [127]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[127]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[127]~output .bus_hold = "false";
defparam \read_q_tmp[127]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \read_q_tmp[128]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [128]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[128]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[128]~output .bus_hold = "false";
defparam \read_q_tmp[128]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \read_q_tmp[129]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [129]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[129]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[129]~output .bus_hold = "false";
defparam \read_q_tmp[129]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \read_q_tmp[130]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [130]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[130]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[130]~output .bus_hold = "false";
defparam \read_q_tmp[130]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \read_q_tmp[131]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [131]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[131]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[131]~output .bus_hold = "false";
defparam \read_q_tmp[131]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \read_q_tmp[132]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [132]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[132]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[132]~output .bus_hold = "false";
defparam \read_q_tmp[132]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \read_q_tmp[133]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [133]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[133]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[133]~output .bus_hold = "false";
defparam \read_q_tmp[133]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \read_q_tmp[134]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [134]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[134]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[134]~output .bus_hold = "false";
defparam \read_q_tmp[134]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \read_q_tmp[135]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [135]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[135]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[135]~output .bus_hold = "false";
defparam \read_q_tmp[135]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \read_q_tmp[136]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [136]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[136]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[136]~output .bus_hold = "false";
defparam \read_q_tmp[136]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \read_q_tmp[137]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [137]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[137]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[137]~output .bus_hold = "false";
defparam \read_q_tmp[137]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N23
cycloneive_io_obuf \read_q_tmp[138]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [138]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[138]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[138]~output .bus_hold = "false";
defparam \read_q_tmp[138]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \read_q_tmp[139]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [139]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[139]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[139]~output .bus_hold = "false";
defparam \read_q_tmp[139]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N23
cycloneive_io_obuf \read_q_tmp[140]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [140]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[140]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[140]~output .bus_hold = "false";
defparam \read_q_tmp[140]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N23
cycloneive_io_obuf \read_q_tmp[141]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [141]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[141]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[141]~output .bus_hold = "false";
defparam \read_q_tmp[141]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y0_N16
cycloneive_io_obuf \read_q_tmp[142]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [142]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[142]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[142]~output .bus_hold = "false";
defparam \read_q_tmp[142]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \read_q_tmp[143]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [143]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[143]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[143]~output .bus_hold = "false";
defparam \read_q_tmp[143]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \read_q_tmp[144]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [144]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[144]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[144]~output .bus_hold = "false";
defparam \read_q_tmp[144]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \read_q_tmp[145]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [145]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[145]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[145]~output .bus_hold = "false";
defparam \read_q_tmp[145]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \read_q_tmp[146]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [146]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[146]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[146]~output .bus_hold = "false";
defparam \read_q_tmp[146]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \read_q_tmp[147]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [147]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[147]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[147]~output .bus_hold = "false";
defparam \read_q_tmp[147]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \read_q_tmp[148]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [148]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[148]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[148]~output .bus_hold = "false";
defparam \read_q_tmp[148]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \read_q_tmp[149]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [149]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[149]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[149]~output .bus_hold = "false";
defparam \read_q_tmp[149]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y0_N23
cycloneive_io_obuf \read_q_tmp[150]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [150]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[150]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[150]~output .bus_hold = "false";
defparam \read_q_tmp[150]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N2
cycloneive_io_obuf \read_q_tmp[151]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [151]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[151]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[151]~output .bus_hold = "false";
defparam \read_q_tmp[151]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \read_q_tmp[152]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [152]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[152]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[152]~output .bus_hold = "false";
defparam \read_q_tmp[152]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \read_q_tmp[153]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [153]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[153]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[153]~output .bus_hold = "false";
defparam \read_q_tmp[153]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N16
cycloneive_io_obuf \read_q_tmp[154]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [154]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[154]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[154]~output .bus_hold = "false";
defparam \read_q_tmp[154]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \read_q_tmp[155]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [155]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[155]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[155]~output .bus_hold = "false";
defparam \read_q_tmp[155]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \read_q_tmp[156]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [156]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[156]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[156]~output .bus_hold = "false";
defparam \read_q_tmp[156]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \read_q_tmp[157]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [157]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[157]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[157]~output .bus_hold = "false";
defparam \read_q_tmp[157]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N2
cycloneive_io_obuf \read_q_tmp[158]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [158]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[158]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[158]~output .bus_hold = "false";
defparam \read_q_tmp[158]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \read_q_tmp[159]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [159]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[159]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[159]~output .bus_hold = "false";
defparam \read_q_tmp[159]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \read_q_tmp[160]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [160]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[160]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[160]~output .bus_hold = "false";
defparam \read_q_tmp[160]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \read_q_tmp[161]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [161]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[161]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[161]~output .bus_hold = "false";
defparam \read_q_tmp[161]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N23
cycloneive_io_obuf \read_q_tmp[162]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [162]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[162]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[162]~output .bus_hold = "false";
defparam \read_q_tmp[162]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \read_q_tmp[163]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [163]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[163]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[163]~output .bus_hold = "false";
defparam \read_q_tmp[163]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \read_q_tmp[164]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [164]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[164]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[164]~output .bus_hold = "false";
defparam \read_q_tmp[164]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \read_q_tmp[165]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [165]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[165]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[165]~output .bus_hold = "false";
defparam \read_q_tmp[165]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \read_q_tmp[166]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [166]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[166]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[166]~output .bus_hold = "false";
defparam \read_q_tmp[166]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \read_q_tmp[167]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [167]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[167]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[167]~output .bus_hold = "false";
defparam \read_q_tmp[167]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \read_q_tmp[168]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [168]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[168]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[168]~output .bus_hold = "false";
defparam \read_q_tmp[168]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \read_q_tmp[169]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [169]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[169]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[169]~output .bus_hold = "false";
defparam \read_q_tmp[169]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \read_q_tmp[170]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [170]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[170]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[170]~output .bus_hold = "false";
defparam \read_q_tmp[170]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N9
cycloneive_io_obuf \read_q_tmp[171]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [171]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[171]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[171]~output .bus_hold = "false";
defparam \read_q_tmp[171]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N16
cycloneive_io_obuf \read_q_tmp[172]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [172]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[172]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[172]~output .bus_hold = "false";
defparam \read_q_tmp[172]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \read_q_tmp[173]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [173]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[173]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[173]~output .bus_hold = "false";
defparam \read_q_tmp[173]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \read_q_tmp[174]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [174]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[174]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[174]~output .bus_hold = "false";
defparam \read_q_tmp[174]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \read_q_tmp[175]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [175]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[175]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[175]~output .bus_hold = "false";
defparam \read_q_tmp[175]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \read_q_tmp[176]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [176]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[176]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[176]~output .bus_hold = "false";
defparam \read_q_tmp[176]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \read_q_tmp[177]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [177]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[177]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[177]~output .bus_hold = "false";
defparam \read_q_tmp[177]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \read_q_tmp[178]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [178]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[178]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[178]~output .bus_hold = "false";
defparam \read_q_tmp[178]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \read_q_tmp[179]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [179]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[179]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[179]~output .bus_hold = "false";
defparam \read_q_tmp[179]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \read_q_tmp[180]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [180]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[180]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[180]~output .bus_hold = "false";
defparam \read_q_tmp[180]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \read_q_tmp[181]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [181]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[181]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[181]~output .bus_hold = "false";
defparam \read_q_tmp[181]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y0_N23
cycloneive_io_obuf \read_q_tmp[182]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [182]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[182]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[182]~output .bus_hold = "false";
defparam \read_q_tmp[182]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N9
cycloneive_io_obuf \read_q_tmp[183]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [183]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[183]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[183]~output .bus_hold = "false";
defparam \read_q_tmp[183]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \read_q_tmp[184]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [184]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[184]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[184]~output .bus_hold = "false";
defparam \read_q_tmp[184]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \read_q_tmp[185]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [185]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[185]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[185]~output .bus_hold = "false";
defparam \read_q_tmp[185]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N16
cycloneive_io_obuf \read_q_tmp[186]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [186]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[186]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[186]~output .bus_hold = "false";
defparam \read_q_tmp[186]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \read_q_tmp[187]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [187]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[187]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[187]~output .bus_hold = "false";
defparam \read_q_tmp[187]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N23
cycloneive_io_obuf \read_q_tmp[188]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [188]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[188]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[188]~output .bus_hold = "false";
defparam \read_q_tmp[188]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y47_N16
cycloneive_io_obuf \read_q_tmp[189]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [189]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[189]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[189]~output .bus_hold = "false";
defparam \read_q_tmp[189]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \read_q_tmp[190]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [190]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[190]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[190]~output .bus_hold = "false";
defparam \read_q_tmp[190]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \read_q_tmp[191]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [191]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[191]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[191]~output .bus_hold = "false";
defparam \read_q_tmp[191]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \read_q_tmp[192]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [192]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[192]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[192]~output .bus_hold = "false";
defparam \read_q_tmp[192]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \read_q_tmp[193]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [193]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[193]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[193]~output .bus_hold = "false";
defparam \read_q_tmp[193]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N2
cycloneive_io_obuf \read_q_tmp[194]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [194]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[194]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[194]~output .bus_hold = "false";
defparam \read_q_tmp[194]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \read_q_tmp[195]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [195]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[195]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[195]~output .bus_hold = "false";
defparam \read_q_tmp[195]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \read_q_tmp[196]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [196]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[196]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[196]~output .bus_hold = "false";
defparam \read_q_tmp[196]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \read_q_tmp[197]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [197]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[197]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[197]~output .bus_hold = "false";
defparam \read_q_tmp[197]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \read_q_tmp[198]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [198]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[198]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[198]~output .bus_hold = "false";
defparam \read_q_tmp[198]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \read_q_tmp[199]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [199]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[199]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[199]~output .bus_hold = "false";
defparam \read_q_tmp[199]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \read_q_tmp[200]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [200]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[200]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[200]~output .bus_hold = "false";
defparam \read_q_tmp[200]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \read_q_tmp[201]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [201]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[201]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[201]~output .bus_hold = "false";
defparam \read_q_tmp[201]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N9
cycloneive_io_obuf \read_q_tmp[202]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [202]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[202]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[202]~output .bus_hold = "false";
defparam \read_q_tmp[202]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \read_q_tmp[203]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [203]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[203]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[203]~output .bus_hold = "false";
defparam \read_q_tmp[203]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \read_q_tmp[204]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [204]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[204]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[204]~output .bus_hold = "false";
defparam \read_q_tmp[204]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N9
cycloneive_io_obuf \read_q_tmp[205]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [205]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[205]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[205]~output .bus_hold = "false";
defparam \read_q_tmp[205]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \read_q_tmp[206]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [206]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[206]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[206]~output .bus_hold = "false";
defparam \read_q_tmp[206]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \read_q_tmp[207]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [207]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[207]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[207]~output .bus_hold = "false";
defparam \read_q_tmp[207]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \read_q_tmp[208]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [208]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[208]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[208]~output .bus_hold = "false";
defparam \read_q_tmp[208]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \read_q_tmp[209]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [209]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[209]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[209]~output .bus_hold = "false";
defparam \read_q_tmp[209]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \read_q_tmp[210]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [210]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[210]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[210]~output .bus_hold = "false";
defparam \read_q_tmp[210]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \read_q_tmp[211]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [211]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[211]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[211]~output .bus_hold = "false";
defparam \read_q_tmp[211]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \read_q_tmp[212]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [212]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[212]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[212]~output .bus_hold = "false";
defparam \read_q_tmp[212]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \read_q_tmp[213]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [213]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[213]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[213]~output .bus_hold = "false";
defparam \read_q_tmp[213]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \read_q_tmp[214]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [214]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[214]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[214]~output .bus_hold = "false";
defparam \read_q_tmp[214]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \read_q_tmp[215]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [215]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[215]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[215]~output .bus_hold = "false";
defparam \read_q_tmp[215]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \read_q_tmp[216]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [216]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[216]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[216]~output .bus_hold = "false";
defparam \read_q_tmp[216]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \read_q_tmp[217]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [217]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[217]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[217]~output .bus_hold = "false";
defparam \read_q_tmp[217]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y0_N2
cycloneive_io_obuf \read_q_tmp[218]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [218]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[218]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[218]~output .bus_hold = "false";
defparam \read_q_tmp[218]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \read_q_tmp[219]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [219]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[219]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[219]~output .bus_hold = "false";
defparam \read_q_tmp[219]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y58_N23
cycloneive_io_obuf \read_q_tmp[220]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [220]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[220]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[220]~output .bus_hold = "false";
defparam \read_q_tmp[220]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \read_q_tmp[221]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [221]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[221]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[221]~output .bus_hold = "false";
defparam \read_q_tmp[221]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \read_q_tmp[222]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [222]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[222]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[222]~output .bus_hold = "false";
defparam \read_q_tmp[222]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \read_q_tmp[223]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [223]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[223]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[223]~output .bus_hold = "false";
defparam \read_q_tmp[223]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \read_q_tmp[224]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [224]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[224]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[224]~output .bus_hold = "false";
defparam \read_q_tmp[224]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \read_q_tmp[225]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [225]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[225]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[225]~output .bus_hold = "false";
defparam \read_q_tmp[225]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \read_q_tmp[226]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [226]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[226]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[226]~output .bus_hold = "false";
defparam \read_q_tmp[226]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \read_q_tmp[227]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [227]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[227]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[227]~output .bus_hold = "false";
defparam \read_q_tmp[227]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \read_q_tmp[228]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [228]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[228]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[228]~output .bus_hold = "false";
defparam \read_q_tmp[228]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \read_q_tmp[229]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [229]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[229]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[229]~output .bus_hold = "false";
defparam \read_q_tmp[229]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \read_q_tmp[230]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [230]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[230]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[230]~output .bus_hold = "false";
defparam \read_q_tmp[230]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \read_q_tmp[231]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [231]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[231]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[231]~output .bus_hold = "false";
defparam \read_q_tmp[231]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \read_q_tmp[232]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [232]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[232]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[232]~output .bus_hold = "false";
defparam \read_q_tmp[232]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \read_q_tmp[233]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [233]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[233]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[233]~output .bus_hold = "false";
defparam \read_q_tmp[233]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N23
cycloneive_io_obuf \read_q_tmp[234]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [234]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[234]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[234]~output .bus_hold = "false";
defparam \read_q_tmp[234]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \read_q_tmp[235]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [235]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[235]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[235]~output .bus_hold = "false";
defparam \read_q_tmp[235]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \read_q_tmp[236]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [236]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[236]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[236]~output .bus_hold = "false";
defparam \read_q_tmp[236]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \read_q_tmp[237]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [237]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[237]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[237]~output .bus_hold = "false";
defparam \read_q_tmp[237]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \read_q_tmp[238]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [238]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[238]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[238]~output .bus_hold = "false";
defparam \read_q_tmp[238]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y0_N16
cycloneive_io_obuf \read_q_tmp[239]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [239]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[239]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[239]~output .bus_hold = "false";
defparam \read_q_tmp[239]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \read_q_tmp[240]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [240]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[240]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[240]~output .bus_hold = "false";
defparam \read_q_tmp[240]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \read_q_tmp[241]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [241]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[241]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[241]~output .bus_hold = "false";
defparam \read_q_tmp[241]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \read_q_tmp[242]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [242]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[242]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[242]~output .bus_hold = "false";
defparam \read_q_tmp[242]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \read_q_tmp[243]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [243]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[243]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[243]~output .bus_hold = "false";
defparam \read_q_tmp[243]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y60_N16
cycloneive_io_obuf \read_q_tmp[244]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [244]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[244]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[244]~output .bus_hold = "false";
defparam \read_q_tmp[244]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \read_q_tmp[245]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [245]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[245]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[245]~output .bus_hold = "false";
defparam \read_q_tmp[245]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \read_q_tmp[246]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [246]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[246]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[246]~output .bus_hold = "false";
defparam \read_q_tmp[246]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \read_q_tmp[247]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [247]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[247]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[247]~output .bus_hold = "false";
defparam \read_q_tmp[247]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \read_q_tmp[248]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [248]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[248]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[248]~output .bus_hold = "false";
defparam \read_q_tmp[248]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \read_q_tmp[249]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [249]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[249]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[249]~output .bus_hold = "false";
defparam \read_q_tmp[249]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \read_q_tmp[250]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [250]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[250]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[250]~output .bus_hold = "false";
defparam \read_q_tmp[250]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \read_q_tmp[251]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [251]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[251]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[251]~output .bus_hold = "false";
defparam \read_q_tmp[251]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \read_q_tmp[252]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [252]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[252]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[252]~output .bus_hold = "false";
defparam \read_q_tmp[252]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \read_q_tmp[253]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [253]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[253]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[253]~output .bus_hold = "false";
defparam \read_q_tmp[253]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \read_q_tmp[254]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [254]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[254]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[254]~output .bus_hold = "false";
defparam \read_q_tmp[254]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N16
cycloneive_io_obuf \read_q_tmp[255]~output (
	.i(\r|altsyncram_component|auto_generated|q_b [255]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\read_q_tmp[255]~output_o ),
	.obar());
// synopsys translate_off
defparam \read_q_tmp[255]~output .bus_hold = "false";
defparam \read_q_tmp[255]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N15
cycloneive_io_ibuf \rdoffset[4]~input (
	.i(rdoffset[4]),
	.ibar(gnd),
	.o(\rdoffset[4]~input_o ));
// synopsys translate_off
defparam \rdoffset[4]~input .bus_hold = "false";
defparam \rdoffset[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \wren~input (
	.i(wren),
	.ibar(gnd),
	.o(\wren~input_o ));
// synopsys translate_off
defparam \wren~input .bus_hold = "false";
defparam \wren~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X16_Y73_N22
cycloneive_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X72_Y22_N24
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y72_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,
\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[0]~input_o ,\data[1]~input_o ,\data[0]~input_o ,\data[0]~input_o ,
\data[1]~input_o ,\data[0]~input_o ,\data[1]~input_o ,\data[0]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \rdoffset[2]~input (
	.i(rdoffset[2]),
	.ibar(gnd),
	.o(\rdoffset[2]~input_o ));
// synopsys translate_off
defparam \rdoffset[2]~input .bus_hold = "false";
defparam \rdoffset[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \rdoffset[3]~input (
	.i(rdoffset[3]),
	.ibar(gnd),
	.o(\rdoffset[3]~input_o ));
// synopsys translate_off
defparam \rdoffset[3]~input .bus_hold = "false";
defparam \rdoffset[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N0
cycloneive_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o )))) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [208])) # (!\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [144])))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [208]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [144]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hE3E0;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N26
cycloneive_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\rdoffset[2]~input_o  & ((\Mux7~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [240]))) # (!\Mux7~0_combout  & (\r|altsyncram_component|auto_generated|q_b [176])))) # (!\rdoffset[2]~input_o  & (((\Mux7~0_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [176]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [240]),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF388;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X79_Y73_N8
cycloneive_io_ibuf \rdoffset[0]~input (
	.i(rdoffset[0]),
	.ibar(gnd),
	.o(\rdoffset[0]~input_o ));
// synopsys translate_off
defparam \rdoffset[0]~input .bus_hold = "false";
defparam \rdoffset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N24
cycloneive_lcell_comb \Mux7~4 (
// Equation(s):
// \Mux7~4_combout  = (\rdoffset[3]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [192]) # (\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [128] & ((!\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [128]),
	.datac(\r|altsyncram_component|auto_generated|q_b [192]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~4 .lut_mask = 16'hAAE4;
defparam \Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N2
cycloneive_lcell_comb \Mux7~5 (
// Equation(s):
// \Mux7~5_combout  = (\rdoffset[2]~input_o  & ((\Mux7~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [224]))) # (!\Mux7~4_combout  & (\r|altsyncram_component|auto_generated|q_b [160])))) # (!\rdoffset[2]~input_o  & (((\Mux7~4_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [160]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [224]),
	.datad(\Mux7~4_combout ),
	.cin(gnd),
	.combout(\Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~5 .lut_mask = 16'hF388;
defparam \Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N12
cycloneive_lcell_comb \Mux7~2 (
// Equation(s):
// \Mux7~2_combout  = (\rdoffset[3]~input_o  & (\rdoffset[2]~input_o )) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [168])) # (!\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [136])))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [168]),
	.datad(\r|altsyncram_component|auto_generated|q_b [136]),
	.cin(gnd),
	.combout(\Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~2 .lut_mask = 16'hD9C8;
defparam \Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N14
cycloneive_lcell_comb \Mux7~3 (
// Equation(s):
// \Mux7~3_combout  = (\Mux7~2_combout  & (((\r|altsyncram_component|auto_generated|q_b [232]) # (!\rdoffset[3]~input_o )))) # (!\Mux7~2_combout  & (\r|altsyncram_component|auto_generated|q_b [200] & (\rdoffset[3]~input_o )))

	.dataa(\Mux7~2_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [200]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [232]),
	.cin(gnd),
	.combout(\Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~3 .lut_mask = 16'hEA4A;
defparam \Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \rdoffset[1]~input (
	.i(rdoffset[1]),
	.ibar(gnd),
	.o(\rdoffset[1]~input_o ));
// synopsys translate_off
defparam \rdoffset[1]~input .bus_hold = "false";
defparam \rdoffset[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N28
cycloneive_lcell_comb \Mux7~6 (
// Equation(s):
// \Mux7~6_combout  = (\rdoffset[0]~input_o  & (((\Mux7~3_combout ) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\Mux7~5_combout  & ((!\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\Mux7~5_combout ),
	.datac(\Mux7~3_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~6 .lut_mask = 16'hAAE4;
defparam \Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N22
cycloneive_lcell_comb \Mux7~7 (
// Equation(s):
// \Mux7~7_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [184])))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [152] & (!\rdoffset[3]~input_o )))

	.dataa(\r|altsyncram_component|auto_generated|q_b [152]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [184]),
	.cin(gnd),
	.combout(\Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~7 .lut_mask = 16'hCEC2;
defparam \Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N8
cycloneive_lcell_comb \Mux7~8 (
// Equation(s):
// \Mux7~8_combout  = (\Mux7~7_combout  & (((\r|altsyncram_component|auto_generated|q_b [248]) # (!\rdoffset[3]~input_o )))) # (!\Mux7~7_combout  & (\r|altsyncram_component|auto_generated|q_b [216] & (\rdoffset[3]~input_o )))

	.dataa(\Mux7~7_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [216]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [248]),
	.cin(gnd),
	.combout(\Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~8 .lut_mask = 16'hEA4A;
defparam \Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N18
cycloneive_lcell_comb \Mux7~9 (
// Equation(s):
// \Mux7~9_combout  = (\Mux7~6_combout  & (((\Mux7~8_combout ) # (!\rdoffset[1]~input_o )))) # (!\Mux7~6_combout  & (\Mux7~1_combout  & ((\rdoffset[1]~input_o ))))

	.dataa(\Mux7~1_combout ),
	.datab(\Mux7~6_combout ),
	.datac(\Mux7~8_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~9 .lut_mask = 16'hE2CC;
defparam \Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N12
cycloneive_lcell_comb \Mux7~17 (
// Equation(s):
// \Mux7~17_combout  = (\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [112]) # ((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (((!\rdoffset[0]~input_o  & \r|altsyncram_component|auto_generated|q_b [96]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [112]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [96]),
	.cin(gnd),
	.combout(\Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~17 .lut_mask = 16'hCBC8;
defparam \Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N10
cycloneive_lcell_comb \Mux7~18 (
// Equation(s):
// \Mux7~18_combout  = (\rdoffset[0]~input_o  & ((\Mux7~17_combout  & (\r|altsyncram_component|auto_generated|q_b [120])) # (!\Mux7~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [104]))))) # (!\rdoffset[0]~input_o  & (((\Mux7~17_combout ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [120]),
	.datac(\r|altsyncram_component|auto_generated|q_b [104]),
	.datad(\Mux7~17_combout ),
	.cin(gnd),
	.combout(\Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~18 .lut_mask = 16'hDDA0;
defparam \Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N24
cycloneive_lcell_comb \Mux7~12 (
// Equation(s):
// \Mux7~12_combout  = (\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [48]) # ((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (((!\rdoffset[0]~input_o  & \r|altsyncram_component|auto_generated|q_b [32]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [48]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [32]),
	.cin(gnd),
	.combout(\Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~12 .lut_mask = 16'hCBC8;
defparam \Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N2
cycloneive_lcell_comb \Mux7~13 (
// Equation(s):
// \Mux7~13_combout  = (\rdoffset[0]~input_o  & ((\Mux7~12_combout  & (\r|altsyncram_component|auto_generated|q_b [56])) # (!\Mux7~12_combout  & ((\r|altsyncram_component|auto_generated|q_b [40]))))) # (!\rdoffset[0]~input_o  & (((\Mux7~12_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [56]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [40]),
	.datad(\Mux7~12_combout ),
	.cin(gnd),
	.combout(\Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~13 .lut_mask = 16'hBBC0;
defparam \Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X73_Y72_N24
cycloneive_lcell_comb \Mux7~14 (
// Equation(s):
// \Mux7~14_combout  = (\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [8])))) # (!\rdoffset[0]~input_o  & (!\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [0])))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [0]),
	.datad(\r|altsyncram_component|auto_generated|q_b [8]),
	.cin(gnd),
	.combout(\Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~14 .lut_mask = 16'hBA98;
defparam \Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y72_N8
cycloneive_lcell_comb \Mux7~15 (
// Equation(s):
// \Mux7~15_combout  = (\rdoffset[1]~input_o  & ((\Mux7~14_combout  & ((\r|altsyncram_component|auto_generated|q_b [24]))) # (!\Mux7~14_combout  & (\r|altsyncram_component|auto_generated|q_b [16])))) # (!\rdoffset[1]~input_o  & (((\Mux7~14_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [16]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [24]),
	.datad(\Mux7~14_combout ),
	.cin(gnd),
	.combout(\Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~15 .lut_mask = 16'hF388;
defparam \Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N16
cycloneive_lcell_comb \Mux7~16 (
// Equation(s):
// \Mux7~16_combout  = (\rdoffset[3]~input_o  & (\rdoffset[2]~input_o )) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\Mux7~13_combout )) # (!\rdoffset[2]~input_o  & ((\Mux7~15_combout )))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\Mux7~13_combout ),
	.datad(\Mux7~15_combout ),
	.cin(gnd),
	.combout(\Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~16 .lut_mask = 16'hD9C8;
defparam \Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N4
cycloneive_lcell_comb \Mux7~10 (
// Equation(s):
// \Mux7~10_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [72]))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [64]))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [64]),
	.datac(\r|altsyncram_component|auto_generated|q_b [72]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~10 .lut_mask = 16'hFA44;
defparam \Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N6
cycloneive_lcell_comb \Mux7~11 (
// Equation(s):
// \Mux7~11_combout  = (\rdoffset[1]~input_o  & ((\Mux7~10_combout  & (\r|altsyncram_component|auto_generated|q_b [88])) # (!\Mux7~10_combout  & ((\r|altsyncram_component|auto_generated|q_b [80]))))) # (!\rdoffset[1]~input_o  & (\Mux7~10_combout ))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux7~10_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [88]),
	.datad(\r|altsyncram_component|auto_generated|q_b [80]),
	.cin(gnd),
	.combout(\Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~11 .lut_mask = 16'hE6C4;
defparam \Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N20
cycloneive_lcell_comb \Mux7~19 (
// Equation(s):
// \Mux7~19_combout  = (\Mux7~16_combout  & ((\Mux7~18_combout ) # ((!\rdoffset[3]~input_o )))) # (!\Mux7~16_combout  & (((\rdoffset[3]~input_o  & \Mux7~11_combout ))))

	.dataa(\Mux7~18_combout ),
	.datab(\Mux7~16_combout ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux7~11_combout ),
	.cin(gnd),
	.combout(\Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~19 .lut_mask = 16'hBC8C;
defparam \Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y72_N30
cycloneive_lcell_comb \Mux7~20 (
// Equation(s):
// \Mux7~20_combout  = (\rdoffset[4]~input_o  & (\Mux7~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux7~19_combout )))

	.dataa(\rdoffset[4]~input_o ),
	.datab(\Mux7~9_combout ),
	.datac(gnd),
	.datad(\Mux7~19_combout ),
	.cin(gnd),
	.combout(\Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~20 .lut_mask = 16'hDD88;
defparam \Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N15
cycloneive_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X87_Y73_N8
cycloneive_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y72_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,
\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[1]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[2]~input_o ,
\data[1]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[2]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N28
cycloneive_lcell_comb \Mux6~17 (
// Equation(s):
// \Mux6~17_combout  = (\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [105])))) # (!\rdoffset[0]~input_o  & (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [97]))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [105]),
	.datad(\r|altsyncram_component|auto_generated|q_b [97]),
	.cin(gnd),
	.combout(\Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~17 .lut_mask = 16'hB9A8;
defparam \Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y66_N0
cycloneive_lcell_comb \Mux6~18 (
// Equation(s):
// \Mux6~18_combout  = (\rdoffset[1]~input_o  & ((\Mux6~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [121]))) # (!\Mux6~17_combout  & (\r|altsyncram_component|auto_generated|q_b [113])))) # (!\rdoffset[1]~input_o  & (((\Mux6~17_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [113]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [121]),
	.datad(\Mux6~17_combout ),
	.cin(gnd),
	.combout(\Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~18 .lut_mask = 16'hF388;
defparam \Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N6
cycloneive_lcell_comb \Mux6~12 (
// Equation(s):
// \Mux6~12_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [81])))) # (!\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [65] & (!\rdoffset[0]~input_o )))

	.dataa(\r|altsyncram_component|auto_generated|q_b [65]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [81]),
	.cin(gnd),
	.combout(\Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~12 .lut_mask = 16'hCEC2;
defparam \Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N8
cycloneive_lcell_comb \Mux6~13 (
// Equation(s):
// \Mux6~13_combout  = (\Mux6~12_combout  & (((\r|altsyncram_component|auto_generated|q_b [89]) # (!\rdoffset[0]~input_o )))) # (!\Mux6~12_combout  & (\r|altsyncram_component|auto_generated|q_b [73] & (\rdoffset[0]~input_o )))

	.dataa(\Mux6~12_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [73]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [89]),
	.cin(gnd),
	.combout(\Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~13 .lut_mask = 16'hEA4A;
defparam \Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N10
cycloneive_lcell_comb \Mux6~14 (
// Equation(s):
// \Mux6~14_combout  = (\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [17]) # ((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (((!\rdoffset[0]~input_o  & \r|altsyncram_component|auto_generated|q_b [1]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [17]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [1]),
	.cin(gnd),
	.combout(\Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~14 .lut_mask = 16'hCBC8;
defparam \Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N20
cycloneive_lcell_comb \Mux6~15 (
// Equation(s):
// \Mux6~15_combout  = (\Mux6~14_combout  & (((\r|altsyncram_component|auto_generated|q_b [25]) # (!\rdoffset[0]~input_o )))) # (!\Mux6~14_combout  & (\r|altsyncram_component|auto_generated|q_b [9] & (\rdoffset[0]~input_o )))

	.dataa(\Mux6~14_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [9]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [25]),
	.cin(gnd),
	.combout(\Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~15 .lut_mask = 16'hEA4A;
defparam \Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N4
cycloneive_lcell_comb \Mux6~16 (
// Equation(s):
// \Mux6~16_combout  = (\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o ) # ((\Mux6~13_combout )))) # (!\rdoffset[3]~input_o  & (!\rdoffset[2]~input_o  & ((\Mux6~15_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\Mux6~13_combout ),
	.datad(\Mux6~15_combout ),
	.cin(gnd),
	.combout(\Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~16 .lut_mask = 16'hB9A8;
defparam \Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N24
cycloneive_lcell_comb \Mux6~10 (
// Equation(s):
// \Mux6~10_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [41])))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b [33] & (!\rdoffset[1]~input_o )))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [33]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [41]),
	.cin(gnd),
	.combout(\Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~10 .lut_mask = 16'hAEA4;
defparam \Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N18
cycloneive_lcell_comb \Mux6~11 (
// Equation(s):
// \Mux6~11_combout  = (\rdoffset[1]~input_o  & ((\Mux6~10_combout  & (\r|altsyncram_component|auto_generated|q_b [57])) # (!\Mux6~10_combout  & ((\r|altsyncram_component|auto_generated|q_b [49]))))) # (!\rdoffset[1]~input_o  & (((\Mux6~10_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [57]),
	.datab(\r|altsyncram_component|auto_generated|q_b [49]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\Mux6~10_combout ),
	.cin(gnd),
	.combout(\Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~11 .lut_mask = 16'hAFC0;
defparam \Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N30
cycloneive_lcell_comb \Mux6~19 (
// Equation(s):
// \Mux6~19_combout  = (\rdoffset[2]~input_o  & ((\Mux6~16_combout  & (\Mux6~18_combout )) # (!\Mux6~16_combout  & ((\Mux6~11_combout ))))) # (!\rdoffset[2]~input_o  & (((\Mux6~16_combout ))))

	.dataa(\Mux6~18_combout ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\Mux6~16_combout ),
	.datad(\Mux6~11_combout ),
	.cin(gnd),
	.combout(\Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~19 .lut_mask = 16'hBCB0;
defparam \Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N24
cycloneive_lcell_comb \Mux6~4 (
// Equation(s):
// \Mux6~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [161]))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [129]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [129]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [161]),
	.cin(gnd),
	.combout(\Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~4 .lut_mask = 16'hF2C2;
defparam \Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N26
cycloneive_lcell_comb \Mux6~5 (
// Equation(s):
// \Mux6~5_combout  = (\rdoffset[3]~input_o  & ((\Mux6~4_combout  & (\r|altsyncram_component|auto_generated|q_b [225])) # (!\Mux6~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [193]))))) # (!\rdoffset[3]~input_o  & (((\Mux6~4_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [225]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [193]),
	.datad(\Mux6~4_combout ),
	.cin(gnd),
	.combout(\Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~5 .lut_mask = 16'hBBC0;
defparam \Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N20
cycloneive_lcell_comb \Mux6~2 (
// Equation(s):
// \Mux6~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [177]))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [145]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [145]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [177]),
	.cin(gnd),
	.combout(\Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~2 .lut_mask = 16'hF2C2;
defparam \Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N6
cycloneive_lcell_comb \Mux6~3 (
// Equation(s):
// \Mux6~3_combout  = (\Mux6~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [241]) # ((!\rdoffset[3]~input_o )))) # (!\Mux6~2_combout  & (((\rdoffset[3]~input_o  & \r|altsyncram_component|auto_generated|q_b [209]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [241]),
	.datab(\Mux6~2_combout ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [209]),
	.cin(gnd),
	.combout(\Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~3 .lut_mask = 16'hBC8C;
defparam \Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N12
cycloneive_lcell_comb \Mux6~6 (
// Equation(s):
// \Mux6~6_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o ) # (\Mux6~3_combout )))) # (!\rdoffset[1]~input_o  & (\Mux6~5_combout  & (!\rdoffset[0]~input_o )))

	.dataa(\Mux6~5_combout ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux6~3_combout ),
	.cin(gnd),
	.combout(\Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~6 .lut_mask = 16'hCEC2;
defparam \Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N22
cycloneive_lcell_comb \Mux6~7 (
// Equation(s):
// \Mux6~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [217])))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [153] & (!\rdoffset[2]~input_o )))

	.dataa(\r|altsyncram_component|auto_generated|q_b [153]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [217]),
	.cin(gnd),
	.combout(\Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~7 .lut_mask = 16'hCEC2;
defparam \Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N0
cycloneive_lcell_comb \Mux6~8 (
// Equation(s):
// \Mux6~8_combout  = (\rdoffset[2]~input_o  & ((\Mux6~7_combout  & (\r|altsyncram_component|auto_generated|q_b [249])) # (!\Mux6~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [185]))))) # (!\rdoffset[2]~input_o  & (((\Mux6~7_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [249]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\Mux6~7_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [185]),
	.cin(gnd),
	.combout(\Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~8 .lut_mask = 16'hBCB0;
defparam \Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N16
cycloneive_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [201])))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [137] & (!\rdoffset[2]~input_o )))

	.dataa(\r|altsyncram_component|auto_generated|q_b [137]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [201]),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hCEC2;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N18
cycloneive_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\rdoffset[2]~input_o  & ((\Mux6~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [233]))) # (!\Mux6~0_combout  & (\r|altsyncram_component|auto_generated|q_b [169])))) # (!\rdoffset[2]~input_o  & (((\Mux6~0_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [169]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [233]),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hF388;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y72_N2
cycloneive_lcell_comb \Mux6~9 (
// Equation(s):
// \Mux6~9_combout  = (\Mux6~6_combout  & ((\Mux6~8_combout ) # ((!\rdoffset[0]~input_o )))) # (!\Mux6~6_combout  & (((\rdoffset[0]~input_o  & \Mux6~1_combout ))))

	.dataa(\Mux6~6_combout ),
	.datab(\Mux6~8_combout ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux6~1_combout ),
	.cin(gnd),
	.combout(\Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~9 .lut_mask = 16'hDA8A;
defparam \Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N8
cycloneive_lcell_comb \Mux6~20 (
// Equation(s):
// \Mux6~20_combout  = (\rdoffset[4]~input_o  & ((\Mux6~9_combout ))) # (!\rdoffset[4]~input_o  & (\Mux6~19_combout ))

	.dataa(\Mux6~19_combout ),
	.datab(\rdoffset[4]~input_o ),
	.datac(\Mux6~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~20 .lut_mask = 16'hE2E2;
defparam \Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X78_Y29_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[3]~input_o ,
\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[3]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,
\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o ,\data[2]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 42;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 42;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N30
cycloneive_lcell_comb \Mux5~7 (
// Equation(s):
// \Mux5~7_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [186])))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [154] & (!\rdoffset[3]~input_o )))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [154]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [186]),
	.cin(gnd),
	.combout(\Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~7 .lut_mask = 16'hAEA4;
defparam \Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N16
cycloneive_lcell_comb \Mux5~8 (
// Equation(s):
// \Mux5~8_combout  = (\Mux5~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [250]) # ((!\rdoffset[3]~input_o )))) # (!\Mux5~7_combout  & (((\rdoffset[3]~input_o  & \r|altsyncram_component|auto_generated|q_b [218]))))

	.dataa(\Mux5~7_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [250]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [218]),
	.cin(gnd),
	.combout(\Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~8 .lut_mask = 16'hDA8A;
defparam \Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N8
cycloneive_lcell_comb \Mux5~4 (
// Equation(s):
// \Mux5~4_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o )))) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [194]))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [130]))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [130]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [194]),
	.cin(gnd),
	.combout(\Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~4 .lut_mask = 16'hF4A4;
defparam \Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N26
cycloneive_lcell_comb \Mux5~5 (
// Equation(s):
// \Mux5~5_combout  = (\rdoffset[2]~input_o  & ((\Mux5~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [226]))) # (!\Mux5~4_combout  & (\r|altsyncram_component|auto_generated|q_b [162])))) # (!\rdoffset[2]~input_o  & (\Mux5~4_combout ))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\Mux5~4_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [162]),
	.datad(\r|altsyncram_component|auto_generated|q_b [226]),
	.cin(gnd),
	.combout(\Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~5 .lut_mask = 16'hEC64;
defparam \Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N12
cycloneive_lcell_comb \Mux5~2 (
// Equation(s):
// \Mux5~2_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [170])))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [138] & (!\rdoffset[3]~input_o )))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [138]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [170]),
	.cin(gnd),
	.combout(\Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~2 .lut_mask = 16'hAEA4;
defparam \Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N22
cycloneive_lcell_comb \Mux5~3 (
// Equation(s):
// \Mux5~3_combout  = (\Mux5~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [234]) # ((!\rdoffset[3]~input_o )))) # (!\Mux5~2_combout  & (((\rdoffset[3]~input_o  & \r|altsyncram_component|auto_generated|q_b [202]))))

	.dataa(\Mux5~2_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [234]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [202]),
	.cin(gnd),
	.combout(\Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~3 .lut_mask = 16'hDA8A;
defparam \Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N4
cycloneive_lcell_comb \Mux5~6 (
// Equation(s):
// \Mux5~6_combout  = (\rdoffset[0]~input_o  & (((\Mux5~3_combout ) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\Mux5~5_combout  & ((!\rdoffset[1]~input_o ))))

	.dataa(\Mux5~5_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\Mux5~3_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~6 .lut_mask = 16'hCCE2;
defparam \Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N24
cycloneive_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\rdoffset[2]~input_o  & (\rdoffset[3]~input_o )) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [210])) # (!\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [146])))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [210]),
	.datad(\r|altsyncram_component|auto_generated|q_b [146]),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hD9C8;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N18
cycloneive_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\Mux5~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [242]) # ((!\rdoffset[2]~input_o )))) # (!\Mux5~0_combout  & (((\rdoffset[2]~input_o  & \r|altsyncram_component|auto_generated|q_b [178]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [242]),
	.datab(\Mux5~0_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [178]),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hBC8C;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N2
cycloneive_lcell_comb \Mux5~9 (
// Equation(s):
// \Mux5~9_combout  = (\rdoffset[1]~input_o  & ((\Mux5~6_combout  & (\Mux5~8_combout )) # (!\Mux5~6_combout  & ((\Mux5~1_combout ))))) # (!\rdoffset[1]~input_o  & (((\Mux5~6_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux5~8_combout ),
	.datac(\Mux5~6_combout ),
	.datad(\Mux5~1_combout ),
	.cin(gnd),
	.combout(\Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~9 .lut_mask = 16'hDAD0;
defparam \Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N20
cycloneive_lcell_comb \Mux5~17 (
// Equation(s):
// \Mux5~17_combout  = (\rdoffset[1]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [114]) # (\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [98] & ((!\rdoffset[0]~input_o ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [98]),
	.datab(\r|altsyncram_component|auto_generated|q_b [114]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~17 .lut_mask = 16'hF0CA;
defparam \Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N22
cycloneive_lcell_comb \Mux5~18 (
// Equation(s):
// \Mux5~18_combout  = (\rdoffset[0]~input_o  & ((\Mux5~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [122]))) # (!\Mux5~17_combout  & (\r|altsyncram_component|auto_generated|q_b [106])))) # (!\rdoffset[0]~input_o  & (((\Mux5~17_combout ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [106]),
	.datac(\r|altsyncram_component|auto_generated|q_b [122]),
	.datad(\Mux5~17_combout ),
	.cin(gnd),
	.combout(\Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~18 .lut_mask = 16'hF588;
defparam \Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N20
cycloneive_lcell_comb \Mux5~10 (
// Equation(s):
// \Mux5~10_combout  = (\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [74]) # ((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [66] & !\rdoffset[1]~input_o ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [74]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [66]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~10 .lut_mask = 16'hCCB8;
defparam \Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N14
cycloneive_lcell_comb \Mux5~11 (
// Equation(s):
// \Mux5~11_combout  = (\Mux5~10_combout  & (((\r|altsyncram_component|auto_generated|q_b [90]) # (!\rdoffset[1]~input_o )))) # (!\Mux5~10_combout  & (\r|altsyncram_component|auto_generated|q_b [82] & ((\rdoffset[1]~input_o ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [82]),
	.datab(\Mux5~10_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [90]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~11 .lut_mask = 16'hE2CC;
defparam \Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N10
cycloneive_lcell_comb \Mux5~12 (
// Equation(s):
// \Mux5~12_combout  = (\rdoffset[1]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [50]) # (\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [34] & ((!\rdoffset[0]~input_o ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [34]),
	.datac(\r|altsyncram_component|auto_generated|q_b [50]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~12 .lut_mask = 16'hAAE4;
defparam \Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N28
cycloneive_lcell_comb \Mux5~13 (
// Equation(s):
// \Mux5~13_combout  = (\rdoffset[0]~input_o  & ((\Mux5~12_combout  & ((\r|altsyncram_component|auto_generated|q_b [58]))) # (!\Mux5~12_combout  & (\r|altsyncram_component|auto_generated|q_b [42])))) # (!\rdoffset[0]~input_o  & (((\Mux5~12_combout ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [42]),
	.datac(\r|altsyncram_component|auto_generated|q_b [58]),
	.datad(\Mux5~12_combout ),
	.cin(gnd),
	.combout(\Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~13 .lut_mask = 16'hF588;
defparam \Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N6
cycloneive_lcell_comb \Mux5~14 (
// Equation(s):
// \Mux5~14_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b [10])) # (!\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [2])))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [10]),
	.datac(\r|altsyncram_component|auto_generated|q_b [2]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~14 .lut_mask = 16'hEE50;
defparam \Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N0
cycloneive_lcell_comb \Mux5~15 (
// Equation(s):
// \Mux5~15_combout  = (\rdoffset[1]~input_o  & ((\Mux5~14_combout  & ((\r|altsyncram_component|auto_generated|q_b [26]))) # (!\Mux5~14_combout  & (\r|altsyncram_component|auto_generated|q_b [18])))) # (!\rdoffset[1]~input_o  & (((\Mux5~14_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [18]),
	.datab(\r|altsyncram_component|auto_generated|q_b [26]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\Mux5~14_combout ),
	.cin(gnd),
	.combout(\Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~15 .lut_mask = 16'hCFA0;
defparam \Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N26
cycloneive_lcell_comb \Mux5~16 (
// Equation(s):
// \Mux5~16_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\Mux5~13_combout )) # (!\rdoffset[2]~input_o  & ((\Mux5~15_combout )))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux5~13_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux5~15_combout ),
	.cin(gnd),
	.combout(\Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~16 .lut_mask = 16'hE5E0;
defparam \Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N16
cycloneive_lcell_comb \Mux5~19 (
// Equation(s):
// \Mux5~19_combout  = (\Mux5~16_combout  & ((\Mux5~18_combout ) # ((!\rdoffset[3]~input_o )))) # (!\Mux5~16_combout  & (((\Mux5~11_combout  & \rdoffset[3]~input_o ))))

	.dataa(\Mux5~18_combout ),
	.datab(\Mux5~11_combout ),
	.datac(\Mux5~16_combout ),
	.datad(\rdoffset[3]~input_o ),
	.cin(gnd),
	.combout(\Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~19 .lut_mask = 16'hACF0;
defparam \Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N2
cycloneive_lcell_comb \Mux5~20 (
// Equation(s):
// \Mux5~20_combout  = (\rdoffset[4]~input_o  & (\Mux5~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux5~19_combout )))

	.dataa(gnd),
	.datab(\rdoffset[4]~input_o ),
	.datac(\Mux5~9_combout ),
	.datad(\Mux5~19_combout ),
	.cin(gnd),
	.combout(\Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~20 .lut_mask = 16'hF3C0;
defparam \Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N24
cycloneive_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [203])))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [139] & (!\rdoffset[2]~input_o )))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [139]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [203]),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hAEA4;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N10
cycloneive_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\rdoffset[2]~input_o  & ((\Mux4~0_combout  & (\r|altsyncram_component|auto_generated|q_b [235])) # (!\Mux4~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [171]))))) # (!\rdoffset[2]~input_o  & (\Mux4~0_combout ))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\Mux4~0_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [235]),
	.datad(\r|altsyncram_component|auto_generated|q_b [171]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hE6C4;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \data[4]~input (
	.i(data[4]),
	.ibar(gnd),
	.o(\data[4]~input_o ));
// synopsys translate_off
defparam \data[4]~input .bus_hold = "false";
defparam \data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N8
cycloneive_io_ibuf \data[5]~input (
	.i(data[5]),
	.ibar(gnd),
	.o(\data[5]~input_o ));
// synopsys translate_off
defparam \data[5]~input .bus_hold = "false";
defparam \data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X78_Y53_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[3]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[4]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[3]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[4]~input_o ,
\data[3]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[3]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N30
cycloneive_lcell_comb \Mux4~7 (
// Equation(s):
// \Mux4~7_combout  = (\rdoffset[2]~input_o  & (\rdoffset[3]~input_o )) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [219]))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [155]))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [155]),
	.datad(\r|altsyncram_component|auto_generated|q_b [219]),
	.cin(gnd),
	.combout(\Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~7 .lut_mask = 16'hDC98;
defparam \Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N8
cycloneive_lcell_comb \Mux4~8 (
// Equation(s):
// \Mux4~8_combout  = (\rdoffset[2]~input_o  & ((\Mux4~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [251]))) # (!\Mux4~7_combout  & (\r|altsyncram_component|auto_generated|q_b [187])))) # (!\rdoffset[2]~input_o  & (((\Mux4~7_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [187]),
	.datac(\Mux4~7_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [251]),
	.cin(gnd),
	.combout(\Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~8 .lut_mask = 16'hF858;
defparam \Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N4
cycloneive_lcell_comb \Mux4~2 (
// Equation(s):
// \Mux4~2_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [179])))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [147] & (!\rdoffset[3]~input_o )))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [147]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [179]),
	.cin(gnd),
	.combout(\Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~2 .lut_mask = 16'hAEA4;
defparam \Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N6
cycloneive_lcell_comb \Mux4~3 (
// Equation(s):
// \Mux4~3_combout  = (\rdoffset[3]~input_o  & ((\Mux4~2_combout  & (\r|altsyncram_component|auto_generated|q_b [243])) # (!\Mux4~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [211]))))) # (!\rdoffset[3]~input_o  & (\Mux4~2_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux4~2_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [243]),
	.datad(\r|altsyncram_component|auto_generated|q_b [211]),
	.cin(gnd),
	.combout(\Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~3 .lut_mask = 16'hE6C4;
defparam \Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N0
cycloneive_lcell_comb \Mux4~4 (
// Equation(s):
// \Mux4~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [163])) # (!\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [131])))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [163]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [131]),
	.cin(gnd),
	.combout(\Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~4 .lut_mask = 16'hE5E0;
defparam \Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N18
cycloneive_lcell_comb \Mux4~5 (
// Equation(s):
// \Mux4~5_combout  = (\rdoffset[3]~input_o  & ((\Mux4~4_combout  & (\r|altsyncram_component|auto_generated|q_b [227])) # (!\Mux4~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [195]))))) # (!\rdoffset[3]~input_o  & (((\Mux4~4_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [227]),
	.datac(\r|altsyncram_component|auto_generated|q_b [195]),
	.datad(\Mux4~4_combout ),
	.cin(gnd),
	.combout(\Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~5 .lut_mask = 16'hDDA0;
defparam \Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N20
cycloneive_lcell_comb \Mux4~6 (
// Equation(s):
// \Mux4~6_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\Mux4~3_combout )) # (!\rdoffset[1]~input_o  & ((\Mux4~5_combout )))))

	.dataa(\Mux4~3_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\Mux4~5_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~6 .lut_mask = 16'hEE30;
defparam \Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N2
cycloneive_lcell_comb \Mux4~9 (
// Equation(s):
// \Mux4~9_combout  = (\rdoffset[0]~input_o  & ((\Mux4~6_combout  & ((\Mux4~8_combout ))) # (!\Mux4~6_combout  & (\Mux4~1_combout )))) # (!\rdoffset[0]~input_o  & (((\Mux4~6_combout ))))

	.dataa(\Mux4~1_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\Mux4~8_combout ),
	.datad(\Mux4~6_combout ),
	.cin(gnd),
	.combout(\Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~9 .lut_mask = 16'hF388;
defparam \Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N0
cycloneive_lcell_comb \Mux4~10 (
// Equation(s):
// \Mux4~10_combout  = (\rdoffset[1]~input_o  & (\rdoffset[0]~input_o )) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b [43])) # (!\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [35])))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [43]),
	.datad(\r|altsyncram_component|auto_generated|q_b [35]),
	.cin(gnd),
	.combout(\Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~10 .lut_mask = 16'hD9C8;
defparam \Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N26
cycloneive_lcell_comb \Mux4~11 (
// Equation(s):
// \Mux4~11_combout  = (\rdoffset[1]~input_o  & ((\Mux4~10_combout  & ((\r|altsyncram_component|auto_generated|q_b [59]))) # (!\Mux4~10_combout  & (\r|altsyncram_component|auto_generated|q_b [51])))) # (!\rdoffset[1]~input_o  & (\Mux4~10_combout ))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux4~10_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [51]),
	.datad(\r|altsyncram_component|auto_generated|q_b [59]),
	.cin(gnd),
	.combout(\Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~11 .lut_mask = 16'hEC64;
defparam \Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N20
cycloneive_lcell_comb \Mux4~12 (
// Equation(s):
// \Mux4~12_combout  = (\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [83]) # ((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (((!\rdoffset[0]~input_o  & \r|altsyncram_component|auto_generated|q_b [67]))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [83]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [67]),
	.cin(gnd),
	.combout(\Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~12 .lut_mask = 16'hADA8;
defparam \Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N6
cycloneive_lcell_comb \Mux4~13 (
// Equation(s):
// \Mux4~13_combout  = (\rdoffset[0]~input_o  & ((\Mux4~12_combout  & ((\r|altsyncram_component|auto_generated|q_b [91]))) # (!\Mux4~12_combout  & (\r|altsyncram_component|auto_generated|q_b [75])))) # (!\rdoffset[0]~input_o  & (((\Mux4~12_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [75]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [91]),
	.datad(\Mux4~12_combout ),
	.cin(gnd),
	.combout(\Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~13 .lut_mask = 16'hF388;
defparam \Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N16
cycloneive_lcell_comb \Mux4~14 (
// Equation(s):
// \Mux4~14_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [19])))) # (!\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [3] & (!\rdoffset[0]~input_o )))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [3]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [19]),
	.cin(gnd),
	.combout(\Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~14 .lut_mask = 16'hAEA4;
defparam \Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N10
cycloneive_lcell_comb \Mux4~15 (
// Equation(s):
// \Mux4~15_combout  = (\rdoffset[0]~input_o  & ((\Mux4~14_combout  & (\r|altsyncram_component|auto_generated|q_b [27])) # (!\Mux4~14_combout  & ((\r|altsyncram_component|auto_generated|q_b [11]))))) # (!\rdoffset[0]~input_o  & (((\Mux4~14_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [27]),
	.datab(\r|altsyncram_component|auto_generated|q_b [11]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux4~14_combout ),
	.cin(gnd),
	.combout(\Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~15 .lut_mask = 16'hAFC0;
defparam \Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N28
cycloneive_lcell_comb \Mux4~16 (
// Equation(s):
// \Mux4~16_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o )))) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & (\Mux4~13_combout )) # (!\rdoffset[3]~input_o  & ((\Mux4~15_combout )))))

	.dataa(\Mux4~13_combout ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux4~15_combout ),
	.cin(gnd),
	.combout(\Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~16 .lut_mask = 16'hE3E0;
defparam \Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N22
cycloneive_lcell_comb \Mux4~17 (
// Equation(s):
// \Mux4~17_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b [107])) # (!\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [99])))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [107]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [99]),
	.cin(gnd),
	.combout(\Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~17 .lut_mask = 16'hE5E0;
defparam \Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N24
cycloneive_lcell_comb \Mux4~18 (
// Equation(s):
// \Mux4~18_combout  = (\rdoffset[1]~input_o  & ((\Mux4~17_combout  & (\r|altsyncram_component|auto_generated|q_b [123])) # (!\Mux4~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [115]))))) # (!\rdoffset[1]~input_o  & (((\Mux4~17_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [123]),
	.datac(\Mux4~17_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [115]),
	.cin(gnd),
	.combout(\Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~18 .lut_mask = 16'hDAD0;
defparam \Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N2
cycloneive_lcell_comb \Mux4~19 (
// Equation(s):
// \Mux4~19_combout  = (\Mux4~16_combout  & (((\Mux4~18_combout ) # (!\rdoffset[2]~input_o )))) # (!\Mux4~16_combout  & (\Mux4~11_combout  & (\rdoffset[2]~input_o )))

	.dataa(\Mux4~11_combout ),
	.datab(\Mux4~16_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux4~18_combout ),
	.cin(gnd),
	.combout(\Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~19 .lut_mask = 16'hEC2C;
defparam \Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N12
cycloneive_lcell_comb \Mux4~20 (
// Equation(s):
// \Mux4~20_combout  = (\rdoffset[4]~input_o  & (\Mux4~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux4~19_combout )))

	.dataa(gnd),
	.datab(\Mux4~9_combout ),
	.datac(\rdoffset[4]~input_o ),
	.datad(\Mux4~19_combout ),
	.cin(gnd),
	.combout(\Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~20 .lut_mask = 16'hCFC0;
defparam \Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y54_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,
\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,\data[4]~input_o ,
\data[4]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[4]~input_o ,\data[5]~input_o ,\data[4]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 44;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 44;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N6
cycloneive_lcell_comb \Mux3~12 (
// Equation(s):
// \Mux3~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [52])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [36])))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [52]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [36]),
	.cin(gnd),
	.combout(\Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~12 .lut_mask = 16'hE5E0;
defparam \Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N8
cycloneive_lcell_comb \Mux3~13 (
// Equation(s):
// \Mux3~13_combout  = (\Mux3~12_combout  & ((\r|altsyncram_component|auto_generated|q_b [60]) # ((!\rdoffset[0]~input_o )))) # (!\Mux3~12_combout  & (((\rdoffset[0]~input_o  & \r|altsyncram_component|auto_generated|q_b [44]))))

	.dataa(\Mux3~12_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [60]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [44]),
	.cin(gnd),
	.combout(\Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~13 .lut_mask = 16'hDA8A;
defparam \Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N26
cycloneive_lcell_comb \Mux3~14 (
// Equation(s):
// \Mux3~14_combout  = (\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [12])))) # (!\rdoffset[0]~input_o  & (!\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [4])))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [4]),
	.datad(\r|altsyncram_component|auto_generated|q_b [12]),
	.cin(gnd),
	.combout(\Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~14 .lut_mask = 16'hBA98;
defparam \Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N12
cycloneive_lcell_comb \Mux3~15 (
// Equation(s):
// \Mux3~15_combout  = (\Mux3~14_combout  & ((\r|altsyncram_component|auto_generated|q_b [28]) # ((!\rdoffset[1]~input_o )))) # (!\Mux3~14_combout  & (((\rdoffset[1]~input_o  & \r|altsyncram_component|auto_generated|q_b [20]))))

	.dataa(\Mux3~14_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [28]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [20]),
	.cin(gnd),
	.combout(\Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~15 .lut_mask = 16'hDA8A;
defparam \Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N30
cycloneive_lcell_comb \Mux3~16 (
// Equation(s):
// \Mux3~16_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\Mux3~13_combout )) # (!\rdoffset[2]~input_o  & ((\Mux3~15_combout )))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux3~13_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux3~15_combout ),
	.cin(gnd),
	.combout(\Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~16 .lut_mask = 16'hE5E0;
defparam \Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N0
cycloneive_lcell_comb \Mux3~17 (
// Equation(s):
// \Mux3~17_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [116])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [100])))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [116]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [100]),
	.cin(gnd),
	.combout(\Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~17 .lut_mask = 16'hE5E0;
defparam \Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N18
cycloneive_lcell_comb \Mux3~18 (
// Equation(s):
// \Mux3~18_combout  = (\rdoffset[0]~input_o  & ((\Mux3~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [124]))) # (!\Mux3~17_combout  & (\r|altsyncram_component|auto_generated|q_b [108])))) # (!\rdoffset[0]~input_o  & (\Mux3~17_combout ))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\Mux3~17_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [108]),
	.datad(\r|altsyncram_component|auto_generated|q_b [124]),
	.cin(gnd),
	.combout(\Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~18 .lut_mask = 16'hEC64;
defparam \Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N10
cycloneive_lcell_comb \Mux3~10 (
// Equation(s):
// \Mux3~10_combout  = (\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [76])))) # (!\rdoffset[0]~input_o  & (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [68]))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [76]),
	.datad(\r|altsyncram_component|auto_generated|q_b [68]),
	.cin(gnd),
	.combout(\Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~10 .lut_mask = 16'hB9A8;
defparam \Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N28
cycloneive_lcell_comb \Mux3~11 (
// Equation(s):
// \Mux3~11_combout  = (\Mux3~10_combout  & (((\r|altsyncram_component|auto_generated|q_b [92]) # (!\rdoffset[1]~input_o )))) # (!\Mux3~10_combout  & (\r|altsyncram_component|auto_generated|q_b [84] & (\rdoffset[1]~input_o )))

	.dataa(\Mux3~10_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [84]),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [92]),
	.cin(gnd),
	.combout(\Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~11 .lut_mask = 16'hEA4A;
defparam \Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N20
cycloneive_lcell_comb \Mux3~19 (
// Equation(s):
// \Mux3~19_combout  = (\Mux3~16_combout  & ((\Mux3~18_combout ) # ((!\rdoffset[3]~input_o )))) # (!\Mux3~16_combout  & (((\rdoffset[3]~input_o  & \Mux3~11_combout ))))

	.dataa(\Mux3~16_combout ),
	.datab(\Mux3~18_combout ),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux3~11_combout ),
	.cin(gnd),
	.combout(\Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~19 .lut_mask = 16'hDA8A;
defparam \Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N30
cycloneive_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [212])))) # (!\rdoffset[3]~input_o  & (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [148])))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [148]),
	.datad(\r|altsyncram_component|auto_generated|q_b [212]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hBA98;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N8
cycloneive_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & (((\r|altsyncram_component|auto_generated|q_b [244]) # (!\rdoffset[2]~input_o )))) # (!\Mux3~0_combout  & (\r|altsyncram_component|auto_generated|q_b [180] & (\rdoffset[2]~input_o )))

	.dataa(\Mux3~0_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [180]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [244]),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hEA4A;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N18
cycloneive_lcell_comb \Mux3~7 (
// Equation(s):
// \Mux3~7_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [188])) # (!\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [156])))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [188]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [156]),
	.cin(gnd),
	.combout(\Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~7 .lut_mask = 16'hE5E0;
defparam \Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N4
cycloneive_lcell_comb \Mux3~8 (
// Equation(s):
// \Mux3~8_combout  = (\rdoffset[3]~input_o  & ((\Mux3~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [252]))) # (!\Mux3~7_combout  & (\r|altsyncram_component|auto_generated|q_b [220])))) # (!\rdoffset[3]~input_o  & (((\Mux3~7_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [220]),
	.datab(\r|altsyncram_component|auto_generated|q_b [252]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux3~7_combout ),
	.cin(gnd),
	.combout(\Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~8 .lut_mask = 16'hCFA0;
defparam \Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N4
cycloneive_lcell_comb \Mux3~4 (
// Equation(s):
// \Mux3~4_combout  = (\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [196])))) # (!\rdoffset[3]~input_o  & (!\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [132]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\rdoffset[2]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [196]),
	.datad(\r|altsyncram_component|auto_generated|q_b [132]),
	.cin(gnd),
	.combout(\Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~4 .lut_mask = 16'hB9A8;
defparam \Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N22
cycloneive_lcell_comb \Mux3~5 (
// Equation(s):
// \Mux3~5_combout  = (\Mux3~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [228]) # ((!\rdoffset[2]~input_o )))) # (!\Mux3~4_combout  & (((\rdoffset[2]~input_o  & \r|altsyncram_component|auto_generated|q_b [164]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [228]),
	.datab(\Mux3~4_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [164]),
	.cin(gnd),
	.combout(\Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~5 .lut_mask = 16'hBC8C;
defparam \Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N16
cycloneive_lcell_comb \Mux3~2 (
// Equation(s):
// \Mux3~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [172]))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [140]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [140]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [172]),
	.cin(gnd),
	.combout(\Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~2 .lut_mask = 16'hF4A4;
defparam \Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N2
cycloneive_lcell_comb \Mux3~3 (
// Equation(s):
// \Mux3~3_combout  = (\rdoffset[3]~input_o  & ((\Mux3~2_combout  & (\r|altsyncram_component|auto_generated|q_b [236])) # (!\Mux3~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [204]))))) # (!\rdoffset[3]~input_o  & (\Mux3~2_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux3~2_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [236]),
	.datad(\r|altsyncram_component|auto_generated|q_b [204]),
	.cin(gnd),
	.combout(\Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~3 .lut_mask = 16'hE6C4;
defparam \Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y57_N24
cycloneive_lcell_comb \Mux3~6 (
// Equation(s):
// \Mux3~6_combout  = (\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o ) # ((\Mux3~3_combout )))) # (!\rdoffset[0]~input_o  & (!\rdoffset[1]~input_o  & (\Mux3~5_combout )))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\Mux3~5_combout ),
	.datad(\Mux3~3_combout ),
	.cin(gnd),
	.combout(\Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~6 .lut_mask = 16'hBA98;
defparam \Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y54_N14
cycloneive_lcell_comb \Mux3~9 (
// Equation(s):
// \Mux3~9_combout  = (\rdoffset[1]~input_o  & ((\Mux3~6_combout  & ((\Mux3~8_combout ))) # (!\Mux3~6_combout  & (\Mux3~1_combout )))) # (!\rdoffset[1]~input_o  & (((\Mux3~6_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\Mux3~1_combout ),
	.datac(\Mux3~8_combout ),
	.datad(\Mux3~6_combout ),
	.cin(gnd),
	.combout(\Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~9 .lut_mask = 16'hF588;
defparam \Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X79_Y66_N12
cycloneive_lcell_comb \Mux3~20 (
// Equation(s):
// \Mux3~20_combout  = (\rdoffset[4]~input_o  & ((\Mux3~9_combout ))) # (!\rdoffset[4]~input_o  & (\Mux3~19_combout ))

	.dataa(gnd),
	.datab(\Mux3~19_combout ),
	.datac(\Mux3~9_combout ),
	.datad(\rdoffset[4]~input_o ),
	.cin(gnd),
	.combout(\Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~20 .lut_mask = 16'hF0CC;
defparam \Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N28
cycloneive_lcell_comb \Mux2~2 (
// Equation(s):
// \Mux2~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [181]))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [149]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [149]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [181]),
	.cin(gnd),
	.combout(\Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~2 .lut_mask = 16'hF4A4;
defparam \Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N22
cycloneive_lcell_comb \Mux2~3 (
// Equation(s):
// \Mux2~3_combout  = (\rdoffset[3]~input_o  & ((\Mux2~2_combout  & (\r|altsyncram_component|auto_generated|q_b [245])) # (!\Mux2~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [213]))))) # (!\rdoffset[3]~input_o  & (((\Mux2~2_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [245]),
	.datac(\r|altsyncram_component|auto_generated|q_b [213]),
	.datad(\Mux2~2_combout ),
	.cin(gnd),
	.combout(\Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~3 .lut_mask = 16'hDDA0;
defparam \Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N16
cycloneive_lcell_comb \Mux2~4 (
// Equation(s):
// \Mux2~4_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [165]))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [133]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [133]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [165]),
	.cin(gnd),
	.combout(\Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~4 .lut_mask = 16'hF4A4;
defparam \Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N26
cycloneive_lcell_comb \Mux2~5 (
// Equation(s):
// \Mux2~5_combout  = (\rdoffset[3]~input_o  & ((\Mux2~4_combout  & (\r|altsyncram_component|auto_generated|q_b [229])) # (!\Mux2~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [197]))))) # (!\rdoffset[3]~input_o  & (((\Mux2~4_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [229]),
	.datab(\r|altsyncram_component|auto_generated|q_b [197]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux2~4_combout ),
	.cin(gnd),
	.combout(\Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~5 .lut_mask = 16'hAFC0;
defparam \Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X77_Y33_N12
cycloneive_lcell_comb \Mux2~6 (
// Equation(s):
// \Mux2~6_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\Mux2~3_combout )) # (!\rdoffset[1]~input_o  & ((\Mux2~5_combout )))))

	.dataa(\Mux2~3_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\Mux2~5_combout ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~6 .lut_mask = 16'hEE30;
defparam \Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneive_lcell_comb \Mux2~7 (
// Equation(s):
// \Mux2~7_combout  = (\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [221]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \r|altsyncram_component|auto_generated|q_b [157]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [221]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [157]),
	.cin(gnd),
	.combout(\Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~7 .lut_mask = 16'hCBC8;
defparam \Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneive_lcell_comb \Mux2~8 (
// Equation(s):
// \Mux2~8_combout  = (\rdoffset[2]~input_o  & ((\Mux2~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [253]))) # (!\Mux2~7_combout  & (\r|altsyncram_component|auto_generated|q_b [189])))) # (!\rdoffset[2]~input_o  & (((\Mux2~7_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [189]),
	.datab(\rdoffset[2]~input_o ),
	.datac(\Mux2~7_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [253]),
	.cin(gnd),
	.combout(\Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~8 .lut_mask = 16'hF838;
defparam \Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneive_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [205]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \r|altsyncram_component|auto_generated|q_b [141]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [205]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [141]),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hCBC8;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneive_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\Mux2~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [237]) # ((!\rdoffset[2]~input_o )))) # (!\Mux2~0_combout  & (((\rdoffset[2]~input_o  & \r|altsyncram_component|auto_generated|q_b [173]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [237]),
	.datab(\Mux2~0_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [173]),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hBC8C;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneive_lcell_comb \Mux2~9 (
// Equation(s):
// \Mux2~9_combout  = (\rdoffset[0]~input_o  & ((\Mux2~6_combout  & (\Mux2~8_combout )) # (!\Mux2~6_combout  & ((\Mux2~1_combout ))))) # (!\rdoffset[0]~input_o  & (\Mux2~6_combout ))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\Mux2~6_combout ),
	.datac(\Mux2~8_combout ),
	.datad(\Mux2~1_combout ),
	.cin(gnd),
	.combout(\Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~9 .lut_mask = 16'hE6C4;
defparam \Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y0_N8
cycloneive_io_ibuf \data[6]~input (
	.i(data[6]),
	.ibar(gnd),
	.o(\data[6]~input_o ));
// synopsys translate_off
defparam \data[6]~input .bus_hold = "false";
defparam \data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N15
cycloneive_io_ibuf \data[7]~input (
	.i(data[7]),
	.ibar(gnd),
	.o(\data[7]~input_o ));
// synopsys translate_off
defparam \data[7]~input .bus_hold = "false";
defparam \data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M9K_X64_Y17_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[6]~input_o ,
\data[6]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[5]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[6]~input_o ,
\data[5]~input_o ,\data[6]~input_o ,\data[5]~input_o ,\data[6]~input_o ,\data[6]~input_o ,\data[5]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,vcc}),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneive_lcell_comb \Mux2~12 (
// Equation(s):
// \Mux2~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [85])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [69])))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [85]),
	.datac(\r|altsyncram_component|auto_generated|q_b [69]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~12 .lut_mask = 16'hEE50;
defparam \Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneive_lcell_comb \Mux2~13 (
// Equation(s):
// \Mux2~13_combout  = (\rdoffset[0]~input_o  & ((\Mux2~12_combout  & ((\r|altsyncram_component|auto_generated|q_b [93]))) # (!\Mux2~12_combout  & (\r|altsyncram_component|auto_generated|q_b [77])))) # (!\rdoffset[0]~input_o  & (((\Mux2~12_combout ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [77]),
	.datac(\Mux2~12_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [93]),
	.cin(gnd),
	.combout(\Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~13 .lut_mask = 16'hF858;
defparam \Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneive_lcell_comb \Mux2~14 (
// Equation(s):
// \Mux2~14_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [21])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [5])))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [21]),
	.datac(\r|altsyncram_component|auto_generated|q_b [5]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~14 .lut_mask = 16'hEE50;
defparam \Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N28
cycloneive_lcell_comb \Mux2~15 (
// Equation(s):
// \Mux2~15_combout  = (\rdoffset[0]~input_o  & ((\Mux2~14_combout  & (\r|altsyncram_component|auto_generated|q_b [29])) # (!\Mux2~14_combout  & ((\r|altsyncram_component|auto_generated|q_b [13]))))) # (!\rdoffset[0]~input_o  & (\Mux2~14_combout ))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\Mux2~14_combout ),
	.datac(\r|altsyncram_component|auto_generated|q_b [29]),
	.datad(\r|altsyncram_component|auto_generated|q_b [13]),
	.cin(gnd),
	.combout(\Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~15 .lut_mask = 16'hE6C4;
defparam \Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneive_lcell_comb \Mux2~16 (
// Equation(s):
// \Mux2~16_combout  = (\rdoffset[3]~input_o  & ((\Mux2~13_combout ) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \Mux2~15_combout ))))

	.dataa(\Mux2~13_combout ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux2~15_combout ),
	.cin(gnd),
	.combout(\Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~16 .lut_mask = 16'hCBC8;
defparam \Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneive_lcell_comb \Mux2~10 (
// Equation(s):
// \Mux2~10_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [45]))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [37]))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [37]),
	.datac(\r|altsyncram_component|auto_generated|q_b [45]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~10 .lut_mask = 16'hFA44;
defparam \Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneive_lcell_comb \Mux2~11 (
// Equation(s):
// \Mux2~11_combout  = (\rdoffset[1]~input_o  & ((\Mux2~10_combout  & ((\r|altsyncram_component|auto_generated|q_b [61]))) # (!\Mux2~10_combout  & (\r|altsyncram_component|auto_generated|q_b [53])))) # (!\rdoffset[1]~input_o  & (((\Mux2~10_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [53]),
	.datac(\Mux2~10_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [61]),
	.cin(gnd),
	.combout(\Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~11 .lut_mask = 16'hF858;
defparam \Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneive_lcell_comb \Mux2~17 (
// Equation(s):
// \Mux2~17_combout  = (\rdoffset[0]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [109]) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b [101] & ((!\rdoffset[1]~input_o ))))

	.dataa(\rdoffset[0]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [101]),
	.datac(\r|altsyncram_component|auto_generated|q_b [109]),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~17 .lut_mask = 16'hAAE4;
defparam \Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneive_lcell_comb \Mux2~18 (
// Equation(s):
// \Mux2~18_combout  = (\rdoffset[1]~input_o  & ((\Mux2~17_combout  & (\r|altsyncram_component|auto_generated|q_b [125])) # (!\Mux2~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [117]))))) # (!\rdoffset[1]~input_o  & (((\Mux2~17_combout ))))

	.dataa(\rdoffset[1]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [125]),
	.datac(\r|altsyncram_component|auto_generated|q_b [117]),
	.datad(\Mux2~17_combout ),
	.cin(gnd),
	.combout(\Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~18 .lut_mask = 16'hDDA0;
defparam \Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneive_lcell_comb \Mux2~19 (
// Equation(s):
// \Mux2~19_combout  = (\Mux2~16_combout  & (((\Mux2~18_combout ) # (!\rdoffset[2]~input_o )))) # (!\Mux2~16_combout  & (\Mux2~11_combout  & (\rdoffset[2]~input_o )))

	.dataa(\Mux2~16_combout ),
	.datab(\Mux2~11_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux2~18_combout ),
	.cin(gnd),
	.combout(\Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~19 .lut_mask = 16'hEA4A;
defparam \Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N14
cycloneive_lcell_comb \Mux2~20 (
// Equation(s):
// \Mux2~20_combout  = (\rdoffset[4]~input_o  & (\Mux2~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux2~19_combout )))

	.dataa(\rdoffset[4]~input_o ),
	.datab(\Mux2~9_combout ),
	.datac(gnd),
	.datad(\Mux2~19_combout ),
	.cin(gnd),
	.combout(\Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~20 .lut_mask = 16'hDD88;
defparam \Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N10
cycloneive_lcell_comb \Mux1~7 (
// Equation(s):
// \Mux1~7_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [190])))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [158] & (!\rdoffset[3]~input_o )))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [158]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [190]),
	.cin(gnd),
	.combout(\Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~7 .lut_mask = 16'hAEA4;
defparam \Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N4
cycloneive_lcell_comb \Mux1~8 (
// Equation(s):
// \Mux1~8_combout  = (\rdoffset[3]~input_o  & ((\Mux1~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [254]))) # (!\Mux1~7_combout  & (\r|altsyncram_component|auto_generated|q_b [222])))) # (!\rdoffset[3]~input_o  & (((\Mux1~7_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [222]),
	.datac(\r|altsyncram_component|auto_generated|q_b [254]),
	.datad(\Mux1~7_combout ),
	.cin(gnd),
	.combout(\Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~8 .lut_mask = 16'hF588;
defparam \Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y17_N24
cycloneive_lcell_comb \Mux1~4 (
// Equation(s):
// \Mux1~4_combout  = (\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [198]) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [134] & !\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [198]),
	.datac(\r|altsyncram_component|auto_generated|q_b [134]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~4 .lut_mask = 16'hAAD8;
defparam \Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N8
cycloneive_lcell_comb \Mux1~5 (
// Equation(s):
// \Mux1~5_combout  = (\Mux1~4_combout  & (((\r|altsyncram_component|auto_generated|q_b [230]) # (!\rdoffset[2]~input_o )))) # (!\Mux1~4_combout  & (\r|altsyncram_component|auto_generated|q_b [166] & ((\rdoffset[2]~input_o ))))

	.dataa(\Mux1~4_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [166]),
	.datac(\r|altsyncram_component|auto_generated|q_b [230]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~5 .lut_mask = 16'hE4AA;
defparam \Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N4
cycloneive_lcell_comb \Mux1~2 (
// Equation(s):
// \Mux1~2_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [174]))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [142]))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [142]),
	.datac(\r|altsyncram_component|auto_generated|q_b [174]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~2 .lut_mask = 16'hFA44;
defparam \Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N6
cycloneive_lcell_comb \Mux1~3 (
// Equation(s):
// \Mux1~3_combout  = (\rdoffset[3]~input_o  & ((\Mux1~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [238]))) # (!\Mux1~2_combout  & (\r|altsyncram_component|auto_generated|q_b [206])))) # (!\rdoffset[3]~input_o  & (((\Mux1~2_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [206]),
	.datac(\Mux1~2_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [238]),
	.cin(gnd),
	.combout(\Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~3 .lut_mask = 16'hF858;
defparam \Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N2
cycloneive_lcell_comb \Mux1~6 (
// Equation(s):
// \Mux1~6_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o ) # (\Mux1~3_combout )))) # (!\rdoffset[0]~input_o  & (\Mux1~5_combout  & (!\rdoffset[1]~input_o )))

	.dataa(\Mux1~5_combout ),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\Mux1~3_combout ),
	.cin(gnd),
	.combout(\Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~6 .lut_mask = 16'hCEC2;
defparam \Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N16
cycloneive_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\rdoffset[3]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [214]) # (\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [150] & ((!\rdoffset[2]~input_o ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [150]),
	.datac(\r|altsyncram_component|auto_generated|q_b [214]),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hAAE4;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N10
cycloneive_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\rdoffset[2]~input_o  & ((\Mux1~0_combout  & (\r|altsyncram_component|auto_generated|q_b [246])) # (!\Mux1~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [182]))))) # (!\rdoffset[2]~input_o  & (((\Mux1~0_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [246]),
	.datac(\r|altsyncram_component|auto_generated|q_b [182]),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hDDA0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N12
cycloneive_lcell_comb \Mux1~9 (
// Equation(s):
// \Mux1~9_combout  = (\rdoffset[1]~input_o  & ((\Mux1~6_combout  & (\Mux1~8_combout )) # (!\Mux1~6_combout  & ((\Mux1~1_combout ))))) # (!\rdoffset[1]~input_o  & (((\Mux1~6_combout ))))

	.dataa(\Mux1~8_combout ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\Mux1~6_combout ),
	.datad(\Mux1~1_combout ),
	.cin(gnd),
	.combout(\Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~9 .lut_mask = 16'hBCB0;
defparam \Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y16_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,
\data[7]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[6]~input_o ,
\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[6]~input_o ,\data[7]~input_o ,\data[6]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 46;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 46;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N14
cycloneive_lcell_comb \Mux1~12 (
// Equation(s):
// \Mux1~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [54])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [38])))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [54]),
	.datab(\r|altsyncram_component|auto_generated|q_b [38]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~12 .lut_mask = 16'hFA0C;
defparam \Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N16
cycloneive_lcell_comb \Mux1~13 (
// Equation(s):
// \Mux1~13_combout  = (\rdoffset[0]~input_o  & ((\Mux1~12_combout  & ((\r|altsyncram_component|auto_generated|q_b [62]))) # (!\Mux1~12_combout  & (\r|altsyncram_component|auto_generated|q_b [46])))) # (!\rdoffset[0]~input_o  & (((\Mux1~12_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [46]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\Mux1~12_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [62]),
	.cin(gnd),
	.combout(\Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~13 .lut_mask = 16'hF838;
defparam \Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N26
cycloneive_lcell_comb \Mux1~14 (
// Equation(s):
// \Mux1~14_combout  = (\rdoffset[0]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [14]) # (\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b [6] & ((!\rdoffset[1]~input_o ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [6]),
	.datab(\r|altsyncram_component|auto_generated|q_b [14]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~14 .lut_mask = 16'hF0CA;
defparam \Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y17_N24
cycloneive_lcell_comb \Mux1~15 (
// Equation(s):
// \Mux1~15_combout  = (\Mux1~14_combout  & (((\r|altsyncram_component|auto_generated|q_b [30])) # (!\rdoffset[1]~input_o ))) # (!\Mux1~14_combout  & (\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [22])))

	.dataa(\Mux1~14_combout ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [22]),
	.datad(\r|altsyncram_component|auto_generated|q_b [30]),
	.cin(gnd),
	.combout(\Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~15 .lut_mask = 16'hEA62;
defparam \Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N18
cycloneive_lcell_comb \Mux1~16 (
// Equation(s):
// \Mux1~16_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & ((\rdoffset[2]~input_o  & (\Mux1~13_combout )) # (!\rdoffset[2]~input_o  & ((\Mux1~15_combout )))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux1~13_combout ),
	.datac(\Mux1~15_combout ),
	.datad(\rdoffset[2]~input_o ),
	.cin(gnd),
	.combout(\Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~16 .lut_mask = 16'hEE50;
defparam \Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N28
cycloneive_lcell_comb \Mux1~17 (
// Equation(s):
// \Mux1~17_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [118])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [102])))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [118]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [102]),
	.cin(gnd),
	.combout(\Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~17 .lut_mask = 16'hE3E0;
defparam \Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N30
cycloneive_lcell_comb \Mux1~18 (
// Equation(s):
// \Mux1~18_combout  = (\rdoffset[0]~input_o  & ((\Mux1~17_combout  & (\r|altsyncram_component|auto_generated|q_b [126])) # (!\Mux1~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [110]))))) # (!\rdoffset[0]~input_o  & (((\Mux1~17_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [126]),
	.datab(\r|altsyncram_component|auto_generated|q_b [110]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\Mux1~17_combout ),
	.cin(gnd),
	.combout(\Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~18 .lut_mask = 16'hAFC0;
defparam \Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N22
cycloneive_lcell_comb \Mux1~10 (
// Equation(s):
// \Mux1~10_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [78]))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [70]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [70]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [78]),
	.cin(gnd),
	.combout(\Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~10 .lut_mask = 16'hF2C2;
defparam \Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N24
cycloneive_lcell_comb \Mux1~11 (
// Equation(s):
// \Mux1~11_combout  = (\rdoffset[1]~input_o  & ((\Mux1~10_combout  & ((\r|altsyncram_component|auto_generated|q_b [94]))) # (!\Mux1~10_combout  & (\r|altsyncram_component|auto_generated|q_b [86])))) # (!\rdoffset[1]~input_o  & (((\Mux1~10_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [86]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\Mux1~10_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [94]),
	.cin(gnd),
	.combout(\Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~11 .lut_mask = 16'hF838;
defparam \Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N0
cycloneive_lcell_comb \Mux1~19 (
// Equation(s):
// \Mux1~19_combout  = (\rdoffset[3]~input_o  & ((\Mux1~16_combout  & (\Mux1~18_combout )) # (!\Mux1~16_combout  & ((\Mux1~11_combout ))))) # (!\rdoffset[3]~input_o  & (\Mux1~16_combout ))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux1~16_combout ),
	.datac(\Mux1~18_combout ),
	.datad(\Mux1~11_combout ),
	.cin(gnd),
	.combout(\Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~19 .lut_mask = 16'hE6C4;
defparam \Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y20_N26
cycloneive_lcell_comb \Mux1~20 (
// Equation(s):
// \Mux1~20_combout  = (\rdoffset[4]~input_o  & (\Mux1~9_combout )) # (!\rdoffset[4]~input_o  & ((\Mux1~19_combout )))

	.dataa(\Mux1~9_combout ),
	.datab(\rdoffset[4]~input_o ),
	.datac(gnd),
	.datad(\Mux1~19_combout ),
	.cin(gnd),
	.combout(\Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~20 .lut_mask = 16'hBB88;
defparam \Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N22
cycloneive_lcell_comb \Mux0~17 (
// Equation(s):
// \Mux0~17_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [111]))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [103]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [103]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [111]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~17 .lut_mask = 16'hFC22;
defparam \Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N8
cycloneive_lcell_comb \Mux0~18 (
// Equation(s):
// \Mux0~18_combout  = (\rdoffset[1]~input_o  & ((\Mux0~17_combout  & ((\r|altsyncram_component|auto_generated|q_b [127]))) # (!\Mux0~17_combout  & (\r|altsyncram_component|auto_generated|q_b [119])))) # (!\rdoffset[1]~input_o  & (((\Mux0~17_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [119]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\Mux0~17_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [127]),
	.cin(gnd),
	.combout(\Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~18 .lut_mask = 16'hF838;
defparam \Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y66_N4
cycloneive_lcell_comb \Mux0~12 (
// Equation(s):
// \Mux0~12_combout  = (\rdoffset[0]~input_o  & (((\rdoffset[1]~input_o )))) # (!\rdoffset[0]~input_o  & ((\rdoffset[1]~input_o  & (\r|altsyncram_component|auto_generated|q_b [87])) # (!\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b 
// [71])))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [87]),
	.datab(\r|altsyncram_component|auto_generated|q_b [71]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\rdoffset[1]~input_o ),
	.cin(gnd),
	.combout(\Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~12 .lut_mask = 16'hFA0C;
defparam \Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y16_N24
cycloneive_lcell_comb \Mux0~13 (
// Equation(s):
// \Mux0~13_combout  = (\Mux0~12_combout  & (((\r|altsyncram_component|auto_generated|q_b [95]) # (!\rdoffset[0]~input_o )))) # (!\Mux0~12_combout  & (\r|altsyncram_component|auto_generated|q_b [79] & (\rdoffset[0]~input_o )))

	.dataa(\Mux0~12_combout ),
	.datab(\r|altsyncram_component|auto_generated|q_b [79]),
	.datac(\rdoffset[0]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [95]),
	.cin(gnd),
	.combout(\Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~13 .lut_mask = 16'hEA4A;
defparam \Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y14_N0
cycloneive_ram_block \r|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\wren~input_o ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o ,\data[7]~input_o }),
	.portaaddr({\~GND~combout }),
	.portabyteenamasks({gnd,gnd,gnd,vcc}),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\r|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "ram:r|altsyncram:altsyncram_component|altsyncram_o8q1:auto_generated|ALTSYNCRAM";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_mask_width = 4;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_size = 9;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 36;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 1;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 256;
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock0";
defparam \r|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N16
cycloneive_lcell_comb \Mux0~14 (
// Equation(s):
// \Mux0~14_combout  = (\rdoffset[1]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [23]) # ((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (((\r|altsyncram_component|auto_generated|q_b [7] & !\rdoffset[0]~input_o ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [23]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [7]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~14 .lut_mask = 16'hCCB8;
defparam \Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N2
cycloneive_lcell_comb \Mux0~15 (
// Equation(s):
// \Mux0~15_combout  = (\rdoffset[0]~input_o  & ((\Mux0~14_combout  & (\r|altsyncram_component|auto_generated|q_b [31])) # (!\Mux0~14_combout  & ((\r|altsyncram_component|auto_generated|q_b [15]))))) # (!\rdoffset[0]~input_o  & (((\Mux0~14_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [31]),
	.datab(\rdoffset[0]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [15]),
	.datad(\Mux0~14_combout ),
	.cin(gnd),
	.combout(\Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~15 .lut_mask = 16'hBBC0;
defparam \Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N4
cycloneive_lcell_comb \Mux0~16 (
// Equation(s):
// \Mux0~16_combout  = (\rdoffset[3]~input_o  & ((\Mux0~13_combout ) # ((\rdoffset[2]~input_o )))) # (!\rdoffset[3]~input_o  & (((!\rdoffset[2]~input_o  & \Mux0~15_combout ))))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\Mux0~13_combout ),
	.datac(\rdoffset[2]~input_o ),
	.datad(\Mux0~15_combout ),
	.cin(gnd),
	.combout(\Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~16 .lut_mask = 16'hADA8;
defparam \Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N28
cycloneive_lcell_comb \Mux0~10 (
// Equation(s):
// \Mux0~10_combout  = (\rdoffset[1]~input_o  & (((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & ((\rdoffset[0]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [47]))) # (!\rdoffset[0]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [39]))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [39]),
	.datab(\rdoffset[1]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [47]),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~10 .lut_mask = 16'hFC22;
defparam \Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N6
cycloneive_lcell_comb \Mux0~11 (
// Equation(s):
// \Mux0~11_combout  = (\Mux0~10_combout  & (((\r|altsyncram_component|auto_generated|q_b [63]) # (!\rdoffset[1]~input_o )))) # (!\Mux0~10_combout  & (\r|altsyncram_component|auto_generated|q_b [55] & (\rdoffset[1]~input_o )))

	.dataa(\r|altsyncram_component|auto_generated|q_b [55]),
	.datab(\Mux0~10_combout ),
	.datac(\rdoffset[1]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [63]),
	.cin(gnd),
	.combout(\Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~11 .lut_mask = 16'hEC2C;
defparam \Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N26
cycloneive_lcell_comb \Mux0~19 (
// Equation(s):
// \Mux0~19_combout  = (\rdoffset[2]~input_o  & ((\Mux0~16_combout  & (\Mux0~18_combout )) # (!\Mux0~16_combout  & ((\Mux0~11_combout ))))) # (!\rdoffset[2]~input_o  & (((\Mux0~16_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\Mux0~18_combout ),
	.datac(\Mux0~16_combout ),
	.datad(\Mux0~11_combout ),
	.cin(gnd),
	.combout(\Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~19 .lut_mask = 16'hDAD0;
defparam \Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N24
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\rdoffset[3]~input_o  & (((\rdoffset[2]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [207])))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b [143] & (!\rdoffset[2]~input_o )))

	.dataa(\rdoffset[3]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [143]),
	.datac(\rdoffset[2]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [207]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hAEA4;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N10
cycloneive_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\rdoffset[2]~input_o  & ((\Mux0~0_combout  & ((\r|altsyncram_component|auto_generated|q_b [239]))) # (!\Mux0~0_combout  & (\r|altsyncram_component|auto_generated|q_b [175])))) # (!\rdoffset[2]~input_o  & (((\Mux0~0_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [175]),
	.datac(\r|altsyncram_component|auto_generated|q_b [239]),
	.datad(\Mux0~0_combout ),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hF588;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N30
cycloneive_lcell_comb \Mux0~7 (
// Equation(s):
// \Mux0~7_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o )))) # (!\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [223]))) # (!\rdoffset[3]~input_o  & (\r|altsyncram_component|auto_generated|q_b 
// [159]))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [159]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [223]),
	.cin(gnd),
	.combout(\Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~7 .lut_mask = 16'hF4A4;
defparam \Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N0
cycloneive_lcell_comb \Mux0~8 (
// Equation(s):
// \Mux0~8_combout  = (\rdoffset[2]~input_o  & ((\Mux0~7_combout  & (\r|altsyncram_component|auto_generated|q_b [255])) # (!\Mux0~7_combout  & ((\r|altsyncram_component|auto_generated|q_b [191]))))) # (!\rdoffset[2]~input_o  & (((\Mux0~7_combout ))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [255]),
	.datac(\Mux0~7_combout ),
	.datad(\r|altsyncram_component|auto_generated|q_b [191]),
	.cin(gnd),
	.combout(\Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~8 .lut_mask = 16'hDAD0;
defparam \Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N0
cycloneive_lcell_comb \Mux0~2 (
// Equation(s):
// \Mux0~2_combout  = (\rdoffset[2]~input_o  & ((\rdoffset[3]~input_o ) # ((\r|altsyncram_component|auto_generated|q_b [183])))) # (!\rdoffset[2]~input_o  & (!\rdoffset[3]~input_o  & ((\r|altsyncram_component|auto_generated|q_b [151]))))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\rdoffset[3]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [183]),
	.datad(\r|altsyncram_component|auto_generated|q_b [151]),
	.cin(gnd),
	.combout(\Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~2 .lut_mask = 16'hB9A8;
defparam \Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N10
cycloneive_lcell_comb \Mux0~3 (
// Equation(s):
// \Mux0~3_combout  = (\rdoffset[3]~input_o  & ((\Mux0~2_combout  & ((\r|altsyncram_component|auto_generated|q_b [247]))) # (!\Mux0~2_combout  & (\r|altsyncram_component|auto_generated|q_b [215])))) # (!\rdoffset[3]~input_o  & (((\Mux0~2_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [215]),
	.datab(\rdoffset[3]~input_o ),
	.datac(\r|altsyncram_component|auto_generated|q_b [247]),
	.datad(\Mux0~2_combout ),
	.cin(gnd),
	.combout(\Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~3 .lut_mask = 16'hF388;
defparam \Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N28
cycloneive_lcell_comb \Mux0~4 (
// Equation(s):
// \Mux0~4_combout  = (\rdoffset[2]~input_o  & (((\rdoffset[3]~input_o ) # (\r|altsyncram_component|auto_generated|q_b [167])))) # (!\rdoffset[2]~input_o  & (\r|altsyncram_component|auto_generated|q_b [135] & (!\rdoffset[3]~input_o )))

	.dataa(\rdoffset[2]~input_o ),
	.datab(\r|altsyncram_component|auto_generated|q_b [135]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\r|altsyncram_component|auto_generated|q_b [167]),
	.cin(gnd),
	.combout(\Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~4 .lut_mask = 16'hAEA4;
defparam \Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X76_Y16_N6
cycloneive_lcell_comb \Mux0~5 (
// Equation(s):
// \Mux0~5_combout  = (\rdoffset[3]~input_o  & ((\Mux0~4_combout  & ((\r|altsyncram_component|auto_generated|q_b [231]))) # (!\Mux0~4_combout  & (\r|altsyncram_component|auto_generated|q_b [199])))) # (!\rdoffset[3]~input_o  & (((\Mux0~4_combout ))))

	.dataa(\r|altsyncram_component|auto_generated|q_b [199]),
	.datab(\r|altsyncram_component|auto_generated|q_b [231]),
	.datac(\rdoffset[3]~input_o ),
	.datad(\Mux0~4_combout ),
	.cin(gnd),
	.combout(\Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~5 .lut_mask = 16'hCFA0;
defparam \Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N12
cycloneive_lcell_comb \Mux0~6 (
// Equation(s):
// \Mux0~6_combout  = (\rdoffset[1]~input_o  & ((\Mux0~3_combout ) # ((\rdoffset[0]~input_o )))) # (!\rdoffset[1]~input_o  & (((\Mux0~5_combout  & !\rdoffset[0]~input_o ))))

	.dataa(\Mux0~3_combout ),
	.datab(\rdoffset[1]~input_o ),
	.datac(\Mux0~5_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~6 .lut_mask = 16'hCCB8;
defparam \Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N18
cycloneive_lcell_comb \Mux0~9 (
// Equation(s):
// \Mux0~9_combout  = (\Mux0~6_combout  & (((\Mux0~8_combout ) # (!\rdoffset[0]~input_o )))) # (!\Mux0~6_combout  & (\Mux0~1_combout  & ((\rdoffset[0]~input_o ))))

	.dataa(\Mux0~1_combout ),
	.datab(\Mux0~8_combout ),
	.datac(\Mux0~6_combout ),
	.datad(\rdoffset[0]~input_o ),
	.cin(gnd),
	.combout(\Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~9 .lut_mask = 16'hCAF0;
defparam \Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y16_N20
cycloneive_lcell_comb \Mux0~20 (
// Equation(s):
// \Mux0~20_combout  = (\rdoffset[4]~input_o  & ((\Mux0~9_combout ))) # (!\rdoffset[4]~input_o  & (\Mux0~19_combout ))

	.dataa(\Mux0~19_combout ),
	.datab(\Mux0~9_combout ),
	.datac(\rdoffset[4]~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~20 .lut_mask = 16'hCACA;
defparam \Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y32_N1
cycloneive_io_ibuf \wroffset[0]~input (
	.i(wroffset[0]),
	.ibar(gnd),
	.o(\wroffset[0]~input_o ));
// synopsys translate_off
defparam \wroffset[0]~input .bus_hold = "false";
defparam \wroffset[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y62_N15
cycloneive_io_ibuf \wroffset[1]~input (
	.i(wroffset[1]),
	.ibar(gnd),
	.o(\wroffset[1]~input_o ));
// synopsys translate_off
defparam \wroffset[1]~input .bus_hold = "false";
defparam \wroffset[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \wroffset[2]~input (
	.i(wroffset[2]),
	.ibar(gnd),
	.o(\wroffset[2]~input_o ));
// synopsys translate_off
defparam \wroffset[2]~input .bus_hold = "false";
defparam \wroffset[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y23_N15
cycloneive_io_ibuf \wroffset[3]~input (
	.i(wroffset[3]),
	.ibar(gnd),
	.o(\wroffset[3]~input_o ));
// synopsys translate_off
defparam \wroffset[3]~input .bus_hold = "false";
defparam \wroffset[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
cycloneive_io_ibuf \wroffset[4]~input (
	.i(wroffset[4]),
	.ibar(gnd),
	.o(\wroffset[4]~input_o ));
// synopsys translate_off
defparam \wroffset[4]~input .bus_hold = "false";
defparam \wroffset[4]~input .simulate_z_as = "z";
// synopsys translate_on

assign q[0] = \q[0]~output_o ;

assign q[1] = \q[1]~output_o ;

assign q[2] = \q[2]~output_o ;

assign q[3] = \q[3]~output_o ;

assign q[4] = \q[4]~output_o ;

assign q[5] = \q[5]~output_o ;

assign q[6] = \q[6]~output_o ;

assign q[7] = \q[7]~output_o ;

assign read_q_tmp[0] = \read_q_tmp[0]~output_o ;

assign read_q_tmp[1] = \read_q_tmp[1]~output_o ;

assign read_q_tmp[2] = \read_q_tmp[2]~output_o ;

assign read_q_tmp[3] = \read_q_tmp[3]~output_o ;

assign read_q_tmp[4] = \read_q_tmp[4]~output_o ;

assign read_q_tmp[5] = \read_q_tmp[5]~output_o ;

assign read_q_tmp[6] = \read_q_tmp[6]~output_o ;

assign read_q_tmp[7] = \read_q_tmp[7]~output_o ;

assign read_q_tmp[8] = \read_q_tmp[8]~output_o ;

assign read_q_tmp[9] = \read_q_tmp[9]~output_o ;

assign read_q_tmp[10] = \read_q_tmp[10]~output_o ;

assign read_q_tmp[11] = \read_q_tmp[11]~output_o ;

assign read_q_tmp[12] = \read_q_tmp[12]~output_o ;

assign read_q_tmp[13] = \read_q_tmp[13]~output_o ;

assign read_q_tmp[14] = \read_q_tmp[14]~output_o ;

assign read_q_tmp[15] = \read_q_tmp[15]~output_o ;

assign read_q_tmp[16] = \read_q_tmp[16]~output_o ;

assign read_q_tmp[17] = \read_q_tmp[17]~output_o ;

assign read_q_tmp[18] = \read_q_tmp[18]~output_o ;

assign read_q_tmp[19] = \read_q_tmp[19]~output_o ;

assign read_q_tmp[20] = \read_q_tmp[20]~output_o ;

assign read_q_tmp[21] = \read_q_tmp[21]~output_o ;

assign read_q_tmp[22] = \read_q_tmp[22]~output_o ;

assign read_q_tmp[23] = \read_q_tmp[23]~output_o ;

assign read_q_tmp[24] = \read_q_tmp[24]~output_o ;

assign read_q_tmp[25] = \read_q_tmp[25]~output_o ;

assign read_q_tmp[26] = \read_q_tmp[26]~output_o ;

assign read_q_tmp[27] = \read_q_tmp[27]~output_o ;

assign read_q_tmp[28] = \read_q_tmp[28]~output_o ;

assign read_q_tmp[29] = \read_q_tmp[29]~output_o ;

assign read_q_tmp[30] = \read_q_tmp[30]~output_o ;

assign read_q_tmp[31] = \read_q_tmp[31]~output_o ;

assign read_q_tmp[32] = \read_q_tmp[32]~output_o ;

assign read_q_tmp[33] = \read_q_tmp[33]~output_o ;

assign read_q_tmp[34] = \read_q_tmp[34]~output_o ;

assign read_q_tmp[35] = \read_q_tmp[35]~output_o ;

assign read_q_tmp[36] = \read_q_tmp[36]~output_o ;

assign read_q_tmp[37] = \read_q_tmp[37]~output_o ;

assign read_q_tmp[38] = \read_q_tmp[38]~output_o ;

assign read_q_tmp[39] = \read_q_tmp[39]~output_o ;

assign read_q_tmp[40] = \read_q_tmp[40]~output_o ;

assign read_q_tmp[41] = \read_q_tmp[41]~output_o ;

assign read_q_tmp[42] = \read_q_tmp[42]~output_o ;

assign read_q_tmp[43] = \read_q_tmp[43]~output_o ;

assign read_q_tmp[44] = \read_q_tmp[44]~output_o ;

assign read_q_tmp[45] = \read_q_tmp[45]~output_o ;

assign read_q_tmp[46] = \read_q_tmp[46]~output_o ;

assign read_q_tmp[47] = \read_q_tmp[47]~output_o ;

assign read_q_tmp[48] = \read_q_tmp[48]~output_o ;

assign read_q_tmp[49] = \read_q_tmp[49]~output_o ;

assign read_q_tmp[50] = \read_q_tmp[50]~output_o ;

assign read_q_tmp[51] = \read_q_tmp[51]~output_o ;

assign read_q_tmp[52] = \read_q_tmp[52]~output_o ;

assign read_q_tmp[53] = \read_q_tmp[53]~output_o ;

assign read_q_tmp[54] = \read_q_tmp[54]~output_o ;

assign read_q_tmp[55] = \read_q_tmp[55]~output_o ;

assign read_q_tmp[56] = \read_q_tmp[56]~output_o ;

assign read_q_tmp[57] = \read_q_tmp[57]~output_o ;

assign read_q_tmp[58] = \read_q_tmp[58]~output_o ;

assign read_q_tmp[59] = \read_q_tmp[59]~output_o ;

assign read_q_tmp[60] = \read_q_tmp[60]~output_o ;

assign read_q_tmp[61] = \read_q_tmp[61]~output_o ;

assign read_q_tmp[62] = \read_q_tmp[62]~output_o ;

assign read_q_tmp[63] = \read_q_tmp[63]~output_o ;

assign read_q_tmp[64] = \read_q_tmp[64]~output_o ;

assign read_q_tmp[65] = \read_q_tmp[65]~output_o ;

assign read_q_tmp[66] = \read_q_tmp[66]~output_o ;

assign read_q_tmp[67] = \read_q_tmp[67]~output_o ;

assign read_q_tmp[68] = \read_q_tmp[68]~output_o ;

assign read_q_tmp[69] = \read_q_tmp[69]~output_o ;

assign read_q_tmp[70] = \read_q_tmp[70]~output_o ;

assign read_q_tmp[71] = \read_q_tmp[71]~output_o ;

assign read_q_tmp[72] = \read_q_tmp[72]~output_o ;

assign read_q_tmp[73] = \read_q_tmp[73]~output_o ;

assign read_q_tmp[74] = \read_q_tmp[74]~output_o ;

assign read_q_tmp[75] = \read_q_tmp[75]~output_o ;

assign read_q_tmp[76] = \read_q_tmp[76]~output_o ;

assign read_q_tmp[77] = \read_q_tmp[77]~output_o ;

assign read_q_tmp[78] = \read_q_tmp[78]~output_o ;

assign read_q_tmp[79] = \read_q_tmp[79]~output_o ;

assign read_q_tmp[80] = \read_q_tmp[80]~output_o ;

assign read_q_tmp[81] = \read_q_tmp[81]~output_o ;

assign read_q_tmp[82] = \read_q_tmp[82]~output_o ;

assign read_q_tmp[83] = \read_q_tmp[83]~output_o ;

assign read_q_tmp[84] = \read_q_tmp[84]~output_o ;

assign read_q_tmp[85] = \read_q_tmp[85]~output_o ;

assign read_q_tmp[86] = \read_q_tmp[86]~output_o ;

assign read_q_tmp[87] = \read_q_tmp[87]~output_o ;

assign read_q_tmp[88] = \read_q_tmp[88]~output_o ;

assign read_q_tmp[89] = \read_q_tmp[89]~output_o ;

assign read_q_tmp[90] = \read_q_tmp[90]~output_o ;

assign read_q_tmp[91] = \read_q_tmp[91]~output_o ;

assign read_q_tmp[92] = \read_q_tmp[92]~output_o ;

assign read_q_tmp[93] = \read_q_tmp[93]~output_o ;

assign read_q_tmp[94] = \read_q_tmp[94]~output_o ;

assign read_q_tmp[95] = \read_q_tmp[95]~output_o ;

assign read_q_tmp[96] = \read_q_tmp[96]~output_o ;

assign read_q_tmp[97] = \read_q_tmp[97]~output_o ;

assign read_q_tmp[98] = \read_q_tmp[98]~output_o ;

assign read_q_tmp[99] = \read_q_tmp[99]~output_o ;

assign read_q_tmp[100] = \read_q_tmp[100]~output_o ;

assign read_q_tmp[101] = \read_q_tmp[101]~output_o ;

assign read_q_tmp[102] = \read_q_tmp[102]~output_o ;

assign read_q_tmp[103] = \read_q_tmp[103]~output_o ;

assign read_q_tmp[104] = \read_q_tmp[104]~output_o ;

assign read_q_tmp[105] = \read_q_tmp[105]~output_o ;

assign read_q_tmp[106] = \read_q_tmp[106]~output_o ;

assign read_q_tmp[107] = \read_q_tmp[107]~output_o ;

assign read_q_tmp[108] = \read_q_tmp[108]~output_o ;

assign read_q_tmp[109] = \read_q_tmp[109]~output_o ;

assign read_q_tmp[110] = \read_q_tmp[110]~output_o ;

assign read_q_tmp[111] = \read_q_tmp[111]~output_o ;

assign read_q_tmp[112] = \read_q_tmp[112]~output_o ;

assign read_q_tmp[113] = \read_q_tmp[113]~output_o ;

assign read_q_tmp[114] = \read_q_tmp[114]~output_o ;

assign read_q_tmp[115] = \read_q_tmp[115]~output_o ;

assign read_q_tmp[116] = \read_q_tmp[116]~output_o ;

assign read_q_tmp[117] = \read_q_tmp[117]~output_o ;

assign read_q_tmp[118] = \read_q_tmp[118]~output_o ;

assign read_q_tmp[119] = \read_q_tmp[119]~output_o ;

assign read_q_tmp[120] = \read_q_tmp[120]~output_o ;

assign read_q_tmp[121] = \read_q_tmp[121]~output_o ;

assign read_q_tmp[122] = \read_q_tmp[122]~output_o ;

assign read_q_tmp[123] = \read_q_tmp[123]~output_o ;

assign read_q_tmp[124] = \read_q_tmp[124]~output_o ;

assign read_q_tmp[125] = \read_q_tmp[125]~output_o ;

assign read_q_tmp[126] = \read_q_tmp[126]~output_o ;

assign read_q_tmp[127] = \read_q_tmp[127]~output_o ;

assign read_q_tmp[128] = \read_q_tmp[128]~output_o ;

assign read_q_tmp[129] = \read_q_tmp[129]~output_o ;

assign read_q_tmp[130] = \read_q_tmp[130]~output_o ;

assign read_q_tmp[131] = \read_q_tmp[131]~output_o ;

assign read_q_tmp[132] = \read_q_tmp[132]~output_o ;

assign read_q_tmp[133] = \read_q_tmp[133]~output_o ;

assign read_q_tmp[134] = \read_q_tmp[134]~output_o ;

assign read_q_tmp[135] = \read_q_tmp[135]~output_o ;

assign read_q_tmp[136] = \read_q_tmp[136]~output_o ;

assign read_q_tmp[137] = \read_q_tmp[137]~output_o ;

assign read_q_tmp[138] = \read_q_tmp[138]~output_o ;

assign read_q_tmp[139] = \read_q_tmp[139]~output_o ;

assign read_q_tmp[140] = \read_q_tmp[140]~output_o ;

assign read_q_tmp[141] = \read_q_tmp[141]~output_o ;

assign read_q_tmp[142] = \read_q_tmp[142]~output_o ;

assign read_q_tmp[143] = \read_q_tmp[143]~output_o ;

assign read_q_tmp[144] = \read_q_tmp[144]~output_o ;

assign read_q_tmp[145] = \read_q_tmp[145]~output_o ;

assign read_q_tmp[146] = \read_q_tmp[146]~output_o ;

assign read_q_tmp[147] = \read_q_tmp[147]~output_o ;

assign read_q_tmp[148] = \read_q_tmp[148]~output_o ;

assign read_q_tmp[149] = \read_q_tmp[149]~output_o ;

assign read_q_tmp[150] = \read_q_tmp[150]~output_o ;

assign read_q_tmp[151] = \read_q_tmp[151]~output_o ;

assign read_q_tmp[152] = \read_q_tmp[152]~output_o ;

assign read_q_tmp[153] = \read_q_tmp[153]~output_o ;

assign read_q_tmp[154] = \read_q_tmp[154]~output_o ;

assign read_q_tmp[155] = \read_q_tmp[155]~output_o ;

assign read_q_tmp[156] = \read_q_tmp[156]~output_o ;

assign read_q_tmp[157] = \read_q_tmp[157]~output_o ;

assign read_q_tmp[158] = \read_q_tmp[158]~output_o ;

assign read_q_tmp[159] = \read_q_tmp[159]~output_o ;

assign read_q_tmp[160] = \read_q_tmp[160]~output_o ;

assign read_q_tmp[161] = \read_q_tmp[161]~output_o ;

assign read_q_tmp[162] = \read_q_tmp[162]~output_o ;

assign read_q_tmp[163] = \read_q_tmp[163]~output_o ;

assign read_q_tmp[164] = \read_q_tmp[164]~output_o ;

assign read_q_tmp[165] = \read_q_tmp[165]~output_o ;

assign read_q_tmp[166] = \read_q_tmp[166]~output_o ;

assign read_q_tmp[167] = \read_q_tmp[167]~output_o ;

assign read_q_tmp[168] = \read_q_tmp[168]~output_o ;

assign read_q_tmp[169] = \read_q_tmp[169]~output_o ;

assign read_q_tmp[170] = \read_q_tmp[170]~output_o ;

assign read_q_tmp[171] = \read_q_tmp[171]~output_o ;

assign read_q_tmp[172] = \read_q_tmp[172]~output_o ;

assign read_q_tmp[173] = \read_q_tmp[173]~output_o ;

assign read_q_tmp[174] = \read_q_tmp[174]~output_o ;

assign read_q_tmp[175] = \read_q_tmp[175]~output_o ;

assign read_q_tmp[176] = \read_q_tmp[176]~output_o ;

assign read_q_tmp[177] = \read_q_tmp[177]~output_o ;

assign read_q_tmp[178] = \read_q_tmp[178]~output_o ;

assign read_q_tmp[179] = \read_q_tmp[179]~output_o ;

assign read_q_tmp[180] = \read_q_tmp[180]~output_o ;

assign read_q_tmp[181] = \read_q_tmp[181]~output_o ;

assign read_q_tmp[182] = \read_q_tmp[182]~output_o ;

assign read_q_tmp[183] = \read_q_tmp[183]~output_o ;

assign read_q_tmp[184] = \read_q_tmp[184]~output_o ;

assign read_q_tmp[185] = \read_q_tmp[185]~output_o ;

assign read_q_tmp[186] = \read_q_tmp[186]~output_o ;

assign read_q_tmp[187] = \read_q_tmp[187]~output_o ;

assign read_q_tmp[188] = \read_q_tmp[188]~output_o ;

assign read_q_tmp[189] = \read_q_tmp[189]~output_o ;

assign read_q_tmp[190] = \read_q_tmp[190]~output_o ;

assign read_q_tmp[191] = \read_q_tmp[191]~output_o ;

assign read_q_tmp[192] = \read_q_tmp[192]~output_o ;

assign read_q_tmp[193] = \read_q_tmp[193]~output_o ;

assign read_q_tmp[194] = \read_q_tmp[194]~output_o ;

assign read_q_tmp[195] = \read_q_tmp[195]~output_o ;

assign read_q_tmp[196] = \read_q_tmp[196]~output_o ;

assign read_q_tmp[197] = \read_q_tmp[197]~output_o ;

assign read_q_tmp[198] = \read_q_tmp[198]~output_o ;

assign read_q_tmp[199] = \read_q_tmp[199]~output_o ;

assign read_q_tmp[200] = \read_q_tmp[200]~output_o ;

assign read_q_tmp[201] = \read_q_tmp[201]~output_o ;

assign read_q_tmp[202] = \read_q_tmp[202]~output_o ;

assign read_q_tmp[203] = \read_q_tmp[203]~output_o ;

assign read_q_tmp[204] = \read_q_tmp[204]~output_o ;

assign read_q_tmp[205] = \read_q_tmp[205]~output_o ;

assign read_q_tmp[206] = \read_q_tmp[206]~output_o ;

assign read_q_tmp[207] = \read_q_tmp[207]~output_o ;

assign read_q_tmp[208] = \read_q_tmp[208]~output_o ;

assign read_q_tmp[209] = \read_q_tmp[209]~output_o ;

assign read_q_tmp[210] = \read_q_tmp[210]~output_o ;

assign read_q_tmp[211] = \read_q_tmp[211]~output_o ;

assign read_q_tmp[212] = \read_q_tmp[212]~output_o ;

assign read_q_tmp[213] = \read_q_tmp[213]~output_o ;

assign read_q_tmp[214] = \read_q_tmp[214]~output_o ;

assign read_q_tmp[215] = \read_q_tmp[215]~output_o ;

assign read_q_tmp[216] = \read_q_tmp[216]~output_o ;

assign read_q_tmp[217] = \read_q_tmp[217]~output_o ;

assign read_q_tmp[218] = \read_q_tmp[218]~output_o ;

assign read_q_tmp[219] = \read_q_tmp[219]~output_o ;

assign read_q_tmp[220] = \read_q_tmp[220]~output_o ;

assign read_q_tmp[221] = \read_q_tmp[221]~output_o ;

assign read_q_tmp[222] = \read_q_tmp[222]~output_o ;

assign read_q_tmp[223] = \read_q_tmp[223]~output_o ;

assign read_q_tmp[224] = \read_q_tmp[224]~output_o ;

assign read_q_tmp[225] = \read_q_tmp[225]~output_o ;

assign read_q_tmp[226] = \read_q_tmp[226]~output_o ;

assign read_q_tmp[227] = \read_q_tmp[227]~output_o ;

assign read_q_tmp[228] = \read_q_tmp[228]~output_o ;

assign read_q_tmp[229] = \read_q_tmp[229]~output_o ;

assign read_q_tmp[230] = \read_q_tmp[230]~output_o ;

assign read_q_tmp[231] = \read_q_tmp[231]~output_o ;

assign read_q_tmp[232] = \read_q_tmp[232]~output_o ;

assign read_q_tmp[233] = \read_q_tmp[233]~output_o ;

assign read_q_tmp[234] = \read_q_tmp[234]~output_o ;

assign read_q_tmp[235] = \read_q_tmp[235]~output_o ;

assign read_q_tmp[236] = \read_q_tmp[236]~output_o ;

assign read_q_tmp[237] = \read_q_tmp[237]~output_o ;

assign read_q_tmp[238] = \read_q_tmp[238]~output_o ;

assign read_q_tmp[239] = \read_q_tmp[239]~output_o ;

assign read_q_tmp[240] = \read_q_tmp[240]~output_o ;

assign read_q_tmp[241] = \read_q_tmp[241]~output_o ;

assign read_q_tmp[242] = \read_q_tmp[242]~output_o ;

assign read_q_tmp[243] = \read_q_tmp[243]~output_o ;

assign read_q_tmp[244] = \read_q_tmp[244]~output_o ;

assign read_q_tmp[245] = \read_q_tmp[245]~output_o ;

assign read_q_tmp[246] = \read_q_tmp[246]~output_o ;

assign read_q_tmp[247] = \read_q_tmp[247]~output_o ;

assign read_q_tmp[248] = \read_q_tmp[248]~output_o ;

assign read_q_tmp[249] = \read_q_tmp[249]~output_o ;

assign read_q_tmp[250] = \read_q_tmp[250]~output_o ;

assign read_q_tmp[251] = \read_q_tmp[251]~output_o ;

assign read_q_tmp[252] = \read_q_tmp[252]~output_o ;

assign read_q_tmp[253] = \read_q_tmp[253]~output_o ;

assign read_q_tmp[254] = \read_q_tmp[254]~output_o ;

assign read_q_tmp[255] = \read_q_tmp[255]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
