Microchip MPLAB XC8 Compiler V2.31

Linker command line:

-W-3 --edf=C:\Program Files\Microchip\xc8\v2.31\pic\dat\en_msgs.txt -cn \
  -h+dist/default/production\Control.X.production.sym \
  --cmf=dist/default/production\Control.X.production.cmf -z -Q16F887 \
  -oC:\Users\swimm\AppData\Local\Temp\sg2k.2 --defsym=__MPLAB_BUILD=1 \
  -Mdist/default/production/Control.X.production.map -E1 -ver=XC8 Compiler \
  --acfsm=1493 -ASTACK=0110h-016Fh -pstack=STACK -ACODE=00h-07FFhx4 \
  -ASTRCODE=00h-01FFFh -ASTRING=00h-0FFhx32 -ACONST=00h-0FFhx32 \
  -AENTRY=00h-0FFhx32 -ACOMMON=070h-07Fh -ABANK0=020h-06Fh \
  -ABANK1=0A0h-0EFh -ABANK2=0110h-016Fh -ABANK3=0190h-01EFh \
  -ARAM=020h-06Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh \
  -AABS1=020h-07Fh,0A0h-0EFh,0110h-016Fh,0190h-01EFh -ASFR0=00h-01Fh \
  -ASFR1=080h-09Fh -ASFR2=0100h-010Fh -ASFR3=0180h-018Fh \
  -ACONFIG=02007h-02008h -DCONFIG=2 -AIDLOC=02000h-02003h -DIDLOC=2 \
  -AEEDATA=00h-0FFh/02100h -peeprom_data=EEDATA -DEEDATA=2 -DCODE=2 \
  -DSTRCODE=2 -DSTRING=2 -DCONST=2 -DENTRY=2 \
  -preset_vec=00h,intentry=04h,init,end_init -ppowerup=CODE -pcinit=CODE \
  -pfunctab=ENTRY -k C:\Users\swimm\AppData\Local\Temp\sg2k.o \
  dist/default/production\Control.X.production.o 

Object code version is 3.11

Machine type is 16F887



                Name                               Link     Load   Length Selector   Space Scale
C:\Users\swimm\AppData\Local\Temp\sg2k.o
                end_init                              C        C        3        8       0
                reset_vec                             0        0        3        0       0
                config                             2007     2007        2        0       4
dist/default/production\Control.X.production.o
                cinit                                 F        F        E        8       0
                intentry                              4        4        8        8       0
                config                             2007     2007        2        0       4
                text4                                62       62       35        8       0
                text3                                C7       C7       1A        8       0
                text2                                1D       1D       45        8       0
                text1                                97       97       30        8       0
                maintext                             E1       E1       19        8       0
                cstackBANK0                          24       24        2       20       1
                cstackCOMMON                         70       70        8       70       1
                bssBANK0                             20       20        4       20       1
                bssCOMMON                            78       78        4       70       1

TOTAL           Name                               Link     Load   Length     Space
        CLASS   STACK          

        CLASS   CODE           
                end_init                              C        C        3         0
                cinit                                 F        F        E         0
                intentry                              4        4        8         0
                reset_vec                             0        0        3         0
                text4                                62       62       35         0
                text3                                C7       C7       1A         0
                text2                                1D       1D       45         0
                text1                                97       97       30         0
                maintext                             E1       E1       19         0

        CLASS   STRCODE        

        CLASS   STRING         

        CLASS   CONST          

        CLASS   ENTRY          

        CLASS   COMMON         
                cstackCOMMON                         70       70        8         1
                bssCOMMON                            78       78        4         1

        CLASS   BANK0          
                cstackBANK0                          24       24        2         1
                bssBANK0                             20       20        4         1

        CLASS   BANK1          

        CLASS   BANK2          

        CLASS   BANK3          

        CLASS   RAM            

        CLASS   ABS1           
                abs_s1                               7E       7E        2         1

        CLASS   SFR0           

        CLASS   SFR1           

        CLASS   SFR2           

        CLASS   SFR3           

        CLASS   CONFIG         
                config                             2007     2007        2         4

        CLASS   IDLOC          

        CLASS   EEDATA         



SEGMENTS        Name                           Load    Length   Top    Selector   Space  Class     Delta

                reset_vec                      000000  000003  000003         0       0  CODE        2
                intentry                       000004  0000F6  0000FA         8       0  CODE        2
                bssBANK0                       000020  000006  000026        20       1  BANK0       1
                cstackCOMMON                   000070  00000C  00007C        70       1  COMMON      1


UNUSED ADDRESS RANGES

        Name                Unused          Largest block    Delta
        BANK0            0026-006F             4A           1
        BANK1            00A0-00EF             50           1
        BANK2            0110-016F             60           1
        BANK3            0190-01EF             60           1
        CODE             0003-0003              1           2
                         00FA-1FFF            800
        COMMON           007C-007D              2           1
        CONST            0003-0003              1           2
                         00FA-1FFF            100
        EEDATA           2100-21FF            100           2
        ENTRY            0003-0003              1           2
                         00FA-1FFF            100
        IDLOC            2000-2003              4           2
        RAM              0026-006F             4A           1
                         00A0-00EF             50
                         0110-016F             60
                         0190-01EF             60
        SFR0             0000-001F             20           1
        SFR1             0080-009F             20           1
        SFR2             0100-010F             10           1
        SFR3             0180-018F             10           1
        STACK            0110-016F             60           1
        STRCODE          0003-0003              1           2
                         00FA-1FFF           1F06
        STRING           0003-0003              1           2
                         00FA-1FFF            100

                                  Symbol Table

UART_write@word          cstackCOMMON 0073
USART_CONFIG@frec        cstackCOMMON 0072
USART_CONFIG@rc          cstackCOMMON 0076
USART_CONFIG@tr          cstackCOMMON 0074
_ANSEL                   (abs)        0188
_ANSELH                  (abs)        0189
_BAUDCTLbits             (abs)        0187
_INTCONbits              (abs)        000B
_IOCB                    (abs)        0096
_OPTION_REGbits          (abs)        0081
_OSCCONbits              (abs)        008F
_PIE1bits                (abs)        008C
_RB0                     (abs)        0030
_RB1                     (abs)        0031
_RB2                     (abs)        0032
_RB3                     (abs)        0033
_RCIF                    (abs)        0065
_RCSTAbits               (abs)        0018
_SPBRG                   (abs)        0099
_TRISA                   (abs)        0085
_TRISB                   (abs)        0086
_TXEN                    (abs)        04C5
_TXREG                   (abs)        0019
_TXSTAbits               (abs)        0098
_UART_write              text3        00C7
_USART_CONFIG            text2        001D
_WPUB                    (abs)        0095
__Habs1                  abs1         0000
__Hbank0                 bank0        0000
__Hbank1                 bank1        0000
__Hbank2                 bank2        0000
__Hbank3                 bank3        0000
__HbssBANK0              bssBANK0     0000
__HbssCOMMON             bssCOMMON    0000
__Hcinit                 cinit        001D
__Hclrtext               clrtext      0000
__Hcode                  code         0000
__Hcommon                common       0000
__Hconfig                config       2009
__HcstackBANK0           cstackBANK0  0000
__HcstackCOMMON          cstackCOMMON 0000
__Heeprom_data           eeprom_data  0000
__Hend_init              end_init     000F
__Hfunctab               functab      0000
__Hinit                  init         000C
__Hintentry              intentry     000C
__Hmaintext              maintext     0000
__Hpowerup               powerup      0000
__Hram                   ram          0000
__Hreset_vec             reset_vec    0003
__Hsfr0                  sfr0         0000
__Hsfr1                  sfr1         0000
__Hsfr2                  sfr2         0000
__Hsfr3                  sfr3         0000
__Hspace_0               (abs)        00FA
__Hspace_1               (abs)        007C
__Hspace_2               (abs)        0000
__Hspace_3               (abs)        0000
__Hspace_4               (abs)        4010
__Hstack                 stack        0000
__Hstrings               strings      0000
__Htext                  text         0000
__Labs1                  abs1         0000
__Lbank0                 bank0        0000
__Lbank1                 bank1        0000
__Lbank2                 bank2        0000
__Lbank3                 bank3        0000
__LbssBANK0              bssBANK0     0000
__LbssCOMMON             bssCOMMON    0000
__Lcinit                 cinit        000F
__Lclrtext               clrtext      0000
__Lcode                  code         0000
__Lcommon                common       0000
__Lconfig                config       0000
__LcstackBANK0           cstackBANK0  0000
__LcstackCOMMON          cstackCOMMON 0000
__Leeprom_data           eeprom_data  0000
__Lend_init              end_init     000C
__Lfunctab               functab      0000
__Linit                  init         000C
__Lintentry              intentry     0004
__Lmaintext              maintext     0000
__Lpowerup               powerup      0000
__Lram                   ram          0000
__Lreset_vec             reset_vec    0000
__Lsfr0                  sfr0         0000
__Lsfr1                  sfr1         0000
__Lsfr2                  sfr2         0000
__Lsfr3                  sfr3         0000
__Lspace_0               (abs)        0000
__Lspace_1               (abs)        0000
__Lspace_2               (abs)        0000
__Lspace_3               (abs)        0000
__Lspace_4               (abs)        0000
__Lstack                 stack        0000
__Lstrings               strings      0000
__Ltext                  text         0000
__S0                     (abs)        00FA
__S1                     (abs)        007C
__S2                     (abs)        0000
__S3                     (abs)        0000
___int_sp                stack        0000
___latbits               (abs)        0002
___sp                    stack        0000
___stackhi               (abs)        0000
___stacklo               (abs)        0000
__end_of_UART_write      text3        00E1
__end_of_USART_CONFIG    text2        0062
__end_of__initialization cinit        0019
__end_of_isr             text4        0097
__end_of_main            maintext     00FA
__end_of_setup           text1        00C7
__initialization         cinit        000F
__pbssBANK0              bssBANK0     0020
__pbssCOMMON             bssCOMMON    0078
__pcstackBANK0           cstackBANK0  0024
__pcstackCOMMON          cstackCOMMON 0070
__pintentry              intentry     0004
__pmaintext              maintext     00E1
__ptext1                 text1        0097
__ptext2                 text2        001D
__ptext3                 text3        00C7
__ptext4                 text4        0062
__size_of_UART_write     (abs)        0000
__size_of_USART_CONFIG   (abs)        0000
__size_of_isr            (abs)        0000
__size_of_main           (abs)        0000
__size_of_setup          (abs)        0000
_con                     bssCOMMON    007B
_isr                     text4        0062
_main                    maintext     00E1
_setup                   text1        0097
btemp                    (abs)        007E
end_of_initialization    cinit        0019
interrupt_function       intentry     0004
intlevel0                functab      0000
intlevel1                functab      0000
intlevel2                functab      0000
intlevel3                functab      0000
intlevel4                functab      0000
intlevel5                functab      0000
reset_vec                reset_vec    0000
saved_w                  (abs)        007E
start                    init         000C
start_initialization     cinit        000F
wtemp0                   (abs)        007E


FUNCTION INFORMATION:

 *************** function _main *****************
 Defined at:
		line 127 in file "Control.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       2       0       0       0
      Totals:         0       2       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels required when called:    3
 This function calls:
		_UART_write
		_setup
 This function is called by:
		Startup code after reset
 This function uses a non-reentrant model


 *************** function _setup *****************
 Defined at:
		line 104 in file "Control.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         0       0       0       0       0
Total ram usage:        0 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    2
 This function calls:
		_USART_CONFIG
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _USART_CONFIG *****************
 Defined at:
		line 33 in file "Control.c"
 Parameters:    Size  Location     Type
  frec            2    2[COMMON] int 
  tr              2    4[COMMON] int 
  rc              2    6[COMMON] int 
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         6       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          0       0       0       0       0
      Totals:         6       0       0       0       0
Total ram usage:        6 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_setup
 This function uses a non-reentrant model


 *************** function _UART_write *****************
 Defined at:
		line 64 in file "Control.c"
 Parameters:    Size  Location     Type
  word            1    wreg     PTR unsigned char 
		 -> con(1), 
 Auto vars:     Size  Location     Type
  word            1    3[COMMON] PTR unsigned char 
		 -> con(1), 
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		wreg, fsr0l, fsr0h, status,2, status,0
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         1       0       0       0       0
      Temps:          1       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 Hardware stack levels required when called:    1
 This function calls:
		Nothing
 This function is called by:
		_main
 This function uses a non-reentrant model


 *************** function _isr *****************
 Defined at:
		line 77 in file "Control.c"
 Parameters:    Size  Location     Type
		None
 Auto vars:     Size  Location     Type
		None
 Return value:  Size  Location     Type
                  1    wreg      void 
 Registers used:
		status,2
 Tracked objects:
		On entry : 
		On exit  : 
		Unchanged: 
 Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
      Params:         0       0       0       0       0
      Locals:         0       0       0       0       0
      Temps:          2       0       0       0       0
      Totals:         2       0       0       0       0
Total ram usage:        2 bytes
 Hardware stack levels used:    1
 This function calls:
		Nothing
 This function is called by:
		Interrupt level 1
 This function uses a non-reentrant model



MODULE INFORMATION

Module		Function		Class		Link	Load	Size
Control.c
		_main          		CODE           	00E1	0000	25
		_isr           		CODE           	0062	0000	53
		_setup         		CODE           	0097	0000	48
		_UART_write    		CODE           	00C7	0000	26
		_USART_CONFIG  		CODE           	001D	0000	69

Control.c estimated size: 221

shared
		__initialization		CODE           	000F	0000	10

shared estimated size: 10

