<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UART_receiver_tb_isim_par.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UARTtop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UARTtop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UARTtop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UARTtop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UARTtop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UARTtop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UARTtop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UARTtop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UARTtop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UARTtop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UARTtop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UARTtop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UARTtop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UARTtop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UARTtop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UARTtop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UARTtop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UARTtop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UARTtop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UARTtop_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UARTtop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UARTtop_isim_par.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UARTtop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UARTtop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UARTtop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UARTtop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTtop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTtop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UARTtop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UARTtop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTtop_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UARTtop_stx_par.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UARTtop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UARTtop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UARTtop_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UARTtop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="brg_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="brg_tb_isim_par.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="brg_tb_par.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/UARTtop_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/UARTtop_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/UARTtop_timesim.vhd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_transmitter_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_transmitter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="uart_transmitter_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_transmitter_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_transmitter_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart_transmitter_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1616574430" xil_pn:in_ck="-560314298931532105" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1616574430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_controller.vhd"/>
      <outfile xil_pn:name="UART_receiver.vhd"/>
      <outfile xil_pn:name="UART_receiver_tb.vhd"/>
      <outfile xil_pn:name="UART_transmitter.vhd"/>
      <outfile xil_pn:name="UARTtop.vhd"/>
      <outfile xil_pn:name="baud_rate_generator.vhd"/>
      <outfile xil_pn:name="brg_tb.vhd"/>
      <outfile xil_pn:name="echo_device.vhd"/>
      <outfile xil_pn:name="transmitter_debug_pkg.vhd"/>
      <outfile xil_pn:name="uart_transmitter_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1616574433" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2596707759411408957" xil_pn:start_ts="1616574433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574433" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7171303818435835327" xil_pn:start_ts="1616574433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574433" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4714353608797188208" xil_pn:start_ts="1616574433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574433" xil_pn:in_ck="-560314298931532105" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1616574433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UART_controller.vhd"/>
      <outfile xil_pn:name="UART_receiver.vhd"/>
      <outfile xil_pn:name="UART_receiver_tb.vhd"/>
      <outfile xil_pn:name="UART_transmitter.vhd"/>
      <outfile xil_pn:name="UARTtop.vhd"/>
      <outfile xil_pn:name="baud_rate_generator.vhd"/>
      <outfile xil_pn:name="brg_tb.vhd"/>
      <outfile xil_pn:name="echo_device.vhd"/>
      <outfile xil_pn:name="transmitter_debug_pkg.vhd"/>
      <outfile xil_pn:name="uart_transmitter_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1616574437" xil_pn:in_ck="-560314298931532105" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1702741095423881658" xil_pn:start_ts="1616574433">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="uart_transmitter_tb_beh.prj"/>
      <outfile xil_pn:name="uart_transmitter_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1616574438" xil_pn:in_ck="-408963218118840836" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5562789483234461862" xil_pn:start_ts="1616574437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="uart_transmitter_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1616574541" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="9082026282775851455" xil_pn:start_ts="1616574541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574541" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-4714353608797188208" xil_pn:start_ts="1616574541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574541" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1616574541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574541" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5111648442570989695" xil_pn:start_ts="1616574541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574541" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015859452503" xil_pn:start_ts="1616574541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616574541" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1026616292390467750" xil_pn:start_ts="1616574541">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616578616" xil_pn:in_ck="3895499075946588709" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-8866848873713540951" xil_pn:start_ts="1616578605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="UARTtop.lso"/>
      <outfile xil_pn:name="UARTtop.ngc"/>
      <outfile xil_pn:name="UARTtop.ngr"/>
      <outfile xil_pn:name="UARTtop.prj"/>
      <outfile xil_pn:name="UARTtop.stx"/>
      <outfile xil_pn:name="UARTtop.syr"/>
      <outfile xil_pn:name="UARTtop.xst"/>
      <outfile xil_pn:name="UARTtop_stx_par.prj"/>
      <outfile xil_pn:name="UARTtop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1616574710" xil_pn:in_ck="133320019978431003" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5242226349603025046" xil_pn:start_ts="1616574710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1616578621" xil_pn:in_ck="2942165584181422032" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="1951082572149967483" xil_pn:start_ts="1616578616">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTtop.bld"/>
      <outfile xil_pn:name="UARTtop.ngd"/>
      <outfile xil_pn:name="UARTtop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1616578633" xil_pn:in_ck="2992707690695148849" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-2489532510156203999" xil_pn:start_ts="1616578621">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTtop.pcf"/>
      <outfile xil_pn:name="UARTtop_map.map"/>
      <outfile xil_pn:name="UARTtop_map.mrp"/>
      <outfile xil_pn:name="UARTtop_map.ncd"/>
      <outfile xil_pn:name="UARTtop_map.ngm"/>
      <outfile xil_pn:name="UARTtop_map.xrpt"/>
      <outfile xil_pn:name="UARTtop_summary.xml"/>
      <outfile xil_pn:name="UARTtop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1616578657" xil_pn:in_ck="7826239006342070186" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1616578633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTtop.ncd"/>
      <outfile xil_pn:name="UARTtop.pad"/>
      <outfile xil_pn:name="UARTtop.par"/>
      <outfile xil_pn:name="UARTtop.ptwx"/>
      <outfile xil_pn:name="UARTtop.unroutes"/>
      <outfile xil_pn:name="UARTtop.xpi"/>
      <outfile xil_pn:name="UARTtop_pad.csv"/>
      <outfile xil_pn:name="UARTtop_pad.txt"/>
      <outfile xil_pn:name="UARTtop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1616578668" xil_pn:in_ck="133320019978423378" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="1106803397061167646" xil_pn:start_ts="1616578657">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/UARTtop_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/UARTtop_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/UARTtop_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1616578668" xil_pn:in_ck="-8404352836852291523" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1616578668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UART_receiver_tb.vhd"/>
      <outfile xil_pn:name="brg_tb.vhd"/>
      <outfile xil_pn:name="netgen/par/UARTtop_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/UARTtop_timesim.vhd"/>
      <outfile xil_pn:name="uart_transmitter_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1616578675" xil_pn:in_ck="4880320813243001706" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-1316383006642780980" xil_pn:start_ts="1616578668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="brg_tb_isim_par.exe"/>
      <outfile xil_pn:name="brg_tb_par.prj"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1616578678" xil_pn:in_ck="-7455923918813245635" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="-7334535284024498006" xil_pn:start_ts="1616578675">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="brg_tb_isim_par.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1616578657" xil_pn:in_ck="-3678850369116790995" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1616578648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="UARTtop.twr"/>
      <outfile xil_pn:name="UARTtop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
