# Days-of-verilog

This repository contains a journey through Verilog, where each day focuses on implementing and understanding a specific digital design concept.

## Progress

- **Day 1**: Parallel Fault Simulation  
- **Day 2**: Parallel Pattern Single Fault Simulation  
- **Day 3**: Faulty Transistor  
- **Day 4**: Faulty MUX  
- **Day 5**: Synchronous Counter  
- **Day 6**: ALU with Faulty MUX  
- **Day 7**: ALU  
- **Day 8**: Demux (1:2, 1:4 and 1:4 using 1:2)
- **Day 9**: Decoder  
- **Day 10**: Synchronous Flip-Flop  
- **Day 11**: Asynchronous Flip-Flop 
- **Day 12**: Stack/LIFO
- **Day 13**: Synchronous FIFO
- **Day 14**: Binary to Gray Converter
- **Day 15**: Gray to Binary Converter
- **Day 16**: Ripple Carry Adder
- **Day 17**: Carry Look Ahead Adder
- **Day 18**: Binary Encoder
- **Day 19**: Priority Encoder
- **Day 20**: Binary Decoder
- **Day 21**: Comparator
- **Day 22**: Universal Shift Register
- **Day 23**: Linear-Feedback Shift Register (LFSR)
- **Day 24**: Clock Generation
- **Day 25**: T Flip Flop
- **Day 26**: SR Flip Flop
- **Day 27**: JK Flip Flop
- **Day 28**: 101 Non-Overlapping Moore Sequence Detector
- **Day 29**: 101 Overlapping Moore Sequence Detector
- **Day 30**: 101 Non-Overlapping Mealy Sequence Detector
- **Day 31**: 101 Overlapping Mealy Sequence Detector
- **Day 32**: 110 Moore Sequence Detector
- **Day 33**: 110 Mealy Sequence Detector
- **Day 34**: 1001 Non-Overlapping Moore Sequence Detector
- **Day 35**: 1001 Overlapping Moore Sequence Detector
- **Day 36**: 1001 Non-Overlapping Mealy Sequence Detector
- **Day 37**: 1001 Overlapping Mealy Sequence Detector
- **Day 38**: 1011 Non-Overlapping Moore Sequence Detector
- **Day 39**: 1011 Overlapping Moore Sequence Detector
- **Day 40**: 1011 Non-Overlapping Mealy Sequence Detector
- **Day 41**: 1011 Overlapping Mealy Sequence Detector
- **Day 42**: 1010 Non-Overlapping Moore Sequence Detector
- **Day 43**: 1010 Overlapping Moore Sequence Detector
- **Day 44**: 1010 Non-Overlapping Mealy Sequence Detector
- **Day 45**: 1010 Overlapping Mealy Sequence Detector
- **Day 46**: Half Adder
- **Day 47**: Full Adder
- **Day 48**: Half Subtractor
- **Day 49**: Full Subtractor
- **Day 50**: 4-bit Adder Subtractor
- **Day 51**: MUX (2:1, 4:1, 3:1 and 4:1 using 2:1)
- **Day 52**: Array Multiplier
- **Day 53**: Booth's Multiplier
- **Day 54**: Wallace Tree Multiplier
- **Day 55**: D Flip Flop with Asynchronous Reset
- **Day 56**: D Flip Flop with Synchronous Reset
- **Day 57**: 4-bit Up-Down Synchronous Counter
- **Day 58**: 4-bit Up-Down Asynchronous Counter
- **Day 59**: Asynchronous FIFO