|simple_pipeline
in[0] => MDRIn.DATAB
in[1] => MDRIn.DATAB
in[2] => MDRIn.DATAB
in[3] => MDRIn.DATAB
in[4] => MDRIn.DATAB
in[5] => MDRIn.DATAB
in[6] => MDRIn.DATAB
in[7] => MDRIn.DATAB
in[8] => MDRIn.DATAB
in[9] => MDRIn.DATAB
in[10] => MDRIn.DATAB
in[11] => MDRIn.DATAB
in[12] => MDRIn.DATAB
in[13] => MDRIn.DATAB
in[14] => MDRIn.DATAB
in[15] => MDRIn.DATAB
clkin => clkin.IN1
clk20 => clk20.IN4
rst_n => rst_n.IN27
exec => exec.IN1
out2[0] <= counta2:c2.out2
out2[1] <= counta2:c2.out2
out2[2] <= counta2:c2.out2
out2[3] <= counta2:c2.out2
out2[4] <= counta2:c2.out2
out2[5] <= counta2:c2.out2
out2[6] <= counta2:c2.out2
out2[7] <= counta2:c2.out2
sel2[0] <= counta2:c2.sel2
sel2[1] <= counta2:c2.sel2
sel2[2] <= counta2:c2.sel2
sel2[3] <= counta2:c2.sel2
out3[0] <= counta3:c3.out2
out3[1] <= counta3:c3.out2
out3[2] <= counta3:c3.out2
out3[3] <= counta3:c3.out2
out3[4] <= counta3:c3.out2
out3[5] <= counta3:c3.out2
out3[6] <= counta3:c3.out2
out3[7] <= counta3:c3.out2
sel3[0] <= counta3:c3.sel2
sel3[1] <= counta3:c3.sel2
sel3[2] <= counta3:c3.sel2
sel3[3] <= counta3:c3.sel2
ce1out <= ctl:ctl.Halt
ce2out <= RemoveChattering:rc.signal
ceout <= ce_1.DB_MAX_OUTPUT_PORT_TYPE
disp_1[0] <= display:ds.disp_1
disp_1[1] <= display:ds.disp_1
disp_1[2] <= display:ds.disp_1
disp_1[3] <= display:ds.disp_1
disp_1[4] <= display:ds.disp_1
disp_1[5] <= display:ds.disp_1
disp_1[6] <= display:ds.disp_1
disp_1[7] <= display:ds.disp_1
disp_2[0] <= display:ds.disp_2
disp_2[1] <= display:ds.disp_2
disp_2[2] <= display:ds.disp_2
disp_2[3] <= display:ds.disp_2
disp_2[4] <= display:ds.disp_2
disp_2[5] <= display:ds.disp_2
disp_2[6] <= display:ds.disp_2
disp_2[7] <= display:ds.disp_2
disp_3[0] <= display:ds.disp_3
disp_3[1] <= display:ds.disp_3
disp_3[2] <= display:ds.disp_3
disp_3[3] <= display:ds.disp_3
disp_3[4] <= display:ds.disp_3
disp_3[5] <= display:ds.disp_3
disp_3[6] <= display:ds.disp_3
disp_3[7] <= display:ds.disp_3
disp_4[0] <= display:ds.disp_4
disp_4[1] <= display:ds.disp_4
disp_4[2] <= display:ds.disp_4
disp_4[3] <= display:ds.disp_4
disp_4[4] <= display:ds.disp_4
disp_4[5] <= display:ds.disp_4
disp_4[6] <= display:ds.disp_4
disp_4[7] <= display:ds.disp_4
disp_5[0] <= display:ds.disp_5
disp_5[1] <= display:ds.disp_5
disp_5[2] <= display:ds.disp_5
disp_5[3] <= display:ds.disp_5
disp_5[4] <= display:ds.disp_5
disp_5[5] <= display:ds.disp_5
disp_5[6] <= display:ds.disp_5
disp_5[7] <= display:ds.disp_5
disp_6[0] <= display:ds.disp_6
disp_6[1] <= display:ds.disp_6
disp_6[2] <= display:ds.disp_6
disp_6[3] <= display:ds.disp_6
disp_6[4] <= display:ds.disp_6
disp_6[5] <= display:ds.disp_6
disp_6[6] <= display:ds.disp_6
disp_6[7] <= display:ds.disp_6
disp_7[0] <= display:ds.disp_7
disp_7[1] <= display:ds.disp_7
disp_7[2] <= display:ds.disp_7
disp_7[3] <= display:ds.disp_7
disp_7[4] <= display:ds.disp_7
disp_7[5] <= display:ds.disp_7
disp_7[6] <= display:ds.disp_7
disp_7[7] <= display:ds.disp_7
disp_8[0] <= display:ds.disp_8
disp_8[1] <= display:ds.disp_8
disp_8[2] <= display:ds.disp_8
disp_8[3] <= display:ds.disp_8
disp_8[4] <= display:ds.disp_8
disp_8[5] <= display:ds.disp_8
disp_8[6] <= display:ds.disp_8
disp_8[7] <= display:ds.disp_8
sl_out2[0] <= display:ds.sl_out
sl_out2[1] <= display:ds.sl_out
sl_out2[2] <= display:ds.sl_out
sl_out2[3] <= display:ds.sl_out
sl_out2[4] <= display:ds.sl_out
sl_out2[5] <= display:ds.sl_out
sl_out2[6] <= display:ds.sl_out
sl_out2[7] <= display:ds.sl_out
sl_out2[8] <= display:ds.sl_out


|simple_pipeline|register:IR
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:PC1
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:BR
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:AR
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:PC2
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:AR2
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:CR
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register2:CR2
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:SZCV
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:DR
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:MDR
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|register:MDR2
WriteData[0] => DataOut.DATAA
WriteData[1] => DataOut.DATAA
WriteData[2] => DataOut.DATAA
WriteData[3] => DataOut.DATAA
WriteData[4] => DataOut.DATAA
WriteData[5] => DataOut.DATAA
WriteData[6] => DataOut.DATAA
WriteData[7] => DataOut.DATAA
WriteData[8] => DataOut.DATAA
WriteData[9] => DataOut.DATAA
WriteData[10] => DataOut.DATAA
WriteData[11] => DataOut.DATAA
WriteData[12] => DataOut.DATAA
WriteData[13] => DataOut.DATAA
WriteData[14] => DataOut.DATAA
WriteData[15] => DataOut.DATAA
clk => DataOut[0]~reg0.CLK
clk => DataOut[1]~reg0.CLK
clk => DataOut[2]~reg0.CLK
clk => DataOut[3]~reg0.CLK
clk => DataOut[4]~reg0.CLK
clk => DataOut[5]~reg0.CLK
clk => DataOut[6]~reg0.CLK
clk => DataOut[7]~reg0.CLK
clk => DataOut[8]~reg0.CLK
clk => DataOut[9]~reg0.CLK
clk => DataOut[10]~reg0.CLK
clk => DataOut[11]~reg0.CLK
clk => DataOut[12]~reg0.CLK
clk => DataOut[13]~reg0.CLK
clk => DataOut[14]~reg0.CLK
clk => DataOut[15]~reg0.CLK
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
rst_n => DataOut.OUTPUTSELECT
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= DataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= DataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= DataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= DataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= DataOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= DataOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= DataOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= DataOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= DataOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= DataOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= DataOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= DataOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|RegisterFile:RF
Read1[0] => Mux0.IN2
Read1[0] => Mux1.IN2
Read1[0] => Mux2.IN2
Read1[0] => Mux3.IN2
Read1[0] => Mux4.IN2
Read1[0] => Mux5.IN2
Read1[0] => Mux6.IN2
Read1[0] => Mux7.IN2
Read1[0] => Mux8.IN2
Read1[0] => Mux9.IN2
Read1[0] => Mux10.IN2
Read1[0] => Mux11.IN2
Read1[0] => Mux12.IN2
Read1[0] => Mux13.IN2
Read1[0] => Mux14.IN2
Read1[0] => Mux15.IN2
Read1[1] => Mux0.IN1
Read1[1] => Mux1.IN1
Read1[1] => Mux2.IN1
Read1[1] => Mux3.IN1
Read1[1] => Mux4.IN1
Read1[1] => Mux5.IN1
Read1[1] => Mux6.IN1
Read1[1] => Mux7.IN1
Read1[1] => Mux8.IN1
Read1[1] => Mux9.IN1
Read1[1] => Mux10.IN1
Read1[1] => Mux11.IN1
Read1[1] => Mux12.IN1
Read1[1] => Mux13.IN1
Read1[1] => Mux14.IN1
Read1[1] => Mux15.IN1
Read1[2] => Mux0.IN0
Read1[2] => Mux1.IN0
Read1[2] => Mux2.IN0
Read1[2] => Mux3.IN0
Read1[2] => Mux4.IN0
Read1[2] => Mux5.IN0
Read1[2] => Mux6.IN0
Read1[2] => Mux7.IN0
Read1[2] => Mux8.IN0
Read1[2] => Mux9.IN0
Read1[2] => Mux10.IN0
Read1[2] => Mux11.IN0
Read1[2] => Mux12.IN0
Read1[2] => Mux13.IN0
Read1[2] => Mux14.IN0
Read1[2] => Mux15.IN0
Read2[0] => Mux16.IN2
Read2[0] => Mux17.IN2
Read2[0] => Mux18.IN2
Read2[0] => Mux19.IN2
Read2[0] => Mux20.IN2
Read2[0] => Mux21.IN2
Read2[0] => Mux22.IN2
Read2[0] => Mux23.IN2
Read2[0] => Mux24.IN2
Read2[0] => Mux25.IN2
Read2[0] => Mux26.IN2
Read2[0] => Mux27.IN2
Read2[0] => Mux28.IN2
Read2[0] => Mux29.IN2
Read2[0] => Mux30.IN2
Read2[0] => Mux31.IN2
Read2[1] => Mux16.IN1
Read2[1] => Mux17.IN1
Read2[1] => Mux18.IN1
Read2[1] => Mux19.IN1
Read2[1] => Mux20.IN1
Read2[1] => Mux21.IN1
Read2[1] => Mux22.IN1
Read2[1] => Mux23.IN1
Read2[1] => Mux24.IN1
Read2[1] => Mux25.IN1
Read2[1] => Mux26.IN1
Read2[1] => Mux27.IN1
Read2[1] => Mux28.IN1
Read2[1] => Mux29.IN1
Read2[1] => Mux30.IN1
Read2[1] => Mux31.IN1
Read2[2] => Mux16.IN0
Read2[2] => Mux17.IN0
Read2[2] => Mux18.IN0
Read2[2] => Mux19.IN0
Read2[2] => Mux20.IN0
Read2[2] => Mux21.IN0
Read2[2] => Mux22.IN0
Read2[2] => Mux23.IN0
Read2[2] => Mux24.IN0
Read2[2] => Mux25.IN0
Read2[2] => Mux26.IN0
Read2[2] => Mux27.IN0
Read2[2] => Mux28.IN0
Read2[2] => Mux29.IN0
Read2[2] => Mux30.IN0
Read2[2] => Mux31.IN0
WriteReg[0] => Decoder0.IN2
WriteReg[1] => Decoder0.IN1
WriteReg[2] => Decoder0.IN0
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[0] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[1] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[2] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[3] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[4] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[5] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[6] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[7] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[8] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[9] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[10] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[11] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[12] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[13] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[14] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
WriteData[15] => RegFile.DATAB
clk => RegFile[0][0].CLK
clk => RegFile[0][1].CLK
clk => RegFile[0][2].CLK
clk => RegFile[0][3].CLK
clk => RegFile[0][4].CLK
clk => RegFile[0][5].CLK
clk => RegFile[0][6].CLK
clk => RegFile[0][7].CLK
clk => RegFile[0][8].CLK
clk => RegFile[0][9].CLK
clk => RegFile[0][10].CLK
clk => RegFile[0][11].CLK
clk => RegFile[0][12].CLK
clk => RegFile[0][13].CLK
clk => RegFile[0][14].CLK
clk => RegFile[0][15].CLK
clk => RegFile[1][0].CLK
clk => RegFile[1][1].CLK
clk => RegFile[1][2].CLK
clk => RegFile[1][3].CLK
clk => RegFile[1][4].CLK
clk => RegFile[1][5].CLK
clk => RegFile[1][6].CLK
clk => RegFile[1][7].CLK
clk => RegFile[1][8].CLK
clk => RegFile[1][9].CLK
clk => RegFile[1][10].CLK
clk => RegFile[1][11].CLK
clk => RegFile[1][12].CLK
clk => RegFile[1][13].CLK
clk => RegFile[1][14].CLK
clk => RegFile[1][15].CLK
clk => RegFile[2][0].CLK
clk => RegFile[2][1].CLK
clk => RegFile[2][2].CLK
clk => RegFile[2][3].CLK
clk => RegFile[2][4].CLK
clk => RegFile[2][5].CLK
clk => RegFile[2][6].CLK
clk => RegFile[2][7].CLK
clk => RegFile[2][8].CLK
clk => RegFile[2][9].CLK
clk => RegFile[2][10].CLK
clk => RegFile[2][11].CLK
clk => RegFile[2][12].CLK
clk => RegFile[2][13].CLK
clk => RegFile[2][14].CLK
clk => RegFile[2][15].CLK
clk => RegFile[3][0].CLK
clk => RegFile[3][1].CLK
clk => RegFile[3][2].CLK
clk => RegFile[3][3].CLK
clk => RegFile[3][4].CLK
clk => RegFile[3][5].CLK
clk => RegFile[3][6].CLK
clk => RegFile[3][7].CLK
clk => RegFile[3][8].CLK
clk => RegFile[3][9].CLK
clk => RegFile[3][10].CLK
clk => RegFile[3][11].CLK
clk => RegFile[3][12].CLK
clk => RegFile[3][13].CLK
clk => RegFile[3][14].CLK
clk => RegFile[3][15].CLK
clk => RegFile[4][0].CLK
clk => RegFile[4][1].CLK
clk => RegFile[4][2].CLK
clk => RegFile[4][3].CLK
clk => RegFile[4][4].CLK
clk => RegFile[4][5].CLK
clk => RegFile[4][6].CLK
clk => RegFile[4][7].CLK
clk => RegFile[4][8].CLK
clk => RegFile[4][9].CLK
clk => RegFile[4][10].CLK
clk => RegFile[4][11].CLK
clk => RegFile[4][12].CLK
clk => RegFile[4][13].CLK
clk => RegFile[4][14].CLK
clk => RegFile[4][15].CLK
clk => RegFile[5][0].CLK
clk => RegFile[5][1].CLK
clk => RegFile[5][2].CLK
clk => RegFile[5][3].CLK
clk => RegFile[5][4].CLK
clk => RegFile[5][5].CLK
clk => RegFile[5][6].CLK
clk => RegFile[5][7].CLK
clk => RegFile[5][8].CLK
clk => RegFile[5][9].CLK
clk => RegFile[5][10].CLK
clk => RegFile[5][11].CLK
clk => RegFile[5][12].CLK
clk => RegFile[5][13].CLK
clk => RegFile[5][14].CLK
clk => RegFile[5][15].CLK
clk => RegFile[6][0].CLK
clk => RegFile[6][1].CLK
clk => RegFile[6][2].CLK
clk => RegFile[6][3].CLK
clk => RegFile[6][4].CLK
clk => RegFile[6][5].CLK
clk => RegFile[6][6].CLK
clk => RegFile[6][7].CLK
clk => RegFile[6][8].CLK
clk => RegFile[6][9].CLK
clk => RegFile[6][10].CLK
clk => RegFile[6][11].CLK
clk => RegFile[6][12].CLK
clk => RegFile[6][13].CLK
clk => RegFile[6][14].CLK
clk => RegFile[6][15].CLK
clk => RegFile[7][0].CLK
clk => RegFile[7][1].CLK
clk => RegFile[7][2].CLK
clk => RegFile[7][3].CLK
clk => RegFile[7][4].CLK
clk => RegFile[7][5].CLK
clk => RegFile[7][6].CLK
clk => RegFile[7][7].CLK
clk => RegFile[7][8].CLK
clk => RegFile[7][9].CLK
clk => RegFile[7][10].CLK
clk => RegFile[7][11].CLK
clk => RegFile[7][12].CLK
clk => RegFile[7][13].CLK
clk => RegFile[7][14].CLK
clk => RegFile[7][15].CLK
rst_n => RegFile[0][0].ACLR
rst_n => RegFile[0][1].ACLR
rst_n => RegFile[0][2].ACLR
rst_n => RegFile[0][3].ACLR
rst_n => RegFile[0][4].ACLR
rst_n => RegFile[0][5].ACLR
rst_n => RegFile[0][6].ACLR
rst_n => RegFile[0][7].ACLR
rst_n => RegFile[0][8].ACLR
rst_n => RegFile[0][9].ACLR
rst_n => RegFile[0][10].ACLR
rst_n => RegFile[0][11].ACLR
rst_n => RegFile[0][12].ACLR
rst_n => RegFile[0][13].ACLR
rst_n => RegFile[0][14].ACLR
rst_n => RegFile[0][15].ACLR
rst_n => RegFile[1][0].ACLR
rst_n => RegFile[1][1].ACLR
rst_n => RegFile[1][2].ACLR
rst_n => RegFile[1][3].ACLR
rst_n => RegFile[1][4].ACLR
rst_n => RegFile[1][5].ACLR
rst_n => RegFile[1][6].ACLR
rst_n => RegFile[1][7].ACLR
rst_n => RegFile[1][8].ACLR
rst_n => RegFile[1][9].ACLR
rst_n => RegFile[1][10].ACLR
rst_n => RegFile[1][11].ACLR
rst_n => RegFile[1][12].ACLR
rst_n => RegFile[1][13].ACLR
rst_n => RegFile[1][14].ACLR
rst_n => RegFile[1][15].ACLR
rst_n => RegFile[2][0].ACLR
rst_n => RegFile[2][1].ACLR
rst_n => RegFile[2][2].ACLR
rst_n => RegFile[2][3].ACLR
rst_n => RegFile[2][4].ACLR
rst_n => RegFile[2][5].ACLR
rst_n => RegFile[2][6].ACLR
rst_n => RegFile[2][7].ACLR
rst_n => RegFile[2][8].ACLR
rst_n => RegFile[2][9].ACLR
rst_n => RegFile[2][10].ACLR
rst_n => RegFile[2][11].ACLR
rst_n => RegFile[2][12].ACLR
rst_n => RegFile[2][13].ACLR
rst_n => RegFile[2][14].ACLR
rst_n => RegFile[2][15].ACLR
rst_n => RegFile[3][0].ACLR
rst_n => RegFile[3][1].ACLR
rst_n => RegFile[3][2].ACLR
rst_n => RegFile[3][3].ACLR
rst_n => RegFile[3][4].ACLR
rst_n => RegFile[3][5].ACLR
rst_n => RegFile[3][6].ACLR
rst_n => RegFile[3][7].ACLR
rst_n => RegFile[3][8].ACLR
rst_n => RegFile[3][9].ACLR
rst_n => RegFile[3][10].ACLR
rst_n => RegFile[3][11].ACLR
rst_n => RegFile[3][12].ACLR
rst_n => RegFile[3][13].ACLR
rst_n => RegFile[3][14].ACLR
rst_n => RegFile[3][15].ACLR
rst_n => RegFile[4][0].ACLR
rst_n => RegFile[4][1].ACLR
rst_n => RegFile[4][2].ACLR
rst_n => RegFile[4][3].ACLR
rst_n => RegFile[4][4].ACLR
rst_n => RegFile[4][5].ACLR
rst_n => RegFile[4][6].ACLR
rst_n => RegFile[4][7].ACLR
rst_n => RegFile[4][8].ACLR
rst_n => RegFile[4][9].ACLR
rst_n => RegFile[4][10].ACLR
rst_n => RegFile[4][11].ACLR
rst_n => RegFile[4][12].ACLR
rst_n => RegFile[4][13].ACLR
rst_n => RegFile[4][14].ACLR
rst_n => RegFile[4][15].ACLR
rst_n => RegFile[5][0].ACLR
rst_n => RegFile[5][1].ACLR
rst_n => RegFile[5][2].ACLR
rst_n => RegFile[5][3].ACLR
rst_n => RegFile[5][4].ACLR
rst_n => RegFile[5][5].ACLR
rst_n => RegFile[5][6].ACLR
rst_n => RegFile[5][7].ACLR
rst_n => RegFile[5][8].ACLR
rst_n => RegFile[5][9].ACLR
rst_n => RegFile[5][10].ACLR
rst_n => RegFile[5][11].ACLR
rst_n => RegFile[5][12].ACLR
rst_n => RegFile[5][13].ACLR
rst_n => RegFile[5][14].ACLR
rst_n => RegFile[5][15].ACLR
rst_n => RegFile[6][0].ACLR
rst_n => RegFile[6][1].ACLR
rst_n => RegFile[6][2].ACLR
rst_n => RegFile[6][3].ACLR
rst_n => RegFile[6][4].ACLR
rst_n => RegFile[6][5].ACLR
rst_n => RegFile[6][6].ACLR
rst_n => RegFile[6][7].ACLR
rst_n => RegFile[6][8].ACLR
rst_n => RegFile[6][9].ACLR
rst_n => RegFile[6][10].ACLR
rst_n => RegFile[6][11].ACLR
rst_n => RegFile[6][12].ACLR
rst_n => RegFile[6][13].ACLR
rst_n => RegFile[6][14].ACLR
rst_n => RegFile[6][15].ACLR
rst_n => RegFile[7][0].ACLR
rst_n => RegFile[7][1].ACLR
rst_n => RegFile[7][2].ACLR
rst_n => RegFile[7][3].ACLR
rst_n => RegFile[7][4].ACLR
rst_n => RegFile[7][5].ACLR
rst_n => RegFile[7][6].ACLR
rst_n => RegFile[7][7].ACLR
rst_n => RegFile[7][8].ACLR
rst_n => RegFile[7][9].ACLR
rst_n => RegFile[7][10].ACLR
rst_n => RegFile[7][11].ACLR
rst_n => RegFile[7][12].ACLR
rst_n => RegFile[7][13].ACLR
rst_n => RegFile[7][14].ACLR
rst_n => RegFile[7][15].ACLR
RegWrite => RegFile[0][0].ENA
RegWrite => RegFile[7][15].ENA
RegWrite => RegFile[7][14].ENA
RegWrite => RegFile[7][13].ENA
RegWrite => RegFile[7][12].ENA
RegWrite => RegFile[7][11].ENA
RegWrite => RegFile[7][10].ENA
RegWrite => RegFile[7][9].ENA
RegWrite => RegFile[7][8].ENA
RegWrite => RegFile[7][7].ENA
RegWrite => RegFile[7][6].ENA
RegWrite => RegFile[7][5].ENA
RegWrite => RegFile[7][4].ENA
RegWrite => RegFile[7][3].ENA
RegWrite => RegFile[7][2].ENA
RegWrite => RegFile[7][1].ENA
RegWrite => RegFile[7][0].ENA
RegWrite => RegFile[6][15].ENA
RegWrite => RegFile[6][14].ENA
RegWrite => RegFile[6][13].ENA
RegWrite => RegFile[6][12].ENA
RegWrite => RegFile[6][11].ENA
RegWrite => RegFile[6][10].ENA
RegWrite => RegFile[6][9].ENA
RegWrite => RegFile[6][8].ENA
RegWrite => RegFile[6][7].ENA
RegWrite => RegFile[6][6].ENA
RegWrite => RegFile[6][5].ENA
RegWrite => RegFile[6][4].ENA
RegWrite => RegFile[6][3].ENA
RegWrite => RegFile[6][2].ENA
RegWrite => RegFile[6][1].ENA
RegWrite => RegFile[6][0].ENA
RegWrite => RegFile[5][15].ENA
RegWrite => RegFile[5][14].ENA
RegWrite => RegFile[5][13].ENA
RegWrite => RegFile[5][12].ENA
RegWrite => RegFile[5][11].ENA
RegWrite => RegFile[5][10].ENA
RegWrite => RegFile[5][9].ENA
RegWrite => RegFile[5][8].ENA
RegWrite => RegFile[5][7].ENA
RegWrite => RegFile[5][6].ENA
RegWrite => RegFile[5][5].ENA
RegWrite => RegFile[5][4].ENA
RegWrite => RegFile[5][3].ENA
RegWrite => RegFile[5][2].ENA
RegWrite => RegFile[5][1].ENA
RegWrite => RegFile[5][0].ENA
RegWrite => RegFile[4][15].ENA
RegWrite => RegFile[4][14].ENA
RegWrite => RegFile[4][13].ENA
RegWrite => RegFile[4][12].ENA
RegWrite => RegFile[4][11].ENA
RegWrite => RegFile[4][10].ENA
RegWrite => RegFile[4][9].ENA
RegWrite => RegFile[4][8].ENA
RegWrite => RegFile[4][7].ENA
RegWrite => RegFile[4][6].ENA
RegWrite => RegFile[4][5].ENA
RegWrite => RegFile[4][4].ENA
RegWrite => RegFile[4][3].ENA
RegWrite => RegFile[4][2].ENA
RegWrite => RegFile[4][1].ENA
RegWrite => RegFile[4][0].ENA
RegWrite => RegFile[3][15].ENA
RegWrite => RegFile[3][14].ENA
RegWrite => RegFile[3][13].ENA
RegWrite => RegFile[3][12].ENA
RegWrite => RegFile[3][11].ENA
RegWrite => RegFile[3][10].ENA
RegWrite => RegFile[3][9].ENA
RegWrite => RegFile[3][8].ENA
RegWrite => RegFile[3][7].ENA
RegWrite => RegFile[3][6].ENA
RegWrite => RegFile[3][5].ENA
RegWrite => RegFile[3][4].ENA
RegWrite => RegFile[3][3].ENA
RegWrite => RegFile[3][2].ENA
RegWrite => RegFile[3][1].ENA
RegWrite => RegFile[3][0].ENA
RegWrite => RegFile[2][15].ENA
RegWrite => RegFile[2][14].ENA
RegWrite => RegFile[2][13].ENA
RegWrite => RegFile[2][12].ENA
RegWrite => RegFile[2][11].ENA
RegWrite => RegFile[2][10].ENA
RegWrite => RegFile[2][9].ENA
RegWrite => RegFile[2][8].ENA
RegWrite => RegFile[2][7].ENA
RegWrite => RegFile[2][6].ENA
RegWrite => RegFile[2][5].ENA
RegWrite => RegFile[2][4].ENA
RegWrite => RegFile[2][3].ENA
RegWrite => RegFile[2][2].ENA
RegWrite => RegFile[2][1].ENA
RegWrite => RegFile[2][0].ENA
RegWrite => RegFile[1][15].ENA
RegWrite => RegFile[1][14].ENA
RegWrite => RegFile[1][13].ENA
RegWrite => RegFile[1][12].ENA
RegWrite => RegFile[1][11].ENA
RegWrite => RegFile[1][10].ENA
RegWrite => RegFile[1][9].ENA
RegWrite => RegFile[1][8].ENA
RegWrite => RegFile[1][7].ENA
RegWrite => RegFile[1][6].ENA
RegWrite => RegFile[1][5].ENA
RegWrite => RegFile[1][4].ENA
RegWrite => RegFile[1][3].ENA
RegWrite => RegFile[1][2].ENA
RegWrite => RegFile[1][1].ENA
RegWrite => RegFile[1][0].ENA
RegWrite => RegFile[0][15].ENA
RegWrite => RegFile[0][14].ENA
RegWrite => RegFile[0][13].ENA
RegWrite => RegFile[0][12].ENA
RegWrite => RegFile[0][11].ENA
RegWrite => RegFile[0][10].ENA
RegWrite => RegFile[0][9].ENA
RegWrite => RegFile[0][8].ENA
RegWrite => RegFile[0][7].ENA
RegWrite => RegFile[0][6].ENA
RegWrite => RegFile[0][5].ENA
RegWrite => RegFile[0][4].ENA
RegWrite => RegFile[0][3].ENA
RegWrite => RegFile[0][2].ENA
RegWrite => RegFile[0][1].ENA
Data1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
Data1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
Data1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
Data1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
Data1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
Data1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
Data1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
Data1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
Data1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
Data1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
Data1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
Data1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
Data1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
Data1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
Data1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
Data1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
Data2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Data2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Data2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Data2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Data2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Data2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Data2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
Data2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
Data2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
Data2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
Data2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
Data2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
Data2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
Data2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
Data2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
Data2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
reg_1[0] <= RegFile[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg_1[1] <= RegFile[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg_1[2] <= RegFile[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg_1[3] <= RegFile[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg_1[4] <= RegFile[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg_1[5] <= RegFile[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg_1[6] <= RegFile[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg_1[7] <= RegFile[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg_1[8] <= RegFile[1][8].DB_MAX_OUTPUT_PORT_TYPE
reg_1[9] <= RegFile[1][9].DB_MAX_OUTPUT_PORT_TYPE
reg_1[10] <= RegFile[1][10].DB_MAX_OUTPUT_PORT_TYPE
reg_1[11] <= RegFile[1][11].DB_MAX_OUTPUT_PORT_TYPE
reg_1[12] <= RegFile[1][12].DB_MAX_OUTPUT_PORT_TYPE
reg_1[13] <= RegFile[1][13].DB_MAX_OUTPUT_PORT_TYPE
reg_1[14] <= RegFile[1][14].DB_MAX_OUTPUT_PORT_TYPE
reg_1[15] <= RegFile[1][15].DB_MAX_OUTPUT_PORT_TYPE
reg_2[0] <= RegFile[2][0].DB_MAX_OUTPUT_PORT_TYPE
reg_2[1] <= RegFile[2][1].DB_MAX_OUTPUT_PORT_TYPE
reg_2[2] <= RegFile[2][2].DB_MAX_OUTPUT_PORT_TYPE
reg_2[3] <= RegFile[2][3].DB_MAX_OUTPUT_PORT_TYPE
reg_2[4] <= RegFile[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg_2[5] <= RegFile[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg_2[6] <= RegFile[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg_2[7] <= RegFile[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg_2[8] <= RegFile[2][8].DB_MAX_OUTPUT_PORT_TYPE
reg_2[9] <= RegFile[2][9].DB_MAX_OUTPUT_PORT_TYPE
reg_2[10] <= RegFile[2][10].DB_MAX_OUTPUT_PORT_TYPE
reg_2[11] <= RegFile[2][11].DB_MAX_OUTPUT_PORT_TYPE
reg_2[12] <= RegFile[2][12].DB_MAX_OUTPUT_PORT_TYPE
reg_2[13] <= RegFile[2][13].DB_MAX_OUTPUT_PORT_TYPE
reg_2[14] <= RegFile[2][14].DB_MAX_OUTPUT_PORT_TYPE
reg_2[15] <= RegFile[2][15].DB_MAX_OUTPUT_PORT_TYPE
reg_3[0] <= RegFile[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg_3[1] <= RegFile[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_3[2] <= RegFile[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_3[3] <= RegFile[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_3[4] <= RegFile[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_3[5] <= RegFile[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_3[6] <= RegFile[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg_3[7] <= RegFile[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_3[8] <= RegFile[3][8].DB_MAX_OUTPUT_PORT_TYPE
reg_3[9] <= RegFile[3][9].DB_MAX_OUTPUT_PORT_TYPE
reg_3[10] <= RegFile[3][10].DB_MAX_OUTPUT_PORT_TYPE
reg_3[11] <= RegFile[3][11].DB_MAX_OUTPUT_PORT_TYPE
reg_3[12] <= RegFile[3][12].DB_MAX_OUTPUT_PORT_TYPE
reg_3[13] <= RegFile[3][13].DB_MAX_OUTPUT_PORT_TYPE
reg_3[14] <= RegFile[3][14].DB_MAX_OUTPUT_PORT_TYPE
reg_3[15] <= RegFile[3][15].DB_MAX_OUTPUT_PORT_TYPE
reg_4[0] <= RegFile[4][0].DB_MAX_OUTPUT_PORT_TYPE
reg_4[1] <= RegFile[4][1].DB_MAX_OUTPUT_PORT_TYPE
reg_4[2] <= RegFile[4][2].DB_MAX_OUTPUT_PORT_TYPE
reg_4[3] <= RegFile[4][3].DB_MAX_OUTPUT_PORT_TYPE
reg_4[4] <= RegFile[4][4].DB_MAX_OUTPUT_PORT_TYPE
reg_4[5] <= RegFile[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg_4[6] <= RegFile[4][6].DB_MAX_OUTPUT_PORT_TYPE
reg_4[7] <= RegFile[4][7].DB_MAX_OUTPUT_PORT_TYPE
reg_4[8] <= RegFile[4][8].DB_MAX_OUTPUT_PORT_TYPE
reg_4[9] <= RegFile[4][9].DB_MAX_OUTPUT_PORT_TYPE
reg_4[10] <= RegFile[4][10].DB_MAX_OUTPUT_PORT_TYPE
reg_4[11] <= RegFile[4][11].DB_MAX_OUTPUT_PORT_TYPE
reg_4[12] <= RegFile[4][12].DB_MAX_OUTPUT_PORT_TYPE
reg_4[13] <= RegFile[4][13].DB_MAX_OUTPUT_PORT_TYPE
reg_4[14] <= RegFile[4][14].DB_MAX_OUTPUT_PORT_TYPE
reg_4[15] <= RegFile[4][15].DB_MAX_OUTPUT_PORT_TYPE
reg_5[0] <= RegFile[5][0].DB_MAX_OUTPUT_PORT_TYPE
reg_5[1] <= RegFile[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg_5[2] <= RegFile[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg_5[3] <= RegFile[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg_5[4] <= RegFile[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg_5[5] <= RegFile[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg_5[6] <= RegFile[5][6].DB_MAX_OUTPUT_PORT_TYPE
reg_5[7] <= RegFile[5][7].DB_MAX_OUTPUT_PORT_TYPE
reg_5[8] <= RegFile[5][8].DB_MAX_OUTPUT_PORT_TYPE
reg_5[9] <= RegFile[5][9].DB_MAX_OUTPUT_PORT_TYPE
reg_5[10] <= RegFile[5][10].DB_MAX_OUTPUT_PORT_TYPE
reg_5[11] <= RegFile[5][11].DB_MAX_OUTPUT_PORT_TYPE
reg_5[12] <= RegFile[5][12].DB_MAX_OUTPUT_PORT_TYPE
reg_5[13] <= RegFile[5][13].DB_MAX_OUTPUT_PORT_TYPE
reg_5[14] <= RegFile[5][14].DB_MAX_OUTPUT_PORT_TYPE
reg_5[15] <= RegFile[5][15].DB_MAX_OUTPUT_PORT_TYPE
reg_6[0] <= RegFile[6][0].DB_MAX_OUTPUT_PORT_TYPE
reg_6[1] <= RegFile[6][1].DB_MAX_OUTPUT_PORT_TYPE
reg_6[2] <= RegFile[6][2].DB_MAX_OUTPUT_PORT_TYPE
reg_6[3] <= RegFile[6][3].DB_MAX_OUTPUT_PORT_TYPE
reg_6[4] <= RegFile[6][4].DB_MAX_OUTPUT_PORT_TYPE
reg_6[5] <= RegFile[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg_6[6] <= RegFile[6][6].DB_MAX_OUTPUT_PORT_TYPE
reg_6[7] <= RegFile[6][7].DB_MAX_OUTPUT_PORT_TYPE
reg_6[8] <= RegFile[6][8].DB_MAX_OUTPUT_PORT_TYPE
reg_6[9] <= RegFile[6][9].DB_MAX_OUTPUT_PORT_TYPE
reg_6[10] <= RegFile[6][10].DB_MAX_OUTPUT_PORT_TYPE
reg_6[11] <= RegFile[6][11].DB_MAX_OUTPUT_PORT_TYPE
reg_6[12] <= RegFile[6][12].DB_MAX_OUTPUT_PORT_TYPE
reg_6[13] <= RegFile[6][13].DB_MAX_OUTPUT_PORT_TYPE
reg_6[14] <= RegFile[6][14].DB_MAX_OUTPUT_PORT_TYPE
reg_6[15] <= RegFile[6][15].DB_MAX_OUTPUT_PORT_TYPE
reg_7[0] <= RegFile[7][0].DB_MAX_OUTPUT_PORT_TYPE
reg_7[1] <= RegFile[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_7[2] <= RegFile[7][2].DB_MAX_OUTPUT_PORT_TYPE
reg_7[3] <= RegFile[7][3].DB_MAX_OUTPUT_PORT_TYPE
reg_7[4] <= RegFile[7][4].DB_MAX_OUTPUT_PORT_TYPE
reg_7[5] <= RegFile[7][5].DB_MAX_OUTPUT_PORT_TYPE
reg_7[6] <= RegFile[7][6].DB_MAX_OUTPUT_PORT_TYPE
reg_7[7] <= RegFile[7][7].DB_MAX_OUTPUT_PORT_TYPE
reg_7[8] <= RegFile[7][8].DB_MAX_OUTPUT_PORT_TYPE
reg_7[9] <= RegFile[7][9].DB_MAX_OUTPUT_PORT_TYPE
reg_7[10] <= RegFile[7][10].DB_MAX_OUTPUT_PORT_TYPE
reg_7[11] <= RegFile[7][11].DB_MAX_OUTPUT_PORT_TYPE
reg_7[12] <= RegFile[7][12].DB_MAX_OUTPUT_PORT_TYPE
reg_7[13] <= RegFile[7][13].DB_MAX_OUTPUT_PORT_TYPE
reg_7[14] <= RegFile[7][14].DB_MAX_OUTPUT_PORT_TYPE
reg_7[15] <= RegFile[7][15].DB_MAX_OUTPUT_PORT_TYPE
reg_0[0] <= RegFile[0][0].DB_MAX_OUTPUT_PORT_TYPE
reg_0[1] <= RegFile[0][1].DB_MAX_OUTPUT_PORT_TYPE
reg_0[2] <= RegFile[0][2].DB_MAX_OUTPUT_PORT_TYPE
reg_0[3] <= RegFile[0][3].DB_MAX_OUTPUT_PORT_TYPE
reg_0[4] <= RegFile[0][4].DB_MAX_OUTPUT_PORT_TYPE
reg_0[5] <= RegFile[0][5].DB_MAX_OUTPUT_PORT_TYPE
reg_0[6] <= RegFile[0][6].DB_MAX_OUTPUT_PORT_TYPE
reg_0[7] <= RegFile[0][7].DB_MAX_OUTPUT_PORT_TYPE
reg_0[8] <= RegFile[0][8].DB_MAX_OUTPUT_PORT_TYPE
reg_0[9] <= RegFile[0][9].DB_MAX_OUTPUT_PORT_TYPE
reg_0[10] <= RegFile[0][10].DB_MAX_OUTPUT_PORT_TYPE
reg_0[11] <= RegFile[0][11].DB_MAX_OUTPUT_PORT_TYPE
reg_0[12] <= RegFile[0][12].DB_MAX_OUTPUT_PORT_TYPE
reg_0[13] <= RegFile[0][13].DB_MAX_OUTPUT_PORT_TYPE
reg_0[14] <= RegFile[0][14].DB_MAX_OUTPUT_PORT_TYPE
reg_0[15] <= RegFile[0][15].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|ALU:ALU
ALUctl[0] => Mux0.IN19
ALUctl[0] => Mux1.IN19
ALUctl[0] => Mux2.IN18
ALUctl[0] => Mux3.IN18
ALUctl[0] => Mux4.IN18
ALUctl[0] => Mux5.IN18
ALUctl[0] => Mux6.IN18
ALUctl[0] => Mux7.IN18
ALUctl[0] => Mux8.IN18
ALUctl[0] => Mux9.IN18
ALUctl[0] => Mux10.IN18
ALUctl[0] => Mux11.IN18
ALUctl[0] => Mux12.IN18
ALUctl[0] => Mux13.IN18
ALUctl[0] => Mux14.IN18
ALUctl[0] => Mux15.IN18
ALUctl[0] => Mux16.IN18
ALUctl[0] => Mux17.IN18
ALUctl[0] => Mux18.IN19
ALUctl[0] => Mux19.IN19
ALUctl[0] => Mux20.IN19
ALUctl[1] => Mux0.IN18
ALUctl[1] => Mux1.IN18
ALUctl[1] => Mux2.IN17
ALUctl[1] => Mux3.IN17
ALUctl[1] => Mux4.IN17
ALUctl[1] => Mux5.IN17
ALUctl[1] => Mux6.IN17
ALUctl[1] => Mux7.IN17
ALUctl[1] => Mux8.IN17
ALUctl[1] => Mux9.IN17
ALUctl[1] => Mux10.IN17
ALUctl[1] => Mux11.IN17
ALUctl[1] => Mux12.IN17
ALUctl[1] => Mux13.IN17
ALUctl[1] => Mux14.IN17
ALUctl[1] => Mux15.IN17
ALUctl[1] => Mux16.IN17
ALUctl[1] => Mux17.IN17
ALUctl[1] => Mux18.IN18
ALUctl[1] => Mux19.IN18
ALUctl[1] => Mux20.IN18
ALUctl[2] => Mux0.IN17
ALUctl[2] => Mux1.IN17
ALUctl[2] => Mux2.IN16
ALUctl[2] => Mux3.IN16
ALUctl[2] => Mux4.IN16
ALUctl[2] => Mux5.IN16
ALUctl[2] => Mux6.IN16
ALUctl[2] => Mux7.IN16
ALUctl[2] => Mux8.IN16
ALUctl[2] => Mux9.IN16
ALUctl[2] => Mux10.IN16
ALUctl[2] => Mux11.IN16
ALUctl[2] => Mux12.IN16
ALUctl[2] => Mux13.IN16
ALUctl[2] => Mux14.IN16
ALUctl[2] => Mux15.IN16
ALUctl[2] => Mux16.IN16
ALUctl[2] => Mux17.IN16
ALUctl[2] => Mux18.IN17
ALUctl[2] => Mux19.IN17
ALUctl[2] => Mux20.IN17
ALUctl[3] => Mux0.IN16
ALUctl[3] => Mux1.IN16
ALUctl[3] => Mux2.IN15
ALUctl[3] => Mux3.IN15
ALUctl[3] => Mux4.IN15
ALUctl[3] => Mux5.IN15
ALUctl[3] => Mux6.IN15
ALUctl[3] => Mux7.IN15
ALUctl[3] => Mux8.IN15
ALUctl[3] => Mux9.IN15
ALUctl[3] => Mux10.IN15
ALUctl[3] => Mux11.IN15
ALUctl[3] => Mux12.IN15
ALUctl[3] => Mux13.IN15
ALUctl[3] => Mux14.IN15
ALUctl[3] => Mux15.IN15
ALUctl[3] => Mux16.IN15
ALUctl[3] => Mux17.IN15
ALUctl[3] => Mux18.IN16
ALUctl[3] => Mux19.IN16
ALUctl[3] => Mux20.IN16
A[0] => Add0.IN16
A[0] => C.IN0
A[0] => C.IN0
A[0] => C.IN0
A[0] => Add1.IN32
A[1] => Add0.IN15
A[1] => C.IN0
A[1] => C.IN0
A[1] => C.IN0
A[1] => Add1.IN31
A[2] => Add0.IN14
A[2] => C.IN0
A[2] => C.IN0
A[2] => C.IN0
A[2] => Add1.IN30
A[3] => Add0.IN13
A[3] => C.IN0
A[3] => C.IN0
A[3] => C.IN0
A[3] => Add1.IN29
A[4] => Add0.IN12
A[4] => C.IN0
A[4] => C.IN0
A[4] => C.IN0
A[4] => Add1.IN28
A[5] => Add0.IN11
A[5] => C.IN0
A[5] => C.IN0
A[5] => C.IN0
A[5] => Add1.IN27
A[6] => Add0.IN10
A[6] => C.IN0
A[6] => C.IN0
A[6] => C.IN0
A[6] => Add1.IN26
A[7] => Add0.IN9
A[7] => C.IN0
A[7] => C.IN0
A[7] => C.IN0
A[7] => Add1.IN25
A[8] => Add0.IN8
A[8] => C.IN0
A[8] => C.IN0
A[8] => C.IN0
A[8] => Add1.IN24
A[9] => Add0.IN7
A[9] => C.IN0
A[9] => C.IN0
A[9] => C.IN0
A[9] => Add1.IN23
A[10] => Add0.IN6
A[10] => C.IN0
A[10] => C.IN0
A[10] => C.IN0
A[10] => Add1.IN22
A[11] => Add0.IN5
A[11] => C.IN0
A[11] => C.IN0
A[11] => C.IN0
A[11] => Add1.IN21
A[12] => Add0.IN4
A[12] => C.IN0
A[12] => C.IN0
A[12] => C.IN0
A[12] => Add1.IN20
A[13] => Add0.IN3
A[13] => C.IN0
A[13] => C.IN0
A[13] => C.IN0
A[13] => Add1.IN19
A[14] => Add0.IN2
A[14] => C.IN0
A[14] => C.IN0
A[14] => C.IN0
A[14] => Add1.IN18
A[15] => Add0.IN1
A[15] => C.IN0
A[15] => C.IN0
A[15] => C.IN0
A[15] => Add1.IN17
A[15] => always0.IN1
B[0] => Add0.IN32
B[0] => C.IN1
B[0] => C.IN1
B[0] => C.IN1
B[0] => Mux2.IN19
B[0] => Add1.IN16
B[1] => Add0.IN31
B[1] => C.IN1
B[1] => C.IN1
B[1] => C.IN1
B[1] => Mux3.IN19
B[1] => Add1.IN15
B[2] => Add0.IN30
B[2] => C.IN1
B[2] => C.IN1
B[2] => C.IN1
B[2] => Mux4.IN19
B[2] => Add1.IN14
B[3] => Add0.IN29
B[3] => C.IN1
B[3] => C.IN1
B[3] => C.IN1
B[3] => Mux5.IN19
B[3] => Add1.IN13
B[4] => Add0.IN28
B[4] => C.IN1
B[4] => C.IN1
B[4] => C.IN1
B[4] => Mux6.IN19
B[4] => Add1.IN12
B[5] => Add0.IN27
B[5] => C.IN1
B[5] => C.IN1
B[5] => C.IN1
B[5] => Mux7.IN19
B[5] => Add1.IN11
B[6] => Add0.IN26
B[6] => C.IN1
B[6] => C.IN1
B[6] => C.IN1
B[6] => Mux8.IN19
B[6] => Add1.IN10
B[7] => Add0.IN25
B[7] => C.IN1
B[7] => C.IN1
B[7] => C.IN1
B[7] => Mux9.IN19
B[7] => Add1.IN9
B[8] => Add0.IN24
B[8] => C.IN1
B[8] => C.IN1
B[8] => C.IN1
B[8] => Mux10.IN19
B[8] => Add1.IN8
B[9] => Add0.IN23
B[9] => C.IN1
B[9] => C.IN1
B[9] => C.IN1
B[9] => Mux11.IN19
B[9] => Add1.IN7
B[10] => Add0.IN22
B[10] => C.IN1
B[10] => C.IN1
B[10] => C.IN1
B[10] => Mux12.IN19
B[10] => Add1.IN6
B[11] => Add0.IN21
B[11] => C.IN1
B[11] => C.IN1
B[11] => C.IN1
B[11] => Mux13.IN19
B[11] => Add1.IN5
B[12] => Add0.IN20
B[12] => C.IN1
B[12] => C.IN1
B[12] => C.IN1
B[12] => Mux14.IN19
B[12] => Add1.IN4
B[13] => Add0.IN19
B[13] => C.IN1
B[13] => C.IN1
B[13] => C.IN1
B[13] => Mux15.IN19
B[13] => Add1.IN3
B[14] => Add0.IN18
B[14] => C.IN1
B[14] => C.IN1
B[14] => C.IN1
B[14] => Mux16.IN19
B[14] => Add1.IN2
B[15] => Add0.IN17
B[15] => C.IN1
B[15] => C.IN1
B[15] => C.IN1
B[15] => Mux17.IN19
B[15] => Add1.IN1
Out[0] <= C[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= C[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= C[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= C[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= C[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= C[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= C[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= C[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= C[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= C[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= C[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= C[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= C[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= C[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= C[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= C[15].DB_MAX_OUTPUT_PORT_TYPE
Outcond[0] <= cond[0].DB_MAX_OUTPUT_PORT_TYPE
Outcond[1] <= C[16].DB_MAX_OUTPUT_PORT_TYPE
Outcond[2] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Outcond[3] <= C[15].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|ctl:ctl
inst[0] => ~NO_FANOUT~
inst[1] => ~NO_FANOUT~
inst[2] => ~NO_FANOUT~
inst[3] => ~NO_FANOUT~
inst[4] => opcode.DATAB
inst[4] => Equal1.IN2
inst[4] => Equal2.IN2
inst[4] => Equal3.IN3
inst[4] => Equal4.IN3
inst[4] => Equal5.IN1
inst[4] => Equal10.IN3
inst[4] => Equal11.IN3
inst[4] => Equal12.IN0
inst[4] => Equal13.IN3
inst[4] => Equal14.IN1
inst[4] => Equal15.IN3
inst[4] => Equal16.IN3
inst[4] => Equal19.IN3
inst[4] => Equal20.IN1
inst[4] => Equal21.IN3
inst[4] => Equal22.IN2
inst[5] => opcode.DATAB
inst[5] => Equal1.IN1
inst[5] => Equal2.IN3
inst[5] => Equal3.IN2
inst[5] => Equal4.IN2
inst[5] => Equal5.IN3
inst[5] => Equal10.IN2
inst[5] => Equal11.IN2
inst[5] => Equal12.IN3
inst[5] => Equal13.IN0
inst[5] => Equal14.IN0
inst[5] => Equal15.IN2
inst[5] => Equal16.IN1
inst[5] => Equal19.IN2
inst[5] => Equal20.IN3
inst[5] => Equal21.IN1
inst[5] => Equal22.IN1
inst[6] => opcode.DATAB
inst[6] => Equal1.IN0
inst[6] => Equal2.IN1
inst[6] => Equal3.IN1
inst[6] => Equal4.IN1
inst[6] => Equal5.IN0
inst[6] => Equal10.IN1
inst[6] => Equal11.IN1
inst[6] => Equal12.IN2
inst[6] => Equal13.IN2
inst[6] => Equal14.IN3
inst[6] => Equal15.IN0
inst[6] => Equal16.IN0
inst[6] => Equal19.IN1
inst[6] => Equal20.IN2
inst[6] => Equal21.IN2
inst[6] => Equal22.IN3
inst[7] => opcode.DATAB
inst[7] => Equal1.IN3
inst[7] => Equal2.IN0
inst[7] => Equal3.IN0
inst[7] => Equal4.IN0
inst[7] => Equal5.IN2
inst[7] => Equal10.IN0
inst[7] => Equal11.IN0
inst[7] => Equal12.IN1
inst[7] => Equal13.IN1
inst[7] => Equal14.IN2
inst[7] => Equal15.IN1
inst[7] => Equal16.IN2
inst[7] => Equal19.IN0
inst[7] => Equal20.IN0
inst[7] => Equal21.IN0
inst[7] => Equal22.IN0
inst[8] => Branch.DATAB
inst[8] => RegDst.DATAA
inst[9] => Branch.DATAB
inst[9] => RegDst.DATAA
inst[10] => Branch.DATAB
inst[10] => RegDst.DATAA
inst[11] => Branch.DATAB
inst[11] => RegDst.DATAB
inst[11] => Equal7.IN2
inst[11] => Equal17.IN2
inst[11] => Equal18.IN2
inst[12] => Branch.DATAB
inst[12] => RegDst.DATAB
inst[12] => Equal7.IN1
inst[12] => Equal17.IN1
inst[12] => Equal18.IN1
inst[13] => Branch.DATAB
inst[13] => RegDst.DATAB
inst[13] => Equal7.IN0
inst[13] => Equal17.IN0
inst[13] => Equal18.IN0
inst[14] => Equal0.IN1
inst[14] => Equal6.IN1
inst[14] => Equal8.IN0
inst[14] => Equal9.IN1
inst[15] => Equal0.IN0
inst[15] => Equal6.IN0
inst[15] => Equal8.IN1
inst[15] => Equal9.IN0
MemRead <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
MemWrite <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
RegWrite <= RegWrite.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc1 <= ALUSrc1.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc2 <= ALUSrc2.DB_MAX_OUTPUT_PORT_TYPE
MemtoReg <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
Output <= Output.DB_MAX_OUTPUT_PORT_TYPE
Input <= MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
ALUorShifter <= ALUorShifter.DB_MAX_OUTPUT_PORT_TYPE
Halt <= Halt.DB_MAX_OUTPUT_PORT_TYPE
AS_BC <= AS_BC.DB_MAX_OUTPUT_PORT_TYPE
opcode[0] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= opcode.DB_MAX_OUTPUT_PORT_TYPE
RegDst[0] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
RegDst[1] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
RegDst[2] <= RegDst.DB_MAX_OUTPUT_PORT_TYPE
Branch[0] <= Branch.DB_MAX_OUTPUT_PORT_TYPE
Branch[1] <= Branch.DB_MAX_OUTPUT_PORT_TYPE
Branch[2] <= Branch.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|finding_hazard:fh
ID_EX_MemRead => hazard_ctl.IN0
ID_EX_Input => hazard_ctl.IN1
ID_EX_RegisterRa[0] => Equal0.IN2
ID_EX_RegisterRa[0] => Equal1.IN2
ID_EX_RegisterRa[1] => Equal0.IN1
ID_EX_RegisterRa[1] => Equal1.IN1
ID_EX_RegisterRa[2] => Equal0.IN0
ID_EX_RegisterRa[2] => Equal1.IN0
IF_ID_RegisterRa[0] => Equal0.IN5
IF_ID_RegisterRa[1] => Equal0.IN4
IF_ID_RegisterRa[2] => Equal0.IN3
IF_ID_RegisterRb[0] => Equal1.IN5
IF_ID_RegisterRb[1] => Equal1.IN4
IF_ID_RegisterRb[2] => Equal1.IN3
hazard_ctl <= hazard_ctl.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|forwardingunit:fd
EX_MEM_RegWrite => ForwardA.IN1
EX_MEM_RegWrite => ForwardB.IN1
MEM_WB_RegWrite => ForwardA.IN1
MEM_WB_RegWrite => ForwardB.IN1
EX_MEM_RegDst[0] => Equal0.IN2
EX_MEM_RegDst[0] => Equal2.IN2
EX_MEM_RegDst[1] => Equal0.IN1
EX_MEM_RegDst[1] => Equal2.IN1
EX_MEM_RegDst[2] => Equal0.IN0
EX_MEM_RegDst[2] => Equal2.IN0
MEM_WB_RegDst[0] => Equal1.IN2
MEM_WB_RegDst[0] => Equal3.IN2
MEM_WB_RegDst[1] => Equal1.IN1
MEM_WB_RegDst[1] => Equal3.IN1
MEM_WB_RegDst[2] => Equal1.IN0
MEM_WB_RegDst[2] => Equal3.IN0
ID_EX_RegisterRa[0] => Equal0.IN5
ID_EX_RegisterRa[0] => Equal1.IN5
ID_EX_RegisterRa[1] => Equal0.IN4
ID_EX_RegisterRa[1] => Equal1.IN4
ID_EX_RegisterRa[2] => Equal0.IN3
ID_EX_RegisterRa[2] => Equal1.IN3
ID_EX_RegisterRb[0] => Equal2.IN5
ID_EX_RegisterRb[0] => Equal3.IN5
ID_EX_RegisterRb[1] => Equal2.IN4
ID_EX_RegisterRb[1] => Equal3.IN4
ID_EX_RegisterRb[2] => Equal2.IN3
ID_EX_RegisterRb[2] => Equal3.IN3
ForwardA[0] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardA[1] <= ForwardA.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[0] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE
ForwardB[1] <= ForwardB.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|shifter:sf
A[0] => ShiftLeft0.IN16
A[0] => ShiftLeft1.IN32
A[0] => ShiftRight0.IN16
A[0] => ShiftRight1.IN16
A[0] => Mux1.IN15
A[1] => ShiftLeft0.IN15
A[1] => ShiftLeft1.IN31
A[1] => ShiftRight0.IN15
A[1] => ShiftRight1.IN15
A[1] => Mux1.IN14
A[2] => ShiftLeft0.IN14
A[2] => ShiftLeft1.IN30
A[2] => ShiftRight0.IN14
A[2] => ShiftRight1.IN14
A[2] => Mux1.IN13
A[3] => ShiftLeft0.IN13
A[3] => ShiftLeft1.IN29
A[3] => ShiftRight0.IN13
A[3] => ShiftRight1.IN13
A[3] => Mux1.IN12
A[4] => ShiftLeft0.IN12
A[4] => ShiftLeft1.IN28
A[4] => ShiftRight0.IN12
A[4] => ShiftRight1.IN12
A[4] => Mux1.IN11
A[5] => ShiftLeft0.IN11
A[5] => ShiftLeft1.IN27
A[5] => ShiftRight0.IN11
A[5] => ShiftRight1.IN11
A[5] => Mux1.IN10
A[6] => ShiftLeft0.IN10
A[6] => ShiftLeft1.IN26
A[6] => ShiftRight0.IN10
A[6] => ShiftRight1.IN10
A[6] => Mux1.IN9
A[7] => ShiftLeft0.IN9
A[7] => ShiftLeft1.IN25
A[7] => ShiftRight0.IN9
A[7] => ShiftRight1.IN9
A[7] => Mux1.IN8
A[8] => ShiftLeft0.IN8
A[8] => ShiftLeft1.IN24
A[8] => ShiftRight0.IN8
A[8] => ShiftRight1.IN8
A[8] => Mux1.IN7
A[9] => ShiftLeft0.IN7
A[9] => ShiftLeft1.IN23
A[9] => ShiftRight0.IN7
A[9] => ShiftRight1.IN7
A[9] => Mux1.IN6
A[10] => ShiftLeft0.IN6
A[10] => ShiftLeft1.IN22
A[10] => ShiftRight0.IN6
A[10] => ShiftRight1.IN6
A[10] => Mux1.IN5
A[11] => ShiftLeft0.IN5
A[11] => ShiftLeft1.IN21
A[11] => ShiftRight0.IN5
A[11] => ShiftRight1.IN5
A[11] => Mux1.IN4
A[12] => ShiftLeft0.IN4
A[12] => ShiftLeft1.IN20
A[12] => ShiftRight0.IN4
A[12] => ShiftRight1.IN4
A[12] => Mux1.IN3
A[13] => ShiftLeft0.IN3
A[13] => ShiftLeft1.IN19
A[13] => ShiftRight0.IN3
A[13] => ShiftRight1.IN3
A[13] => Mux1.IN2
A[14] => ShiftLeft0.IN2
A[14] => ShiftLeft1.IN18
A[14] => ShiftRight0.IN2
A[14] => ShiftRight1.IN2
A[14] => Mux1.IN1
A[15] => ShiftLeft0.IN1
A[15] => ShiftLeft1.IN1
A[15] => ShiftLeft1.IN2
A[15] => ShiftLeft1.IN3
A[15] => ShiftLeft1.IN4
A[15] => ShiftLeft1.IN5
A[15] => ShiftLeft1.IN6
A[15] => ShiftLeft1.IN7
A[15] => ShiftLeft1.IN8
A[15] => ShiftLeft1.IN9
A[15] => ShiftLeft1.IN10
A[15] => ShiftLeft1.IN11
A[15] => ShiftLeft1.IN12
A[15] => ShiftLeft1.IN13
A[15] => ShiftLeft1.IN14
A[15] => ShiftLeft1.IN15
A[15] => ShiftLeft1.IN16
A[15] => ShiftLeft1.IN17
A[15] => ShiftRight0.IN1
A[15] => ShiftRight1.IN0
A[15] => ShiftRight1.IN1
opcode[0] => Decoder3.IN3
opcode[0] => Mux2.IN18
opcode[0] => Mux3.IN18
opcode[0] => Mux4.IN18
opcode[0] => Mux5.IN18
opcode[0] => Mux6.IN18
opcode[0] => Mux7.IN18
opcode[0] => Mux8.IN18
opcode[0] => Mux9.IN18
opcode[0] => Mux10.IN18
opcode[0] => Mux11.IN18
opcode[0] => Mux12.IN18
opcode[0] => Mux13.IN18
opcode[0] => Mux14.IN18
opcode[0] => Mux15.IN18
opcode[0] => Mux16.IN18
opcode[0] => Mux17.IN18
opcode[0] => Mux18.IN19
opcode[0] => Equal1.IN1
opcode[0] => Equal2.IN3
opcode[1] => Decoder3.IN2
opcode[1] => Mux2.IN17
opcode[1] => Mux3.IN17
opcode[1] => Mux4.IN17
opcode[1] => Mux5.IN17
opcode[1] => Mux6.IN17
opcode[1] => Mux7.IN17
opcode[1] => Mux8.IN17
opcode[1] => Mux9.IN17
opcode[1] => Mux10.IN17
opcode[1] => Mux11.IN17
opcode[1] => Mux12.IN17
opcode[1] => Mux13.IN17
opcode[1] => Mux14.IN17
opcode[1] => Mux15.IN17
opcode[1] => Mux16.IN17
opcode[1] => Mux17.IN17
opcode[1] => Mux18.IN18
opcode[1] => Equal1.IN3
opcode[1] => Equal2.IN2
opcode[2] => Decoder3.IN1
opcode[2] => Mux2.IN16
opcode[2] => Mux3.IN16
opcode[2] => Mux4.IN16
opcode[2] => Mux5.IN16
opcode[2] => Mux6.IN16
opcode[2] => Mux7.IN16
opcode[2] => Mux8.IN16
opcode[2] => Mux9.IN16
opcode[2] => Mux10.IN16
opcode[2] => Mux11.IN16
opcode[2] => Mux12.IN16
opcode[2] => Mux13.IN16
opcode[2] => Mux14.IN16
opcode[2] => Mux15.IN16
opcode[2] => Mux16.IN16
opcode[2] => Mux17.IN16
opcode[2] => Mux18.IN17
opcode[2] => Equal1.IN2
opcode[2] => Equal2.IN1
opcode[3] => Decoder3.IN0
opcode[3] => Mux2.IN15
opcode[3] => Mux3.IN15
opcode[3] => Mux4.IN15
opcode[3] => Mux5.IN15
opcode[3] => Mux6.IN15
opcode[3] => Mux7.IN15
opcode[3] => Mux8.IN15
opcode[3] => Mux9.IN15
opcode[3] => Mux10.IN15
opcode[3] => Mux11.IN15
opcode[3] => Mux12.IN15
opcode[3] => Mux13.IN15
opcode[3] => Mux14.IN15
opcode[3] => Mux15.IN15
opcode[3] => Mux16.IN15
opcode[3] => Mux17.IN15
opcode[3] => Mux18.IN16
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
d[0] => ShiftLeft0.IN20
d[0] => ShiftLeft1.IN36
d[0] => Decoder2.IN3
d[0] => ShiftRight0.IN20
d[0] => ShiftRight1.IN20
d[0] => Mux1.IN19
d[0] => Mux0.IN19
d[0] => Equal0.IN31
d[1] => ShiftLeft0.IN19
d[1] => ShiftLeft1.IN35
d[1] => Decoder1.IN2
d[1] => Decoder2.IN2
d[1] => ShiftRight0.IN19
d[1] => ShiftRight1.IN19
d[1] => Mux1.IN18
d[1] => Mux0.IN18
d[1] => Equal0.IN30
d[2] => ShiftLeft0.IN18
d[2] => ShiftLeft1.IN34
d[2] => Decoder0.IN1
d[2] => Decoder1.IN1
d[2] => Decoder2.IN1
d[2] => ShiftRight0.IN18
d[2] => ShiftRight1.IN18
d[2] => Mux1.IN17
d[2] => Mux0.IN17
d[2] => Equal0.IN29
d[3] => ShiftLeft0.IN17
d[3] => ShiftLeft1.IN33
d[3] => C.OUTPUTSELECT
d[3] => Decoder0.IN0
d[3] => Decoder1.IN0
d[3] => Decoder2.IN0
d[3] => ShiftRight0.IN17
d[3] => ShiftRight1.IN17
d[3] => Mux1.IN16
d[3] => Mux0.IN16
d[3] => Equal0.IN28
Out[0] <= D[0].DB_MAX_OUTPUT_PORT_TYPE
Out[1] <= D[1].DB_MAX_OUTPUT_PORT_TYPE
Out[2] <= D[2].DB_MAX_OUTPUT_PORT_TYPE
Out[3] <= D[3].DB_MAX_OUTPUT_PORT_TYPE
Out[4] <= D[4].DB_MAX_OUTPUT_PORT_TYPE
Out[5] <= D[5].DB_MAX_OUTPUT_PORT_TYPE
Out[6] <= D[6].DB_MAX_OUTPUT_PORT_TYPE
Out[7] <= D[7].DB_MAX_OUTPUT_PORT_TYPE
Out[8] <= D[8].DB_MAX_OUTPUT_PORT_TYPE
Out[9] <= D[9].DB_MAX_OUTPUT_PORT_TYPE
Out[10] <= D[10].DB_MAX_OUTPUT_PORT_TYPE
Out[11] <= D[11].DB_MAX_OUTPUT_PORT_TYPE
Out[12] <= D[12].DB_MAX_OUTPUT_PORT_TYPE
Out[13] <= D[13].DB_MAX_OUTPUT_PORT_TYPE
Out[14] <= D[14].DB_MAX_OUTPUT_PORT_TYPE
Out[15] <= D[15].DB_MAX_OUTPUT_PORT_TYPE
Outcond[0] <= <GND>
Outcond[1] <= cond[1].DB_MAX_OUTPUT_PORT_TYPE
Outcond[2] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
Outcond[3] <= D[15].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|PC:PC
clock => pc[0]~reg0.CLK
clock => pc[1]~reg0.CLK
clock => pc[2]~reg0.CLK
clock => pc[3]~reg0.CLK
clock => pc[4]~reg0.CLK
clock => pc[5]~reg0.CLK
clock => pc[6]~reg0.CLK
clock => pc[7]~reg0.CLK
clock => pc[8]~reg0.CLK
clock => pc[9]~reg0.CLK
clock => pc[10]~reg0.CLK
clock => pc[11]~reg0.CLK
clock => pc[12]~reg0.CLK
clock => pc[13]~reg0.CLK
clock => pc[14]~reg0.CLK
clock => pc[15]~reg0.CLK
reset => pc[0]~reg0.ACLR
reset => pc[1]~reg0.ACLR
reset => pc[2]~reg0.ACLR
reset => pc[3]~reg0.ACLR
reset => pc[4]~reg0.ACLR
reset => pc[5]~reg0.ACLR
reset => pc[6]~reg0.ACLR
reset => pc[7]~reg0.ACLR
reset => pc[8]~reg0.ACLR
reset => pc[9]~reg0.ACLR
reset => pc[10]~reg0.ACLR
reset => pc[11]~reg0.ACLR
reset => pc[12]~reg0.ACLR
reset => pc[13]~reg0.ACLR
reset => pc[14]~reg0.ACLR
reset => pc[15]~reg0.ACLR
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
branchFlag => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
ce => pc.OUTPUTSELECT
dr[0] => pc.DATAB
dr[1] => pc.DATAB
dr[2] => pc.DATAB
dr[3] => pc.DATAB
dr[4] => pc.DATAB
dr[5] => pc.DATAB
dr[6] => pc.DATAB
dr[7] => pc.DATAB
dr[8] => pc.DATAB
dr[9] => pc.DATAB
dr[10] => pc.DATAB
dr[11] => pc.DATAB
dr[12] => pc.DATAB
dr[13] => pc.DATAB
dr[14] => pc.DATAB
dr[15] => pc.DATAB
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pcPlusOne[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase3ctl:p3IFID
ALUSrc1in => ALUSrc1out.DATAA
ALUSrc2in => ALUSrc2out.DATAA
ALUorshifterin => ALUorshifterout.DATAA
AS_BCin => AS_BCout.DATAA
MemReadin => MemReadout.DATAA
Rain[0] => Raout.DATAA
Rain[1] => Raout.DATAA
Rain[2] => Raout.DATAA
Rbin[0] => Rbout.DATAA
Rbin[1] => Rbout.DATAA
Rbin[2] => Rbout.DATAA
opcodein[0] => opcodeout.DATAA
opcodein[1] => opcodeout.DATAA
opcodein[2] => opcodeout.DATAA
opcodein[3] => opcodeout.DATAA
clk => Rbout[0]~reg0.CLK
clk => Rbout[1]~reg0.CLK
clk => Rbout[2]~reg0.CLK
clk => Raout[0]~reg0.CLK
clk => Raout[1]~reg0.CLK
clk => Raout[2]~reg0.CLK
clk => MemReadout~reg0.CLK
clk => opcodeout[0]~reg0.CLK
clk => opcodeout[1]~reg0.CLK
clk => opcodeout[2]~reg0.CLK
clk => opcodeout[3]~reg0.CLK
clk => AS_BCout~reg0.CLK
clk => ALUorshifterout~reg0.CLK
clk => ALUSrc2out~reg0.CLK
clk => ALUSrc1out~reg0.CLK
rst_n => ALUSrc1out.OUTPUTSELECT
rst_n => ALUSrc2out.OUTPUTSELECT
rst_n => ALUorshifterout.OUTPUTSELECT
rst_n => AS_BCout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => MemReadout.OUTPUTSELECT
rst_n => Raout.OUTPUTSELECT
rst_n => Raout.OUTPUTSELECT
rst_n => Raout.OUTPUTSELECT
rst_n => Rbout.OUTPUTSELECT
rst_n => Rbout.OUTPUTSELECT
rst_n => Rbout.OUTPUTSELECT
ALUSrc1out <= ALUSrc1out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc2out <= ALUSrc2out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUorshifterout <= ALUorshifterout~reg0.DB_MAX_OUTPUT_PORT_TYPE
AS_BCout <= AS_BCout~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemReadout <= MemReadout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raout[0] <= Raout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raout[1] <= Raout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raout[2] <= Raout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rbout[0] <= Rbout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rbout[1] <= Rbout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rbout[2] <= Rbout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[0] <= opcodeout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[1] <= opcodeout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[2] <= opcodeout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[3] <= opcodeout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase4ctl:p4IFID
MemWritein => MemWriteout.DATAA
Inputin => Inputout.DATAA
Branchin[0] => Branchout.DATAA
Branchin[1] => Branchout.DATAA
Branchin[2] => Branchout.DATAA
clk => Branchout[0]~reg0.CLK
clk => Branchout[1]~reg0.CLK
clk => Branchout[2]~reg0.CLK
clk => Inputout~reg0.CLK
clk => MemWriteout~reg0.CLK
rst_n => MemWriteout.OUTPUTSELECT
rst_n => Inputout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
MemWriteout <= MemWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inputout <= Inputout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[0] <= Branchout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[1] <= Branchout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[2] <= Branchout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase5ctl:p5IFID
MemtoRegin => MemtoRegout.DATAA
RegWritein => RegWriteout.DATAA
RegDstin[0] => RegDstout.DATAA
RegDstin[1] => RegDstout.DATAA
RegDstin[2] => RegDstout.DATAA
clk => RegDstout[0]~reg0.CLK
clk => RegDstout[1]~reg0.CLK
clk => RegDstout[2]~reg0.CLK
clk => RegWriteout~reg0.CLK
clk => MemtoRegout~reg0.CLK
rst_n => MemtoRegout.OUTPUTSELECT
rst_n => RegWriteout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
MemtoRegout <= MemtoRegout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteout <= RegWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[0] <= RegDstout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[1] <= RegDstout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[2] <= RegDstout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase3ctl:p3IDEX
ALUSrc1in => ALUSrc1out.DATAA
ALUSrc2in => ALUSrc2out.DATAA
ALUorshifterin => ALUorshifterout.DATAA
AS_BCin => AS_BCout.DATAA
MemReadin => MemReadout.DATAA
Rain[0] => Raout.DATAA
Rain[1] => Raout.DATAA
Rain[2] => Raout.DATAA
Rbin[0] => Rbout.DATAA
Rbin[1] => Rbout.DATAA
Rbin[2] => Rbout.DATAA
opcodein[0] => opcodeout.DATAA
opcodein[1] => opcodeout.DATAA
opcodein[2] => opcodeout.DATAA
opcodein[3] => opcodeout.DATAA
clk => Rbout[0]~reg0.CLK
clk => Rbout[1]~reg0.CLK
clk => Rbout[2]~reg0.CLK
clk => Raout[0]~reg0.CLK
clk => Raout[1]~reg0.CLK
clk => Raout[2]~reg0.CLK
clk => MemReadout~reg0.CLK
clk => opcodeout[0]~reg0.CLK
clk => opcodeout[1]~reg0.CLK
clk => opcodeout[2]~reg0.CLK
clk => opcodeout[3]~reg0.CLK
clk => AS_BCout~reg0.CLK
clk => ALUorshifterout~reg0.CLK
clk => ALUSrc2out~reg0.CLK
clk => ALUSrc1out~reg0.CLK
rst_n => ALUSrc1out.OUTPUTSELECT
rst_n => ALUSrc2out.OUTPUTSELECT
rst_n => ALUorshifterout.OUTPUTSELECT
rst_n => AS_BCout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => opcodeout.OUTPUTSELECT
rst_n => MemReadout.OUTPUTSELECT
rst_n => Raout.OUTPUTSELECT
rst_n => Raout.OUTPUTSELECT
rst_n => Raout.OUTPUTSELECT
rst_n => Rbout.OUTPUTSELECT
rst_n => Rbout.OUTPUTSELECT
rst_n => Rbout.OUTPUTSELECT
ALUSrc1out <= ALUSrc1out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSrc2out <= ALUSrc2out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUorshifterout <= ALUorshifterout~reg0.DB_MAX_OUTPUT_PORT_TYPE
AS_BCout <= AS_BCout~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemReadout <= MemReadout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raout[0] <= Raout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raout[1] <= Raout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Raout[2] <= Raout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rbout[0] <= Rbout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rbout[1] <= Rbout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rbout[2] <= Rbout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[0] <= opcodeout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[1] <= opcodeout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[2] <= opcodeout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
opcodeout[3] <= opcodeout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase4ctl:p4IDEX
MemWritein => MemWriteout.DATAA
Inputin => Inputout.DATAA
Branchin[0] => Branchout.DATAA
Branchin[1] => Branchout.DATAA
Branchin[2] => Branchout.DATAA
clk => Branchout[0]~reg0.CLK
clk => Branchout[1]~reg0.CLK
clk => Branchout[2]~reg0.CLK
clk => Inputout~reg0.CLK
clk => MemWriteout~reg0.CLK
rst_n => MemWriteout.OUTPUTSELECT
rst_n => Inputout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
MemWriteout <= MemWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inputout <= Inputout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[0] <= Branchout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[1] <= Branchout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[2] <= Branchout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase5ctl:p5IDEX
MemtoRegin => MemtoRegout.DATAA
RegWritein => RegWriteout.DATAA
RegDstin[0] => RegDstout.DATAA
RegDstin[1] => RegDstout.DATAA
RegDstin[2] => RegDstout.DATAA
clk => RegDstout[0]~reg0.CLK
clk => RegDstout[1]~reg0.CLK
clk => RegDstout[2]~reg0.CLK
clk => RegWriteout~reg0.CLK
clk => MemtoRegout~reg0.CLK
rst_n => MemtoRegout.OUTPUTSELECT
rst_n => RegWriteout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
MemtoRegout <= MemtoRegout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteout <= RegWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[0] <= RegDstout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[1] <= RegDstout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[2] <= RegDstout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase4ctl:p4EXMEM
MemWritein => MemWriteout.DATAA
Inputin => Inputout.DATAA
Branchin[0] => Branchout.DATAA
Branchin[1] => Branchout.DATAA
Branchin[2] => Branchout.DATAA
clk => Branchout[0]~reg0.CLK
clk => Branchout[1]~reg0.CLK
clk => Branchout[2]~reg0.CLK
clk => Inputout~reg0.CLK
clk => MemWriteout~reg0.CLK
rst_n => MemWriteout.OUTPUTSELECT
rst_n => Inputout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
rst_n => Branchout.OUTPUTSELECT
MemWriteout <= MemWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Inputout <= Inputout~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[0] <= Branchout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[1] <= Branchout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Branchout[2] <= Branchout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase5ctl:p5EXMEM
MemtoRegin => MemtoRegout.DATAA
RegWritein => RegWriteout.DATAA
RegDstin[0] => RegDstout.DATAA
RegDstin[1] => RegDstout.DATAA
RegDstin[2] => RegDstout.DATAA
clk => RegDstout[0]~reg0.CLK
clk => RegDstout[1]~reg0.CLK
clk => RegDstout[2]~reg0.CLK
clk => RegWriteout~reg0.CLK
clk => MemtoRegout~reg0.CLK
rst_n => MemtoRegout.OUTPUTSELECT
rst_n => RegWriteout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
MemtoRegout <= MemtoRegout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteout <= RegWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[0] <= RegDstout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[1] <= RegDstout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[2] <= RegDstout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|phase5ctl:p5MEMWB
MemtoRegin => MemtoRegout.DATAA
RegWritein => RegWriteout.DATAA
RegDstin[0] => RegDstout.DATAA
RegDstin[1] => RegDstout.DATAA
RegDstin[2] => RegDstout.DATAA
clk => RegDstout[0]~reg0.CLK
clk => RegDstout[1]~reg0.CLK
clk => RegDstout[2]~reg0.CLK
clk => RegWriteout~reg0.CLK
clk => MemtoRegout~reg0.CLK
rst_n => MemtoRegout.OUTPUTSELECT
rst_n => RegWriteout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
rst_n => RegDstout.OUTPUTSELECT
MemtoRegout <= MemtoRegout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegWriteout <= RegWriteout~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[0] <= RegDstout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[1] <= RegDstout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RegDstout[2] <= RegDstout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|branch:br
cond[0] => brch_sig.IN0
cond[1] => ~NO_FANOUT~
cond[2] => brch_sig.IN1
cond[2] => brch_sig.IN1
cond[2] => brch_sig.IN1
cond[3] => brch_sig.IN1
brch[0] => Equal0.IN2
brch[0] => Equal1.IN2
brch[0] => Equal2.IN0
brch[0] => Equal3.IN2
brch[0] => Equal4.IN1
brch[1] => Equal0.IN1
brch[1] => Equal1.IN1
brch[1] => Equal2.IN2
brch[1] => Equal3.IN0
brch[1] => Equal4.IN0
brch[2] => Equal0.IN0
brch[2] => Equal1.IN0
brch[2] => Equal2.IN1
brch[2] => Equal3.IN1
brch[2] => Equal4.IN2
brch_sig <= brch_sig.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|ram:ram1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_gck1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gck1:auto_generated.data_a[0]
data_a[1] => altsyncram_gck1:auto_generated.data_a[1]
data_a[2] => altsyncram_gck1:auto_generated.data_a[2]
data_a[3] => altsyncram_gck1:auto_generated.data_a[3]
data_a[4] => altsyncram_gck1:auto_generated.data_a[4]
data_a[5] => altsyncram_gck1:auto_generated.data_a[5]
data_a[6] => altsyncram_gck1:auto_generated.data_a[6]
data_a[7] => altsyncram_gck1:auto_generated.data_a[7]
data_a[8] => altsyncram_gck1:auto_generated.data_a[8]
data_a[9] => altsyncram_gck1:auto_generated.data_a[9]
data_a[10] => altsyncram_gck1:auto_generated.data_a[10]
data_a[11] => altsyncram_gck1:auto_generated.data_a[11]
data_a[12] => altsyncram_gck1:auto_generated.data_a[12]
data_a[13] => altsyncram_gck1:auto_generated.data_a[13]
data_a[14] => altsyncram_gck1:auto_generated.data_a[14]
data_a[15] => altsyncram_gck1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gck1:auto_generated.address_a[0]
address_a[1] => altsyncram_gck1:auto_generated.address_a[1]
address_a[2] => altsyncram_gck1:auto_generated.address_a[2]
address_a[3] => altsyncram_gck1:auto_generated.address_a[3]
address_a[4] => altsyncram_gck1:auto_generated.address_a[4]
address_a[5] => altsyncram_gck1:auto_generated.address_a[5]
address_a[6] => altsyncram_gck1:auto_generated.address_a[6]
address_a[7] => altsyncram_gck1:auto_generated.address_a[7]
address_a[8] => altsyncram_gck1:auto_generated.address_a[8]
address_a[9] => altsyncram_gck1:auto_generated.address_a[9]
address_a[10] => altsyncram_gck1:auto_generated.address_a[10]
address_a[11] => altsyncram_gck1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gck1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gck1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gck1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gck1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gck1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gck1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gck1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gck1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gck1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gck1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gck1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gck1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gck1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gck1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gck1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gck1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gck1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated
address_a[0] => altsyncram_ema2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ema2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ema2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ema2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ema2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ema2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ema2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ema2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ema2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ema2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ema2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ema2:altsyncram1.address_a[11]
clock0 => altsyncram_ema2:altsyncram1.clock0
data_a[0] => altsyncram_ema2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ema2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ema2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ema2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ema2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ema2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ema2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ema2:altsyncram1.data_a[7]
data_a[8] => altsyncram_ema2:altsyncram1.data_a[8]
data_a[9] => altsyncram_ema2:altsyncram1.data_a[9]
data_a[10] => altsyncram_ema2:altsyncram1.data_a[10]
data_a[11] => altsyncram_ema2:altsyncram1.data_a[11]
data_a[12] => altsyncram_ema2:altsyncram1.data_a[12]
data_a[13] => altsyncram_ema2:altsyncram1.data_a[13]
data_a[14] => altsyncram_ema2:altsyncram1.data_a[14]
data_a[15] => altsyncram_ema2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_ema2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ema2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ema2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ema2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ema2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ema2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ema2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ema2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ema2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ema2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ema2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ema2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ema2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ema2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ema2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ema2:altsyncram1.q_a[15]
wren_a => altsyncram_ema2:altsyncram1.wren_a


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple_pipeline|ram:ram1|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|ram:ram2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_gck1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gck1:auto_generated.data_a[0]
data_a[1] => altsyncram_gck1:auto_generated.data_a[1]
data_a[2] => altsyncram_gck1:auto_generated.data_a[2]
data_a[3] => altsyncram_gck1:auto_generated.data_a[3]
data_a[4] => altsyncram_gck1:auto_generated.data_a[4]
data_a[5] => altsyncram_gck1:auto_generated.data_a[5]
data_a[6] => altsyncram_gck1:auto_generated.data_a[6]
data_a[7] => altsyncram_gck1:auto_generated.data_a[7]
data_a[8] => altsyncram_gck1:auto_generated.data_a[8]
data_a[9] => altsyncram_gck1:auto_generated.data_a[9]
data_a[10] => altsyncram_gck1:auto_generated.data_a[10]
data_a[11] => altsyncram_gck1:auto_generated.data_a[11]
data_a[12] => altsyncram_gck1:auto_generated.data_a[12]
data_a[13] => altsyncram_gck1:auto_generated.data_a[13]
data_a[14] => altsyncram_gck1:auto_generated.data_a[14]
data_a[15] => altsyncram_gck1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gck1:auto_generated.address_a[0]
address_a[1] => altsyncram_gck1:auto_generated.address_a[1]
address_a[2] => altsyncram_gck1:auto_generated.address_a[2]
address_a[3] => altsyncram_gck1:auto_generated.address_a[3]
address_a[4] => altsyncram_gck1:auto_generated.address_a[4]
address_a[5] => altsyncram_gck1:auto_generated.address_a[5]
address_a[6] => altsyncram_gck1:auto_generated.address_a[6]
address_a[7] => altsyncram_gck1:auto_generated.address_a[7]
address_a[8] => altsyncram_gck1:auto_generated.address_a[8]
address_a[9] => altsyncram_gck1:auto_generated.address_a[9]
address_a[10] => altsyncram_gck1:auto_generated.address_a[10]
address_a[11] => altsyncram_gck1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gck1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gck1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gck1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gck1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gck1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gck1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gck1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gck1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gck1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gck1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gck1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gck1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gck1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gck1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gck1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gck1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gck1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated
address_a[0] => altsyncram_ema2:altsyncram1.address_a[0]
address_a[1] => altsyncram_ema2:altsyncram1.address_a[1]
address_a[2] => altsyncram_ema2:altsyncram1.address_a[2]
address_a[3] => altsyncram_ema2:altsyncram1.address_a[3]
address_a[4] => altsyncram_ema2:altsyncram1.address_a[4]
address_a[5] => altsyncram_ema2:altsyncram1.address_a[5]
address_a[6] => altsyncram_ema2:altsyncram1.address_a[6]
address_a[7] => altsyncram_ema2:altsyncram1.address_a[7]
address_a[8] => altsyncram_ema2:altsyncram1.address_a[8]
address_a[9] => altsyncram_ema2:altsyncram1.address_a[9]
address_a[10] => altsyncram_ema2:altsyncram1.address_a[10]
address_a[11] => altsyncram_ema2:altsyncram1.address_a[11]
clock0 => altsyncram_ema2:altsyncram1.clock0
data_a[0] => altsyncram_ema2:altsyncram1.data_a[0]
data_a[1] => altsyncram_ema2:altsyncram1.data_a[1]
data_a[2] => altsyncram_ema2:altsyncram1.data_a[2]
data_a[3] => altsyncram_ema2:altsyncram1.data_a[3]
data_a[4] => altsyncram_ema2:altsyncram1.data_a[4]
data_a[5] => altsyncram_ema2:altsyncram1.data_a[5]
data_a[6] => altsyncram_ema2:altsyncram1.data_a[6]
data_a[7] => altsyncram_ema2:altsyncram1.data_a[7]
data_a[8] => altsyncram_ema2:altsyncram1.data_a[8]
data_a[9] => altsyncram_ema2:altsyncram1.data_a[9]
data_a[10] => altsyncram_ema2:altsyncram1.data_a[10]
data_a[11] => altsyncram_ema2:altsyncram1.data_a[11]
data_a[12] => altsyncram_ema2:altsyncram1.data_a[12]
data_a[13] => altsyncram_ema2:altsyncram1.data_a[13]
data_a[14] => altsyncram_ema2:altsyncram1.data_a[14]
data_a[15] => altsyncram_ema2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_ema2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ema2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ema2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ema2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ema2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ema2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ema2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ema2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ema2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ema2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ema2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ema2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ema2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ema2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ema2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ema2:altsyncram1.q_a[15]
wren_a => altsyncram_ema2:altsyncram1.wren_a


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|altsyncram_ema2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|simple_pipeline|ram:ram2|altsyncram:altsyncram_component|altsyncram_gck1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:no_name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN66
ROM_DATA[1] => Mux2.IN66
ROM_DATA[2] => Mux1.IN66
ROM_DATA[3] => Mux0.IN66
ROM_DATA[4] => Mux3.IN62
ROM_DATA[5] => Mux2.IN62
ROM_DATA[6] => Mux1.IN62
ROM_DATA[7] => Mux0.IN62
ROM_DATA[8] => Mux3.IN58
ROM_DATA[9] => Mux2.IN58
ROM_DATA[10] => Mux1.IN58
ROM_DATA[11] => Mux0.IN58
ROM_DATA[12] => Mux3.IN54
ROM_DATA[13] => Mux2.IN54
ROM_DATA[14] => Mux1.IN54
ROM_DATA[15] => Mux0.IN54
ROM_DATA[16] => Mux3.IN50
ROM_DATA[17] => Mux2.IN50
ROM_DATA[18] => Mux1.IN50
ROM_DATA[19] => Mux0.IN50
ROM_DATA[20] => Mux3.IN46
ROM_DATA[21] => Mux2.IN46
ROM_DATA[22] => Mux1.IN46
ROM_DATA[23] => Mux0.IN46
ROM_DATA[24] => Mux3.IN42
ROM_DATA[25] => Mux2.IN42
ROM_DATA[26] => Mux1.IN42
ROM_DATA[27] => Mux0.IN42
ROM_DATA[28] => Mux3.IN38
ROM_DATA[29] => Mux2.IN38
ROM_DATA[30] => Mux1.IN38
ROM_DATA[31] => Mux0.IN38
ROM_DATA[32] => Mux3.IN34
ROM_DATA[33] => Mux2.IN34
ROM_DATA[34] => Mux1.IN34
ROM_DATA[35] => Mux0.IN34
ROM_DATA[36] => Mux3.IN30
ROM_DATA[37] => Mux2.IN30
ROM_DATA[38] => Mux1.IN30
ROM_DATA[39] => Mux0.IN30
ROM_DATA[40] => Mux3.IN26
ROM_DATA[41] => Mux2.IN26
ROM_DATA[42] => Mux1.IN26
ROM_DATA[43] => Mux0.IN26
ROM_DATA[44] => Mux3.IN22
ROM_DATA[45] => Mux2.IN22
ROM_DATA[46] => Mux1.IN22
ROM_DATA[47] => Mux0.IN22
ROM_DATA[48] => Mux3.IN18
ROM_DATA[49] => Mux2.IN18
ROM_DATA[50] => Mux1.IN18
ROM_DATA[51] => Mux0.IN18
ROM_DATA[52] => Mux3.IN14
ROM_DATA[53] => Mux2.IN14
ROM_DATA[54] => Mux1.IN14
ROM_DATA[55] => Mux0.IN14
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|pll:pll
areset => areset.IN1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|simple_pipeline|pll:pll|altpll:altpll_component
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|simple_pipeline|pll:pll|altpll:altpll_component|pll_altpll:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


|simple_pipeline|RemoveChattering:rc
clk => clk.IN1
botton => botton_reg.DATAIN
rst_n => rst_n.IN1
signal <= signal~reg0.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|RemoveChattering:rc|divider:b2
clk => c.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => count[20].ACLR
rst_n => count[21].ACLR
rst_n => count[22].ACLR
rst_n => count[23].ACLR
rst_n => count[24].ACLR
rst_n => count[25].ACLR
rst_n => c.ACLR
hz[0] => Div0.IN54
hz[0] => Div1.IN55
hz[1] => Div0.IN53
hz[1] => Div1.IN54
hz[2] => Div0.IN52
hz[2] => Div1.IN53
hz[3] => Div0.IN51
hz[3] => Div1.IN52
hz[4] => Div0.IN50
hz[4] => Div1.IN51
hz[5] => Div0.IN49
hz[5] => Div1.IN50
hz[6] => Div0.IN48
hz[6] => Div1.IN49
hz[7] => Div0.IN47
hz[7] => Div1.IN48
hz[8] => Div0.IN46
hz[8] => Div1.IN47
hz[9] => Div0.IN45
hz[9] => Div1.IN46
hz[10] => Div0.IN44
hz[10] => Div1.IN45
hz[11] => Div0.IN43
hz[11] => Div1.IN44
hz[12] => Div0.IN42
hz[12] => Div1.IN43
hz[13] => Div0.IN41
hz[13] => Div1.IN42
hz[14] => Div0.IN40
hz[14] => Div1.IN41
hz[15] => Div0.IN39
hz[15] => Div1.IN40
hz[16] => Div0.IN38
hz[16] => Div1.IN39
hz[17] => Div0.IN37
hz[17] => Div1.IN38
hz[18] => Div0.IN36
hz[18] => Div1.IN37
hz[19] => Div0.IN35
hz[19] => Div1.IN36
hz[20] => Div0.IN34
hz[20] => Div1.IN35
hz[21] => Div0.IN33
hz[21] => Div1.IN34
hz[22] => Div0.IN32
hz[22] => Div1.IN33
hz[23] => Div0.IN31
hz[23] => Div1.IN32
hz[24] => Div0.IN30
hz[24] => Div1.IN31
hz[25] => Div0.IN29
hz[25] => Div1.IN30
hz[26] => Div0.IN28
hz[26] => Div1.IN29
hz[27] => Div0.IN27
hz[27] => Div1.IN28
hz[28] => Div0.IN26
hz[28] => Div1.IN27
hz[29] => Div0.IN25
hz[29] => Div1.IN26
hz[30] => Div0.IN24
hz[30] => Div1.IN25
outclk <= c.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|counta2:c2
rst_n => rst_n.IN1
clk => clk.IN1
data[0] => Mod0.IN19
data[0] => Div0.IN19
data[0] => Div1.IN22
data[0] => Div2.IN25
data[1] => Mod0.IN18
data[1] => Div0.IN18
data[1] => Div1.IN21
data[1] => Div2.IN24
data[2] => Mod0.IN17
data[2] => Div0.IN17
data[2] => Div1.IN20
data[2] => Div2.IN23
data[3] => Mod0.IN16
data[3] => Div0.IN16
data[3] => Div1.IN19
data[3] => Div2.IN22
data[4] => Mod0.IN15
data[4] => Div0.IN15
data[4] => Div1.IN18
data[4] => Div2.IN21
data[5] => Mod0.IN14
data[5] => Div0.IN14
data[5] => Div1.IN17
data[5] => Div2.IN20
data[6] => Mod0.IN13
data[6] => Div0.IN13
data[6] => Div1.IN16
data[6] => Div2.IN19
data[7] => Mod0.IN12
data[7] => Div0.IN12
data[7] => Div1.IN15
data[7] => Div2.IN18
data[8] => Mod0.IN11
data[8] => Div0.IN11
data[8] => Div1.IN14
data[8] => Div2.IN17
data[9] => Mod0.IN10
data[9] => Div0.IN10
data[9] => Div1.IN13
data[9] => Div2.IN16
data[10] => Mod0.IN9
data[10] => Div0.IN9
data[10] => Div1.IN12
data[10] => Div2.IN15
data[11] => Mod0.IN8
data[11] => Div0.IN8
data[11] => Div1.IN11
data[11] => Div2.IN14
data[12] => Mod0.IN7
data[12] => Div0.IN7
data[12] => Div1.IN10
data[12] => Div2.IN13
data[13] => Mod0.IN6
data[13] => Div0.IN6
data[13] => Div1.IN9
data[13] => Div2.IN12
data[14] => Mod0.IN5
data[14] => Div0.IN5
data[14] => Div1.IN8
data[14] => Div2.IN11
data[15] => Mod0.IN4
data[15] => Div0.IN4
data[15] => Div1.IN7
data[15] => Div2.IN10
out2[0] <= segLED:a0.out
out2[1] <= segLED:a0.out
out2[2] <= segLED:a0.out
out2[3] <= segLED:a0.out
out2[4] <= segLED:a0.out
out2[5] <= segLED:a0.out
out2[6] <= segLED:a0.out
out2[7] <= segLED:a0.out
sel2[0] <= segLED:a0.sel
sel2[1] <= segLED:a0.sel
sel2[2] <= segLED:a0.sel
sel2[3] <= segLED:a0.sel


|simple_pipeline|counta2:c2|segLED:a0
a[0] => Equal0.IN30
a[0] => Equal1.IN0
a[0] => Equal2.IN30
a[0] => Equal3.IN1
a[0] => Equal4.IN30
a[0] => Equal5.IN1
a[0] => Equal6.IN30
a[0] => Equal7.IN2
a[0] => Equal8.IN30
a[0] => Equal9.IN1
a[0] => Equal10.IN30
a[0] => Equal11.IN2
a[0] => Equal12.IN30
a[0] => Equal13.IN2
a[0] => Equal14.IN30
a[1] => Equal0.IN29
a[1] => Equal1.IN30
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN29
a[1] => Equal5.IN30
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN29
a[1] => Equal9.IN30
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN29
a[1] => Equal13.IN30
a[1] => Equal14.IN2
a[2] => Equal0.IN28
a[2] => Equal1.IN29
a[2] => Equal2.IN29
a[2] => Equal3.IN30
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN28
a[2] => Equal9.IN29
a[2] => Equal10.IN29
a[2] => Equal11.IN30
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN27
a[3] => Equal1.IN28
a[3] => Equal2.IN28
a[3] => Equal3.IN29
a[3] => Equal4.IN28
a[3] => Equal5.IN29
a[3] => Equal6.IN29
a[3] => Equal7.IN30
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
a[4] => Equal0.IN26
a[4] => Equal1.IN27
a[4] => Equal2.IN27
a[4] => Equal3.IN28
a[4] => Equal4.IN27
a[4] => Equal5.IN28
a[4] => Equal6.IN28
a[4] => Equal7.IN29
a[4] => Equal8.IN27
a[4] => Equal9.IN28
a[4] => Equal10.IN28
a[4] => Equal11.IN29
a[4] => Equal12.IN28
a[4] => Equal13.IN29
a[4] => Equal14.IN29
a[5] => Equal0.IN25
a[5] => Equal1.IN26
a[5] => Equal2.IN26
a[5] => Equal3.IN27
a[5] => Equal4.IN26
a[5] => Equal5.IN27
a[5] => Equal6.IN27
a[5] => Equal7.IN28
a[5] => Equal8.IN26
a[5] => Equal9.IN27
a[5] => Equal10.IN27
a[5] => Equal11.IN28
a[5] => Equal12.IN27
a[5] => Equal13.IN28
a[5] => Equal14.IN28
a[6] => Equal0.IN24
a[6] => Equal1.IN25
a[6] => Equal2.IN25
a[6] => Equal3.IN26
a[6] => Equal4.IN25
a[6] => Equal5.IN26
a[6] => Equal6.IN26
a[6] => Equal7.IN27
a[6] => Equal8.IN25
a[6] => Equal9.IN26
a[6] => Equal10.IN26
a[6] => Equal11.IN27
a[6] => Equal12.IN26
a[6] => Equal13.IN27
a[6] => Equal14.IN27
a[7] => Equal0.IN23
a[7] => Equal1.IN24
a[7] => Equal2.IN24
a[7] => Equal3.IN25
a[7] => Equal4.IN24
a[7] => Equal5.IN25
a[7] => Equal6.IN25
a[7] => Equal7.IN26
a[7] => Equal8.IN24
a[7] => Equal9.IN25
a[7] => Equal10.IN25
a[7] => Equal11.IN26
a[7] => Equal12.IN25
a[7] => Equal13.IN26
a[7] => Equal14.IN26
a[8] => Equal0.IN22
a[8] => Equal1.IN23
a[8] => Equal2.IN23
a[8] => Equal3.IN24
a[8] => Equal4.IN23
a[8] => Equal5.IN24
a[8] => Equal6.IN24
a[8] => Equal7.IN25
a[8] => Equal8.IN23
a[8] => Equal9.IN24
a[8] => Equal10.IN24
a[8] => Equal11.IN25
a[8] => Equal12.IN24
a[8] => Equal13.IN25
a[8] => Equal14.IN25
a[9] => Equal0.IN21
a[9] => Equal1.IN22
a[9] => Equal2.IN22
a[9] => Equal3.IN23
a[9] => Equal4.IN22
a[9] => Equal5.IN23
a[9] => Equal6.IN23
a[9] => Equal7.IN24
a[9] => Equal8.IN22
a[9] => Equal9.IN23
a[9] => Equal10.IN23
a[9] => Equal11.IN24
a[9] => Equal12.IN23
a[9] => Equal13.IN24
a[9] => Equal14.IN24
a[10] => Equal0.IN20
a[10] => Equal1.IN21
a[10] => Equal2.IN21
a[10] => Equal3.IN22
a[10] => Equal4.IN21
a[10] => Equal5.IN22
a[10] => Equal6.IN22
a[10] => Equal7.IN23
a[10] => Equal8.IN21
a[10] => Equal9.IN22
a[10] => Equal10.IN22
a[10] => Equal11.IN23
a[10] => Equal12.IN22
a[10] => Equal13.IN23
a[10] => Equal14.IN23
a[11] => Equal0.IN19
a[11] => Equal1.IN20
a[11] => Equal2.IN20
a[11] => Equal3.IN21
a[11] => Equal4.IN20
a[11] => Equal5.IN21
a[11] => Equal6.IN21
a[11] => Equal7.IN22
a[11] => Equal8.IN20
a[11] => Equal9.IN21
a[11] => Equal10.IN21
a[11] => Equal11.IN22
a[11] => Equal12.IN21
a[11] => Equal13.IN22
a[11] => Equal14.IN22
a[12] => Equal0.IN18
a[12] => Equal1.IN19
a[12] => Equal2.IN19
a[12] => Equal3.IN20
a[12] => Equal4.IN19
a[12] => Equal5.IN20
a[12] => Equal6.IN20
a[12] => Equal7.IN21
a[12] => Equal8.IN19
a[12] => Equal9.IN20
a[12] => Equal10.IN20
a[12] => Equal11.IN21
a[12] => Equal12.IN20
a[12] => Equal13.IN21
a[12] => Equal14.IN21
a[13] => Equal0.IN17
a[13] => Equal1.IN18
a[13] => Equal2.IN18
a[13] => Equal3.IN19
a[13] => Equal4.IN18
a[13] => Equal5.IN19
a[13] => Equal6.IN19
a[13] => Equal7.IN20
a[13] => Equal8.IN18
a[13] => Equal9.IN19
a[13] => Equal10.IN19
a[13] => Equal11.IN20
a[13] => Equal12.IN19
a[13] => Equal13.IN20
a[13] => Equal14.IN20
a[14] => Equal0.IN16
a[14] => Equal1.IN17
a[14] => Equal2.IN17
a[14] => Equal3.IN18
a[14] => Equal4.IN17
a[14] => Equal5.IN18
a[14] => Equal6.IN18
a[14] => Equal7.IN19
a[14] => Equal8.IN17
a[14] => Equal9.IN18
a[14] => Equal10.IN18
a[14] => Equal11.IN19
a[14] => Equal12.IN18
a[14] => Equal13.IN19
a[14] => Equal14.IN19
a[15] => Equal0.IN15
a[15] => Equal1.IN16
a[15] => Equal2.IN16
a[15] => Equal3.IN17
a[15] => Equal4.IN16
a[15] => Equal5.IN17
a[15] => Equal6.IN17
a[15] => Equal7.IN18
a[15] => Equal8.IN16
a[15] => Equal9.IN17
a[15] => Equal10.IN17
a[15] => Equal11.IN18
a[15] => Equal12.IN17
a[15] => Equal13.IN18
a[15] => Equal14.IN18
a[16] => Equal0.IN14
a[16] => Equal1.IN15
a[16] => Equal2.IN15
a[16] => Equal3.IN16
a[16] => Equal4.IN15
a[16] => Equal5.IN16
a[16] => Equal6.IN16
a[16] => Equal7.IN17
a[16] => Equal8.IN15
a[16] => Equal9.IN16
a[16] => Equal10.IN16
a[16] => Equal11.IN17
a[16] => Equal12.IN16
a[16] => Equal13.IN17
a[16] => Equal14.IN17
a[17] => Equal0.IN13
a[17] => Equal1.IN14
a[17] => Equal2.IN14
a[17] => Equal3.IN15
a[17] => Equal4.IN14
a[17] => Equal5.IN15
a[17] => Equal6.IN15
a[17] => Equal7.IN16
a[17] => Equal8.IN14
a[17] => Equal9.IN15
a[17] => Equal10.IN15
a[17] => Equal11.IN16
a[17] => Equal12.IN15
a[17] => Equal13.IN16
a[17] => Equal14.IN16
a[18] => Equal0.IN12
a[18] => Equal1.IN13
a[18] => Equal2.IN13
a[18] => Equal3.IN14
a[18] => Equal4.IN13
a[18] => Equal5.IN14
a[18] => Equal6.IN14
a[18] => Equal7.IN15
a[18] => Equal8.IN13
a[18] => Equal9.IN14
a[18] => Equal10.IN14
a[18] => Equal11.IN15
a[18] => Equal12.IN14
a[18] => Equal13.IN15
a[18] => Equal14.IN15
a[19] => Equal0.IN11
a[19] => Equal1.IN12
a[19] => Equal2.IN12
a[19] => Equal3.IN13
a[19] => Equal4.IN12
a[19] => Equal5.IN13
a[19] => Equal6.IN13
a[19] => Equal7.IN14
a[19] => Equal8.IN12
a[19] => Equal9.IN13
a[19] => Equal10.IN13
a[19] => Equal11.IN14
a[19] => Equal12.IN13
a[19] => Equal13.IN14
a[19] => Equal14.IN14
a[20] => Equal0.IN10
a[20] => Equal1.IN11
a[20] => Equal2.IN11
a[20] => Equal3.IN12
a[20] => Equal4.IN11
a[20] => Equal5.IN12
a[20] => Equal6.IN12
a[20] => Equal7.IN13
a[20] => Equal8.IN11
a[20] => Equal9.IN12
a[20] => Equal10.IN12
a[20] => Equal11.IN13
a[20] => Equal12.IN12
a[20] => Equal13.IN13
a[20] => Equal14.IN13
a[21] => Equal0.IN9
a[21] => Equal1.IN10
a[21] => Equal2.IN10
a[21] => Equal3.IN11
a[21] => Equal4.IN10
a[21] => Equal5.IN11
a[21] => Equal6.IN11
a[21] => Equal7.IN12
a[21] => Equal8.IN10
a[21] => Equal9.IN11
a[21] => Equal10.IN11
a[21] => Equal11.IN12
a[21] => Equal12.IN11
a[21] => Equal13.IN12
a[21] => Equal14.IN12
a[22] => Equal0.IN8
a[22] => Equal1.IN9
a[22] => Equal2.IN9
a[22] => Equal3.IN10
a[22] => Equal4.IN9
a[22] => Equal5.IN10
a[22] => Equal6.IN10
a[22] => Equal7.IN11
a[22] => Equal8.IN9
a[22] => Equal9.IN10
a[22] => Equal10.IN10
a[22] => Equal11.IN11
a[22] => Equal12.IN10
a[22] => Equal13.IN11
a[22] => Equal14.IN11
a[23] => Equal0.IN7
a[23] => Equal1.IN8
a[23] => Equal2.IN8
a[23] => Equal3.IN9
a[23] => Equal4.IN8
a[23] => Equal5.IN9
a[23] => Equal6.IN9
a[23] => Equal7.IN10
a[23] => Equal8.IN8
a[23] => Equal9.IN9
a[23] => Equal10.IN9
a[23] => Equal11.IN10
a[23] => Equal12.IN9
a[23] => Equal13.IN10
a[23] => Equal14.IN10
a[24] => Equal0.IN6
a[24] => Equal1.IN7
a[24] => Equal2.IN7
a[24] => Equal3.IN8
a[24] => Equal4.IN7
a[24] => Equal5.IN8
a[24] => Equal6.IN8
a[24] => Equal7.IN9
a[24] => Equal8.IN7
a[24] => Equal9.IN8
a[24] => Equal10.IN8
a[24] => Equal11.IN9
a[24] => Equal12.IN8
a[24] => Equal13.IN9
a[24] => Equal14.IN9
a[25] => Equal0.IN5
a[25] => Equal1.IN6
a[25] => Equal2.IN6
a[25] => Equal3.IN7
a[25] => Equal4.IN6
a[25] => Equal5.IN7
a[25] => Equal6.IN7
a[25] => Equal7.IN8
a[25] => Equal8.IN6
a[25] => Equal9.IN7
a[25] => Equal10.IN7
a[25] => Equal11.IN8
a[25] => Equal12.IN7
a[25] => Equal13.IN8
a[25] => Equal14.IN8
a[26] => Equal0.IN4
a[26] => Equal1.IN5
a[26] => Equal2.IN5
a[26] => Equal3.IN6
a[26] => Equal4.IN5
a[26] => Equal5.IN6
a[26] => Equal6.IN6
a[26] => Equal7.IN7
a[26] => Equal8.IN5
a[26] => Equal9.IN6
a[26] => Equal10.IN6
a[26] => Equal11.IN7
a[26] => Equal12.IN6
a[26] => Equal13.IN7
a[26] => Equal14.IN7
a[27] => Equal0.IN3
a[27] => Equal1.IN4
a[27] => Equal2.IN4
a[27] => Equal3.IN5
a[27] => Equal4.IN4
a[27] => Equal5.IN5
a[27] => Equal6.IN5
a[27] => Equal7.IN6
a[27] => Equal8.IN4
a[27] => Equal9.IN5
a[27] => Equal10.IN5
a[27] => Equal11.IN6
a[27] => Equal12.IN5
a[27] => Equal13.IN6
a[27] => Equal14.IN6
a[28] => Equal0.IN2
a[28] => Equal1.IN3
a[28] => Equal2.IN3
a[28] => Equal3.IN4
a[28] => Equal4.IN3
a[28] => Equal5.IN4
a[28] => Equal6.IN4
a[28] => Equal7.IN5
a[28] => Equal8.IN3
a[28] => Equal9.IN4
a[28] => Equal10.IN4
a[28] => Equal11.IN5
a[28] => Equal12.IN4
a[28] => Equal13.IN5
a[28] => Equal14.IN5
a[29] => Equal0.IN1
a[29] => Equal1.IN2
a[29] => Equal2.IN2
a[29] => Equal3.IN3
a[29] => Equal4.IN2
a[29] => Equal5.IN3
a[29] => Equal6.IN3
a[29] => Equal7.IN4
a[29] => Equal8.IN2
a[29] => Equal9.IN3
a[29] => Equal10.IN3
a[29] => Equal11.IN4
a[29] => Equal12.IN3
a[29] => Equal13.IN4
a[29] => Equal14.IN4
a[30] => Equal0.IN0
a[30] => Equal1.IN1
a[30] => Equal2.IN1
a[30] => Equal3.IN2
a[30] => Equal4.IN1
a[30] => Equal5.IN2
a[30] => Equal6.IN2
a[30] => Equal7.IN3
a[30] => Equal8.IN1
a[30] => Equal9.IN2
a[30] => Equal10.IN2
a[30] => Equal11.IN3
a[30] => Equal12.IN2
a[30] => Equal13.IN3
a[30] => Equal14.IN3
selin[0] => sel[0].DATAIN
selin[1] => sel[1].DATAIN
selin[2] => sel[2].DATAIN
selin[3] => sel[3].DATAIN
out[0] <= <GND>
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= selin[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= selin[1].DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= selin[2].DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= selin[3].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|counta2:c2|divider:b1
clk => c.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => count[20].ACLR
rst_n => count[21].ACLR
rst_n => count[22].ACLR
rst_n => count[23].ACLR
rst_n => count[24].ACLR
rst_n => count[25].ACLR
rst_n => c.ACLR
hz[0] => Div0.IN54
hz[0] => Div1.IN55
hz[1] => Div0.IN53
hz[1] => Div1.IN54
hz[2] => Div0.IN52
hz[2] => Div1.IN53
hz[3] => Div0.IN51
hz[3] => Div1.IN52
hz[4] => Div0.IN50
hz[4] => Div1.IN51
hz[5] => Div0.IN49
hz[5] => Div1.IN50
hz[6] => Div0.IN48
hz[6] => Div1.IN49
hz[7] => Div0.IN47
hz[7] => Div1.IN48
hz[8] => Div0.IN46
hz[8] => Div1.IN47
hz[9] => Div0.IN45
hz[9] => Div1.IN46
hz[10] => Div0.IN44
hz[10] => Div1.IN45
hz[11] => Div0.IN43
hz[11] => Div1.IN44
hz[12] => Div0.IN42
hz[12] => Div1.IN43
hz[13] => Div0.IN41
hz[13] => Div1.IN42
hz[14] => Div0.IN40
hz[14] => Div1.IN41
hz[15] => Div0.IN39
hz[15] => Div1.IN40
hz[16] => Div0.IN38
hz[16] => Div1.IN39
hz[17] => Div0.IN37
hz[17] => Div1.IN38
hz[18] => Div0.IN36
hz[18] => Div1.IN37
hz[19] => Div0.IN35
hz[19] => Div1.IN36
hz[20] => Div0.IN34
hz[20] => Div1.IN35
hz[21] => Div0.IN33
hz[21] => Div1.IN34
hz[22] => Div0.IN32
hz[22] => Div1.IN33
hz[23] => Div0.IN31
hz[23] => Div1.IN32
hz[24] => Div0.IN30
hz[24] => Div1.IN31
hz[25] => Div0.IN29
hz[25] => Div1.IN30
hz[26] => Div0.IN28
hz[26] => Div1.IN29
hz[27] => Div0.IN27
hz[27] => Div1.IN28
hz[28] => Div0.IN26
hz[28] => Div1.IN27
hz[29] => Div0.IN25
hz[29] => Div1.IN26
hz[30] => Div0.IN24
hz[30] => Div1.IN25
outclk <= c.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|counta3:c3
rst_n => rst_n.IN1
clk => clk.IN1
data[0] => c.DATAB
data[1] => c.DATAB
data[2] => c.DATAB
data[3] => c.DATAB
data[4] => c.DATAB
data[5] => c.DATAB
data[6] => c.DATAB
data[7] => c.DATAB
data[8] => c.DATAB
data[9] => c.DATAB
data[10] => c.DATAB
data[11] => c.DATAB
data[12] => c.DATAA
data[13] => c.DATAA
data[14] => c.DATAA
data[15] => c.DATAA
out2[0] <= segLED:a0.out
out2[1] <= segLED:a0.out
out2[2] <= segLED:a0.out
out2[3] <= segLED:a0.out
out2[4] <= segLED:a0.out
out2[5] <= segLED:a0.out
out2[6] <= segLED:a0.out
out2[7] <= segLED:a0.out
sel2[0] <= segLED:a0.sel
sel2[1] <= segLED:a0.sel
sel2[2] <= segLED:a0.sel
sel2[3] <= segLED:a0.sel


|simple_pipeline|counta3:c3|segLED:a0
a[0] => Equal0.IN30
a[0] => Equal1.IN0
a[0] => Equal2.IN30
a[0] => Equal3.IN1
a[0] => Equal4.IN30
a[0] => Equal5.IN1
a[0] => Equal6.IN30
a[0] => Equal7.IN2
a[0] => Equal8.IN30
a[0] => Equal9.IN1
a[0] => Equal10.IN30
a[0] => Equal11.IN2
a[0] => Equal12.IN30
a[0] => Equal13.IN2
a[0] => Equal14.IN30
a[1] => Equal0.IN29
a[1] => Equal1.IN30
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN29
a[1] => Equal5.IN30
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN29
a[1] => Equal9.IN30
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN29
a[1] => Equal13.IN30
a[1] => Equal14.IN2
a[2] => Equal0.IN28
a[2] => Equal1.IN29
a[2] => Equal2.IN29
a[2] => Equal3.IN30
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN28
a[2] => Equal9.IN29
a[2] => Equal10.IN29
a[2] => Equal11.IN30
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN27
a[3] => Equal1.IN28
a[3] => Equal2.IN28
a[3] => Equal3.IN29
a[3] => Equal4.IN28
a[3] => Equal5.IN29
a[3] => Equal6.IN29
a[3] => Equal7.IN30
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
a[4] => Equal0.IN26
a[4] => Equal1.IN27
a[4] => Equal2.IN27
a[4] => Equal3.IN28
a[4] => Equal4.IN27
a[4] => Equal5.IN28
a[4] => Equal6.IN28
a[4] => Equal7.IN29
a[4] => Equal8.IN27
a[4] => Equal9.IN28
a[4] => Equal10.IN28
a[4] => Equal11.IN29
a[4] => Equal12.IN28
a[4] => Equal13.IN29
a[4] => Equal14.IN29
a[5] => Equal0.IN25
a[5] => Equal1.IN26
a[5] => Equal2.IN26
a[5] => Equal3.IN27
a[5] => Equal4.IN26
a[5] => Equal5.IN27
a[5] => Equal6.IN27
a[5] => Equal7.IN28
a[5] => Equal8.IN26
a[5] => Equal9.IN27
a[5] => Equal10.IN27
a[5] => Equal11.IN28
a[5] => Equal12.IN27
a[5] => Equal13.IN28
a[5] => Equal14.IN28
a[6] => Equal0.IN24
a[6] => Equal1.IN25
a[6] => Equal2.IN25
a[6] => Equal3.IN26
a[6] => Equal4.IN25
a[6] => Equal5.IN26
a[6] => Equal6.IN26
a[6] => Equal7.IN27
a[6] => Equal8.IN25
a[6] => Equal9.IN26
a[6] => Equal10.IN26
a[6] => Equal11.IN27
a[6] => Equal12.IN26
a[6] => Equal13.IN27
a[6] => Equal14.IN27
a[7] => Equal0.IN23
a[7] => Equal1.IN24
a[7] => Equal2.IN24
a[7] => Equal3.IN25
a[7] => Equal4.IN24
a[7] => Equal5.IN25
a[7] => Equal6.IN25
a[7] => Equal7.IN26
a[7] => Equal8.IN24
a[7] => Equal9.IN25
a[7] => Equal10.IN25
a[7] => Equal11.IN26
a[7] => Equal12.IN25
a[7] => Equal13.IN26
a[7] => Equal14.IN26
a[8] => Equal0.IN22
a[8] => Equal1.IN23
a[8] => Equal2.IN23
a[8] => Equal3.IN24
a[8] => Equal4.IN23
a[8] => Equal5.IN24
a[8] => Equal6.IN24
a[8] => Equal7.IN25
a[8] => Equal8.IN23
a[8] => Equal9.IN24
a[8] => Equal10.IN24
a[8] => Equal11.IN25
a[8] => Equal12.IN24
a[8] => Equal13.IN25
a[8] => Equal14.IN25
a[9] => Equal0.IN21
a[9] => Equal1.IN22
a[9] => Equal2.IN22
a[9] => Equal3.IN23
a[9] => Equal4.IN22
a[9] => Equal5.IN23
a[9] => Equal6.IN23
a[9] => Equal7.IN24
a[9] => Equal8.IN22
a[9] => Equal9.IN23
a[9] => Equal10.IN23
a[9] => Equal11.IN24
a[9] => Equal12.IN23
a[9] => Equal13.IN24
a[9] => Equal14.IN24
a[10] => Equal0.IN20
a[10] => Equal1.IN21
a[10] => Equal2.IN21
a[10] => Equal3.IN22
a[10] => Equal4.IN21
a[10] => Equal5.IN22
a[10] => Equal6.IN22
a[10] => Equal7.IN23
a[10] => Equal8.IN21
a[10] => Equal9.IN22
a[10] => Equal10.IN22
a[10] => Equal11.IN23
a[10] => Equal12.IN22
a[10] => Equal13.IN23
a[10] => Equal14.IN23
a[11] => Equal0.IN19
a[11] => Equal1.IN20
a[11] => Equal2.IN20
a[11] => Equal3.IN21
a[11] => Equal4.IN20
a[11] => Equal5.IN21
a[11] => Equal6.IN21
a[11] => Equal7.IN22
a[11] => Equal8.IN20
a[11] => Equal9.IN21
a[11] => Equal10.IN21
a[11] => Equal11.IN22
a[11] => Equal12.IN21
a[11] => Equal13.IN22
a[11] => Equal14.IN22
a[12] => Equal0.IN18
a[12] => Equal1.IN19
a[12] => Equal2.IN19
a[12] => Equal3.IN20
a[12] => Equal4.IN19
a[12] => Equal5.IN20
a[12] => Equal6.IN20
a[12] => Equal7.IN21
a[12] => Equal8.IN19
a[12] => Equal9.IN20
a[12] => Equal10.IN20
a[12] => Equal11.IN21
a[12] => Equal12.IN20
a[12] => Equal13.IN21
a[12] => Equal14.IN21
a[13] => Equal0.IN17
a[13] => Equal1.IN18
a[13] => Equal2.IN18
a[13] => Equal3.IN19
a[13] => Equal4.IN18
a[13] => Equal5.IN19
a[13] => Equal6.IN19
a[13] => Equal7.IN20
a[13] => Equal8.IN18
a[13] => Equal9.IN19
a[13] => Equal10.IN19
a[13] => Equal11.IN20
a[13] => Equal12.IN19
a[13] => Equal13.IN20
a[13] => Equal14.IN20
a[14] => Equal0.IN16
a[14] => Equal1.IN17
a[14] => Equal2.IN17
a[14] => Equal3.IN18
a[14] => Equal4.IN17
a[14] => Equal5.IN18
a[14] => Equal6.IN18
a[14] => Equal7.IN19
a[14] => Equal8.IN17
a[14] => Equal9.IN18
a[14] => Equal10.IN18
a[14] => Equal11.IN19
a[14] => Equal12.IN18
a[14] => Equal13.IN19
a[14] => Equal14.IN19
a[15] => Equal0.IN15
a[15] => Equal1.IN16
a[15] => Equal2.IN16
a[15] => Equal3.IN17
a[15] => Equal4.IN16
a[15] => Equal5.IN17
a[15] => Equal6.IN17
a[15] => Equal7.IN18
a[15] => Equal8.IN16
a[15] => Equal9.IN17
a[15] => Equal10.IN17
a[15] => Equal11.IN18
a[15] => Equal12.IN17
a[15] => Equal13.IN18
a[15] => Equal14.IN18
a[16] => Equal0.IN14
a[16] => Equal1.IN15
a[16] => Equal2.IN15
a[16] => Equal3.IN16
a[16] => Equal4.IN15
a[16] => Equal5.IN16
a[16] => Equal6.IN16
a[16] => Equal7.IN17
a[16] => Equal8.IN15
a[16] => Equal9.IN16
a[16] => Equal10.IN16
a[16] => Equal11.IN17
a[16] => Equal12.IN16
a[16] => Equal13.IN17
a[16] => Equal14.IN17
a[17] => Equal0.IN13
a[17] => Equal1.IN14
a[17] => Equal2.IN14
a[17] => Equal3.IN15
a[17] => Equal4.IN14
a[17] => Equal5.IN15
a[17] => Equal6.IN15
a[17] => Equal7.IN16
a[17] => Equal8.IN14
a[17] => Equal9.IN15
a[17] => Equal10.IN15
a[17] => Equal11.IN16
a[17] => Equal12.IN15
a[17] => Equal13.IN16
a[17] => Equal14.IN16
a[18] => Equal0.IN12
a[18] => Equal1.IN13
a[18] => Equal2.IN13
a[18] => Equal3.IN14
a[18] => Equal4.IN13
a[18] => Equal5.IN14
a[18] => Equal6.IN14
a[18] => Equal7.IN15
a[18] => Equal8.IN13
a[18] => Equal9.IN14
a[18] => Equal10.IN14
a[18] => Equal11.IN15
a[18] => Equal12.IN14
a[18] => Equal13.IN15
a[18] => Equal14.IN15
a[19] => Equal0.IN11
a[19] => Equal1.IN12
a[19] => Equal2.IN12
a[19] => Equal3.IN13
a[19] => Equal4.IN12
a[19] => Equal5.IN13
a[19] => Equal6.IN13
a[19] => Equal7.IN14
a[19] => Equal8.IN12
a[19] => Equal9.IN13
a[19] => Equal10.IN13
a[19] => Equal11.IN14
a[19] => Equal12.IN13
a[19] => Equal13.IN14
a[19] => Equal14.IN14
a[20] => Equal0.IN10
a[20] => Equal1.IN11
a[20] => Equal2.IN11
a[20] => Equal3.IN12
a[20] => Equal4.IN11
a[20] => Equal5.IN12
a[20] => Equal6.IN12
a[20] => Equal7.IN13
a[20] => Equal8.IN11
a[20] => Equal9.IN12
a[20] => Equal10.IN12
a[20] => Equal11.IN13
a[20] => Equal12.IN12
a[20] => Equal13.IN13
a[20] => Equal14.IN13
a[21] => Equal0.IN9
a[21] => Equal1.IN10
a[21] => Equal2.IN10
a[21] => Equal3.IN11
a[21] => Equal4.IN10
a[21] => Equal5.IN11
a[21] => Equal6.IN11
a[21] => Equal7.IN12
a[21] => Equal8.IN10
a[21] => Equal9.IN11
a[21] => Equal10.IN11
a[21] => Equal11.IN12
a[21] => Equal12.IN11
a[21] => Equal13.IN12
a[21] => Equal14.IN12
a[22] => Equal0.IN8
a[22] => Equal1.IN9
a[22] => Equal2.IN9
a[22] => Equal3.IN10
a[22] => Equal4.IN9
a[22] => Equal5.IN10
a[22] => Equal6.IN10
a[22] => Equal7.IN11
a[22] => Equal8.IN9
a[22] => Equal9.IN10
a[22] => Equal10.IN10
a[22] => Equal11.IN11
a[22] => Equal12.IN10
a[22] => Equal13.IN11
a[22] => Equal14.IN11
a[23] => Equal0.IN7
a[23] => Equal1.IN8
a[23] => Equal2.IN8
a[23] => Equal3.IN9
a[23] => Equal4.IN8
a[23] => Equal5.IN9
a[23] => Equal6.IN9
a[23] => Equal7.IN10
a[23] => Equal8.IN8
a[23] => Equal9.IN9
a[23] => Equal10.IN9
a[23] => Equal11.IN10
a[23] => Equal12.IN9
a[23] => Equal13.IN10
a[23] => Equal14.IN10
a[24] => Equal0.IN6
a[24] => Equal1.IN7
a[24] => Equal2.IN7
a[24] => Equal3.IN8
a[24] => Equal4.IN7
a[24] => Equal5.IN8
a[24] => Equal6.IN8
a[24] => Equal7.IN9
a[24] => Equal8.IN7
a[24] => Equal9.IN8
a[24] => Equal10.IN8
a[24] => Equal11.IN9
a[24] => Equal12.IN8
a[24] => Equal13.IN9
a[24] => Equal14.IN9
a[25] => Equal0.IN5
a[25] => Equal1.IN6
a[25] => Equal2.IN6
a[25] => Equal3.IN7
a[25] => Equal4.IN6
a[25] => Equal5.IN7
a[25] => Equal6.IN7
a[25] => Equal7.IN8
a[25] => Equal8.IN6
a[25] => Equal9.IN7
a[25] => Equal10.IN7
a[25] => Equal11.IN8
a[25] => Equal12.IN7
a[25] => Equal13.IN8
a[25] => Equal14.IN8
a[26] => Equal0.IN4
a[26] => Equal1.IN5
a[26] => Equal2.IN5
a[26] => Equal3.IN6
a[26] => Equal4.IN5
a[26] => Equal5.IN6
a[26] => Equal6.IN6
a[26] => Equal7.IN7
a[26] => Equal8.IN5
a[26] => Equal9.IN6
a[26] => Equal10.IN6
a[26] => Equal11.IN7
a[26] => Equal12.IN6
a[26] => Equal13.IN7
a[26] => Equal14.IN7
a[27] => Equal0.IN3
a[27] => Equal1.IN4
a[27] => Equal2.IN4
a[27] => Equal3.IN5
a[27] => Equal4.IN4
a[27] => Equal5.IN5
a[27] => Equal6.IN5
a[27] => Equal7.IN6
a[27] => Equal8.IN4
a[27] => Equal9.IN5
a[27] => Equal10.IN5
a[27] => Equal11.IN6
a[27] => Equal12.IN5
a[27] => Equal13.IN6
a[27] => Equal14.IN6
a[28] => Equal0.IN2
a[28] => Equal1.IN3
a[28] => Equal2.IN3
a[28] => Equal3.IN4
a[28] => Equal4.IN3
a[28] => Equal5.IN4
a[28] => Equal6.IN4
a[28] => Equal7.IN5
a[28] => Equal8.IN3
a[28] => Equal9.IN4
a[28] => Equal10.IN4
a[28] => Equal11.IN5
a[28] => Equal12.IN4
a[28] => Equal13.IN5
a[28] => Equal14.IN5
a[29] => Equal0.IN1
a[29] => Equal1.IN2
a[29] => Equal2.IN2
a[29] => Equal3.IN3
a[29] => Equal4.IN2
a[29] => Equal5.IN3
a[29] => Equal6.IN3
a[29] => Equal7.IN4
a[29] => Equal8.IN2
a[29] => Equal9.IN3
a[29] => Equal10.IN3
a[29] => Equal11.IN4
a[29] => Equal12.IN3
a[29] => Equal13.IN4
a[29] => Equal14.IN4
a[30] => Equal0.IN0
a[30] => Equal1.IN1
a[30] => Equal2.IN1
a[30] => Equal3.IN2
a[30] => Equal4.IN1
a[30] => Equal5.IN2
a[30] => Equal6.IN2
a[30] => Equal7.IN3
a[30] => Equal8.IN1
a[30] => Equal9.IN2
a[30] => Equal10.IN2
a[30] => Equal11.IN3
a[30] => Equal12.IN2
a[30] => Equal13.IN3
a[30] => Equal14.IN3
selin[0] => sel[0].DATAIN
selin[1] => sel[1].DATAIN
selin[2] => sel[2].DATAIN
selin[3] => sel[3].DATAIN
out[0] <= <GND>
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
sel[0] <= selin[0].DB_MAX_OUTPUT_PORT_TYPE
sel[1] <= selin[1].DB_MAX_OUTPUT_PORT_TYPE
sel[2] <= selin[2].DB_MAX_OUTPUT_PORT_TYPE
sel[3] <= selin[3].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|counta3:c3|divider:b1
clk => c.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => count[20].ACLR
rst_n => count[21].ACLR
rst_n => count[22].ACLR
rst_n => count[23].ACLR
rst_n => count[24].ACLR
rst_n => count[25].ACLR
rst_n => c.ACLR
hz[0] => Div0.IN54
hz[0] => Div1.IN55
hz[1] => Div0.IN53
hz[1] => Div1.IN54
hz[2] => Div0.IN52
hz[2] => Div1.IN53
hz[3] => Div0.IN51
hz[3] => Div1.IN52
hz[4] => Div0.IN50
hz[4] => Div1.IN51
hz[5] => Div0.IN49
hz[5] => Div1.IN50
hz[6] => Div0.IN48
hz[6] => Div1.IN49
hz[7] => Div0.IN47
hz[7] => Div1.IN48
hz[8] => Div0.IN46
hz[8] => Div1.IN47
hz[9] => Div0.IN45
hz[9] => Div1.IN46
hz[10] => Div0.IN44
hz[10] => Div1.IN45
hz[11] => Div0.IN43
hz[11] => Div1.IN44
hz[12] => Div0.IN42
hz[12] => Div1.IN43
hz[13] => Div0.IN41
hz[13] => Div1.IN42
hz[14] => Div0.IN40
hz[14] => Div1.IN41
hz[15] => Div0.IN39
hz[15] => Div1.IN40
hz[16] => Div0.IN38
hz[16] => Div1.IN39
hz[17] => Div0.IN37
hz[17] => Div1.IN38
hz[18] => Div0.IN36
hz[18] => Div1.IN37
hz[19] => Div0.IN35
hz[19] => Div1.IN36
hz[20] => Div0.IN34
hz[20] => Div1.IN35
hz[21] => Div0.IN33
hz[21] => Div1.IN34
hz[22] => Div0.IN32
hz[22] => Div1.IN33
hz[23] => Div0.IN31
hz[23] => Div1.IN32
hz[24] => Div0.IN30
hz[24] => Div1.IN31
hz[25] => Div0.IN29
hz[25] => Div1.IN30
hz[26] => Div0.IN28
hz[26] => Div1.IN29
hz[27] => Div0.IN27
hz[27] => Div1.IN28
hz[28] => Div0.IN26
hz[28] => Div1.IN27
hz[29] => Div0.IN25
hz[29] => Div1.IN26
hz[30] => Div0.IN24
hz[30] => Div1.IN25
outclk <= c.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds
sl_clk => sl_clk_wire.IN1
rst => sl_rst_wire.IN1
reg_0[0] => wire_reg0[0].IN1
reg_0[1] => wire_reg0[1].IN1
reg_0[2] => wire_reg0[2].IN1
reg_0[3] => wire_reg0[3].IN1
reg_0[4] => wire_reg0[4].IN1
reg_0[5] => wire_reg0[5].IN1
reg_0[6] => wire_reg0[6].IN1
reg_0[7] => wire_reg0[7].IN1
reg_0[8] => wire_reg0[8].IN1
reg_0[9] => wire_reg0[9].IN1
reg_0[10] => wire_reg0[10].IN1
reg_0[11] => wire_reg0[11].IN1
reg_0[12] => wire_reg0[12].IN1
reg_0[13] => wire_reg0[13].IN1
reg_0[14] => wire_reg0[14].IN1
reg_0[15] => wire_reg0[15].IN1
reg_1[0] => wire_reg1[0].IN1
reg_1[1] => wire_reg1[1].IN1
reg_1[2] => wire_reg1[2].IN1
reg_1[3] => wire_reg1[3].IN1
reg_1[4] => wire_reg1[4].IN1
reg_1[5] => wire_reg1[5].IN1
reg_1[6] => wire_reg1[6].IN1
reg_1[7] => wire_reg1[7].IN1
reg_1[8] => wire_reg1[8].IN1
reg_1[9] => wire_reg1[9].IN1
reg_1[10] => wire_reg1[10].IN1
reg_1[11] => wire_reg1[11].IN1
reg_1[12] => wire_reg1[12].IN1
reg_1[13] => wire_reg1[13].IN1
reg_1[14] => wire_reg1[14].IN1
reg_1[15] => wire_reg1[15].IN1
reg_2[0] => wire_reg2[0].IN1
reg_2[1] => wire_reg2[1].IN1
reg_2[2] => wire_reg2[2].IN1
reg_2[3] => wire_reg2[3].IN1
reg_2[4] => wire_reg2[4].IN1
reg_2[5] => wire_reg2[5].IN1
reg_2[6] => wire_reg2[6].IN1
reg_2[7] => wire_reg2[7].IN1
reg_2[8] => wire_reg2[8].IN1
reg_2[9] => wire_reg2[9].IN1
reg_2[10] => wire_reg2[10].IN1
reg_2[11] => wire_reg2[11].IN1
reg_2[12] => wire_reg2[12].IN1
reg_2[13] => wire_reg2[13].IN1
reg_2[14] => wire_reg2[14].IN1
reg_2[15] => wire_reg2[15].IN1
reg_3[0] => wire_reg3[0].IN1
reg_3[1] => wire_reg3[1].IN1
reg_3[2] => wire_reg3[2].IN1
reg_3[3] => wire_reg3[3].IN1
reg_3[4] => wire_reg3[4].IN1
reg_3[5] => wire_reg3[5].IN1
reg_3[6] => wire_reg3[6].IN1
reg_3[7] => wire_reg3[7].IN1
reg_3[8] => wire_reg3[8].IN1
reg_3[9] => wire_reg3[9].IN1
reg_3[10] => wire_reg3[10].IN1
reg_3[11] => wire_reg3[11].IN1
reg_3[12] => wire_reg3[12].IN1
reg_3[13] => wire_reg3[13].IN1
reg_3[14] => wire_reg3[14].IN1
reg_3[15] => wire_reg3[15].IN1
reg_4[0] => wire_reg4[0].IN1
reg_4[1] => wire_reg4[1].IN1
reg_4[2] => wire_reg4[2].IN1
reg_4[3] => wire_reg4[3].IN1
reg_4[4] => wire_reg4[4].IN1
reg_4[5] => wire_reg4[5].IN1
reg_4[6] => wire_reg4[6].IN1
reg_4[7] => wire_reg4[7].IN1
reg_4[8] => wire_reg4[8].IN1
reg_4[9] => wire_reg4[9].IN1
reg_4[10] => wire_reg4[10].IN1
reg_4[11] => wire_reg4[11].IN1
reg_4[12] => wire_reg4[12].IN1
reg_4[13] => wire_reg4[13].IN1
reg_4[14] => wire_reg4[14].IN1
reg_4[15] => wire_reg4[15].IN1
reg_5[0] => wire_reg5[0].IN1
reg_5[1] => wire_reg5[1].IN1
reg_5[2] => wire_reg5[2].IN1
reg_5[3] => wire_reg5[3].IN1
reg_5[4] => wire_reg5[4].IN1
reg_5[5] => wire_reg5[5].IN1
reg_5[6] => wire_reg5[6].IN1
reg_5[7] => wire_reg5[7].IN1
reg_5[8] => wire_reg5[8].IN1
reg_5[9] => wire_reg5[9].IN1
reg_5[10] => wire_reg5[10].IN1
reg_5[11] => wire_reg5[11].IN1
reg_5[12] => wire_reg5[12].IN1
reg_5[13] => wire_reg5[13].IN1
reg_5[14] => wire_reg5[14].IN1
reg_5[15] => wire_reg5[15].IN1
reg_6[0] => wire_reg6[0].IN1
reg_6[1] => wire_reg6[1].IN1
reg_6[2] => wire_reg6[2].IN1
reg_6[3] => wire_reg6[3].IN1
reg_6[4] => wire_reg6[4].IN1
reg_6[5] => wire_reg6[5].IN1
reg_6[6] => wire_reg6[6].IN1
reg_6[7] => wire_reg6[7].IN1
reg_6[8] => wire_reg6[8].IN1
reg_6[9] => wire_reg6[9].IN1
reg_6[10] => wire_reg6[10].IN1
reg_6[11] => wire_reg6[11].IN1
reg_6[12] => wire_reg6[12].IN1
reg_6[13] => wire_reg6[13].IN1
reg_6[14] => wire_reg6[14].IN1
reg_6[15] => wire_reg6[15].IN1
reg_7[0] => wire_reg7[0].IN1
reg_7[1] => wire_reg7[1].IN1
reg_7[2] => wire_reg7[2].IN1
reg_7[3] => wire_reg7[3].IN1
reg_7[4] => wire_reg7[4].IN1
reg_7[5] => wire_reg7[5].IN1
reg_7[6] => wire_reg7[6].IN1
reg_7[7] => wire_reg7[7].IN1
reg_7[8] => wire_reg7[8].IN1
reg_7[9] => wire_reg7[9].IN1
reg_7[10] => wire_reg7[10].IN1
reg_7[11] => wire_reg7[11].IN1
reg_7[12] => wire_reg7[12].IN1
reg_7[13] => wire_reg7[13].IN1
reg_7[14] => wire_reg7[14].IN1
reg_7[15] => wire_reg7[15].IN1
reg_8[0] => wire_reg8[0].IN1
reg_8[1] => wire_reg8[1].IN1
reg_8[2] => wire_reg8[2].IN1
reg_8[3] => wire_reg8[3].IN1
reg_8[4] => wire_reg8[4].IN1
reg_8[5] => wire_reg8[5].IN1
reg_8[6] => wire_reg8[6].IN1
reg_8[7] => wire_reg8[7].IN1
reg_8[8] => wire_reg8[8].IN1
reg_8[9] => wire_reg8[9].IN1
reg_8[10] => wire_reg8[10].IN1
reg_8[11] => wire_reg8[11].IN1
reg_8[12] => wire_reg8[12].IN1
reg_8[13] => wire_reg8[13].IN1
reg_8[14] => wire_reg8[14].IN1
reg_8[15] => wire_reg8[15].IN1
reg_9[0] => wire_reg9[0].IN1
reg_9[1] => wire_reg9[1].IN1
reg_9[2] => wire_reg9[2].IN1
reg_9[3] => wire_reg9[3].IN1
reg_9[4] => wire_reg9[4].IN1
reg_9[5] => wire_reg9[5].IN1
reg_9[6] => wire_reg9[6].IN1
reg_9[7] => wire_reg9[7].IN1
reg_9[8] => wire_reg9[8].IN1
reg_9[9] => wire_reg9[9].IN1
reg_9[10] => wire_reg9[10].IN1
reg_9[11] => wire_reg9[11].IN1
reg_9[12] => wire_reg9[12].IN1
reg_9[13] => wire_reg9[13].IN1
reg_9[14] => wire_reg9[14].IN1
reg_9[15] => wire_reg9[15].IN1
reg_10[0] => wire_reg10[0].IN1
reg_10[1] => wire_reg10[1].IN1
reg_10[2] => wire_reg10[2].IN1
reg_10[3] => wire_reg10[3].IN1
reg_10[4] => wire_reg10[4].IN1
reg_10[5] => wire_reg10[5].IN1
reg_10[6] => wire_reg10[6].IN1
reg_10[7] => wire_reg10[7].IN1
reg_10[8] => wire_reg10[8].IN1
reg_10[9] => wire_reg10[9].IN1
reg_10[10] => wire_reg10[10].IN1
reg_10[11] => wire_reg10[11].IN1
reg_10[12] => wire_reg10[12].IN1
reg_10[13] => wire_reg10[13].IN1
reg_10[14] => wire_reg10[14].IN1
reg_10[15] => wire_reg10[15].IN1
reg_11[0] => wire_reg11[0].IN1
reg_11[1] => wire_reg11[1].IN1
reg_11[2] => wire_reg11[2].IN1
reg_11[3] => wire_reg11[3].IN1
reg_11[4] => wire_reg11[4].IN1
reg_11[5] => wire_reg11[5].IN1
reg_11[6] => wire_reg11[6].IN1
reg_11[7] => wire_reg11[7].IN1
reg_11[8] => wire_reg11[8].IN1
reg_11[9] => wire_reg11[9].IN1
reg_11[10] => wire_reg11[10].IN1
reg_11[11] => wire_reg11[11].IN1
reg_11[12] => wire_reg11[12].IN1
reg_11[13] => wire_reg11[13].IN1
reg_11[14] => wire_reg11[14].IN1
reg_11[15] => wire_reg11[15].IN1
reg_12[0] => wire_reg12[0].IN1
reg_12[1] => wire_reg12[1].IN1
reg_12[2] => wire_reg12[2].IN1
reg_12[3] => wire_reg12[3].IN1
reg_12[4] => wire_reg12[4].IN1
reg_12[5] => wire_reg12[5].IN1
reg_12[6] => wire_reg12[6].IN1
reg_12[7] => wire_reg12[7].IN1
reg_12[8] => wire_reg12[8].IN1
reg_12[9] => wire_reg12[9].IN1
reg_12[10] => wire_reg12[10].IN1
reg_12[11] => wire_reg12[11].IN1
reg_12[12] => wire_reg12[12].IN1
reg_12[13] => wire_reg12[13].IN1
reg_12[14] => wire_reg12[14].IN1
reg_12[15] => wire_reg12[15].IN1
reg_13[0] => wire_reg13[0].IN1
reg_13[1] => wire_reg13[1].IN1
reg_13[2] => wire_reg13[2].IN1
reg_13[3] => wire_reg13[3].IN1
reg_13[4] => wire_reg13[4].IN1
reg_13[5] => wire_reg13[5].IN1
reg_13[6] => wire_reg13[6].IN1
reg_13[7] => wire_reg13[7].IN1
reg_13[8] => wire_reg13[8].IN1
reg_13[9] => wire_reg13[9].IN1
reg_13[10] => wire_reg13[10].IN1
reg_13[11] => wire_reg13[11].IN1
reg_13[12] => wire_reg13[12].IN1
reg_13[13] => wire_reg13[13].IN1
reg_13[14] => wire_reg13[14].IN1
reg_13[15] => wire_reg13[15].IN1
reg_14[0] => wire_reg14[0].IN1
reg_14[1] => wire_reg14[1].IN1
reg_14[2] => wire_reg14[2].IN1
reg_14[3] => wire_reg14[3].IN1
reg_14[4] => wire_reg14[4].IN1
reg_14[5] => wire_reg14[5].IN1
reg_14[6] => wire_reg14[6].IN1
reg_14[7] => wire_reg14[7].IN1
reg_14[8] => wire_reg14[8].IN1
reg_14[9] => wire_reg14[9].IN1
reg_14[10] => wire_reg14[10].IN1
reg_14[11] => wire_reg14[11].IN1
reg_14[12] => wire_reg14[12].IN1
reg_14[13] => wire_reg14[13].IN1
reg_14[14] => wire_reg14[14].IN1
reg_14[15] => wire_reg14[15].IN1
reg_15[0] => wire_reg15[0].IN1
reg_15[1] => wire_reg15[1].IN1
reg_15[2] => wire_reg15[2].IN1
reg_15[3] => wire_reg15[3].IN1
reg_15[4] => wire_reg15[4].IN1
reg_15[5] => wire_reg15[5].IN1
reg_15[6] => wire_reg15[6].IN1
reg_15[7] => wire_reg15[7].IN1
reg_15[8] => wire_reg15[8].IN1
reg_15[9] => wire_reg15[9].IN1
reg_15[10] => wire_reg15[10].IN1
reg_15[11] => wire_reg15[11].IN1
reg_15[12] => wire_reg15[12].IN1
reg_15[13] => wire_reg15[13].IN1
reg_15[14] => wire_reg15[14].IN1
reg_15[15] => wire_reg15[15].IN1
ctl[0] => disp_1.DATAB
ctl[1] => disp_1.DATAB
ctl[2] => disp_1.DATAB
ctl[3] => disp_1.DATAB
ctl[4] => disp_1.DATAB
ctl[5] => disp_1.DATAB
ctl[6] => disp_1.DATAB
ctl[7] => disp_1.DATAB
disp_1[0] <= disp_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[1] <= disp_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[2] <= disp_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[3] <= disp_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[4] <= disp_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[5] <= disp_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[6] <= disp_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_1[7] <= disp_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[0] <= disp_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[1] <= disp_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[2] <= disp_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[3] <= disp_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[4] <= disp_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[5] <= disp_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[6] <= disp_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_2[7] <= disp_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[0] <= disp_3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[1] <= disp_3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[2] <= disp_3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[3] <= disp_3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[4] <= disp_3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[5] <= disp_3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[6] <= disp_3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_3[7] <= disp_3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[0] <= disp_4[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[1] <= disp_4[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[2] <= disp_4[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[3] <= disp_4[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[4] <= disp_4[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[5] <= disp_4[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[6] <= disp_4[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_4[7] <= disp_4[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[0] <= disp_5[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[1] <= disp_5[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[2] <= disp_5[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[3] <= disp_5[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[4] <= disp_5[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[5] <= disp_5[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[6] <= disp_5[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_5[7] <= disp_5[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[0] <= disp_6[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[1] <= disp_6[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[2] <= disp_6[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[3] <= disp_6[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[4] <= disp_6[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[5] <= disp_6[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[6] <= disp_6[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_6[7] <= disp_6[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[0] <= disp_7[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[1] <= disp_7[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[2] <= disp_7[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[3] <= disp_7[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[4] <= disp_7[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[5] <= disp_7[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[6] <= disp_7[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_7[7] <= disp_7[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[0] <= disp_8[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[1] <= disp_8[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[2] <= disp_8[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[3] <= disp_8[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[4] <= disp_8[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[5] <= disp_8[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[6] <= disp_8[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
disp_8[7] <= disp_8[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sl_out[0] <= sel[0].DB_MAX_OUTPUT_PORT_TYPE
sl_out[1] <= sel[1].DB_MAX_OUTPUT_PORT_TYPE
sl_out[2] <= sel[2].DB_MAX_OUTPUT_PORT_TYPE
sl_out[3] <= sel[3].DB_MAX_OUTPUT_PORT_TYPE
sl_out[4] <= sel[4].DB_MAX_OUTPUT_PORT_TYPE
sl_out[5] <= sel[5].DB_MAX_OUTPUT_PORT_TYPE
sl_out[6] <= sel[6].DB_MAX_OUTPUT_PORT_TYPE
sl_out[7] <= sel[7].DB_MAX_OUTPUT_PORT_TYPE
sl_out[8] <= sel[8].DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|divider:b1
clk => c.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => count[10].CLK
clk => count[11].CLK
clk => count[12].CLK
clk => count[13].CLK
clk => count[14].CLK
clk => count[15].CLK
clk => count[16].CLK
clk => count[17].CLK
clk => count[18].CLK
clk => count[19].CLK
clk => count[20].CLK
clk => count[21].CLK
clk => count[22].CLK
clk => count[23].CLK
clk => count[24].CLK
clk => count[25].CLK
rst_n => count[0].ACLR
rst_n => count[1].ACLR
rst_n => count[2].ACLR
rst_n => count[3].ACLR
rst_n => count[4].ACLR
rst_n => count[5].ACLR
rst_n => count[6].ACLR
rst_n => count[7].ACLR
rst_n => count[8].ACLR
rst_n => count[9].ACLR
rst_n => count[10].ACLR
rst_n => count[11].ACLR
rst_n => count[12].ACLR
rst_n => count[13].ACLR
rst_n => count[14].ACLR
rst_n => count[15].ACLR
rst_n => count[16].ACLR
rst_n => count[17].ACLR
rst_n => count[18].ACLR
rst_n => count[19].ACLR
rst_n => count[20].ACLR
rst_n => count[21].ACLR
rst_n => count[22].ACLR
rst_n => count[23].ACLR
rst_n => count[24].ACLR
rst_n => count[25].ACLR
rst_n => c.ACLR
hz[0] => Div0.IN54
hz[0] => Div1.IN55
hz[1] => Div0.IN53
hz[1] => Div1.IN54
hz[2] => Div0.IN52
hz[2] => Div1.IN53
hz[3] => Div0.IN51
hz[3] => Div1.IN52
hz[4] => Div0.IN50
hz[4] => Div1.IN51
hz[5] => Div0.IN49
hz[5] => Div1.IN50
hz[6] => Div0.IN48
hz[6] => Div1.IN49
hz[7] => Div0.IN47
hz[7] => Div1.IN48
hz[8] => Div0.IN46
hz[8] => Div1.IN47
hz[9] => Div0.IN45
hz[9] => Div1.IN46
hz[10] => Div0.IN44
hz[10] => Div1.IN45
hz[11] => Div0.IN43
hz[11] => Div1.IN44
hz[12] => Div0.IN42
hz[12] => Div1.IN43
hz[13] => Div0.IN41
hz[13] => Div1.IN42
hz[14] => Div0.IN40
hz[14] => Div1.IN41
hz[15] => Div0.IN39
hz[15] => Div1.IN40
hz[16] => Div0.IN38
hz[16] => Div1.IN39
hz[17] => Div0.IN37
hz[17] => Div1.IN38
hz[18] => Div0.IN36
hz[18] => Div1.IN37
hz[19] => Div0.IN35
hz[19] => Div1.IN36
hz[20] => Div0.IN34
hz[20] => Div1.IN35
hz[21] => Div0.IN33
hz[21] => Div1.IN34
hz[22] => Div0.IN32
hz[22] => Div1.IN33
hz[23] => Div0.IN31
hz[23] => Div1.IN32
hz[24] => Div0.IN30
hz[24] => Div1.IN31
hz[25] => Div0.IN29
hz[25] => Div1.IN30
hz[26] => Div0.IN28
hz[26] => Div1.IN29
hz[27] => Div0.IN27
hz[27] => Div1.IN28
hz[28] => Div0.IN26
hz[28] => Div1.IN27
hz[29] => Div0.IN25
hz[29] => Div1.IN26
hz[30] => Div0.IN24
hz[30] => Div1.IN25
outclk <= c.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg0
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg0|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg1
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg1|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg2
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg2|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg3
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg3|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg4
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg4|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg5
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg5|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg6
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg6|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg7
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg7|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg8
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg8|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg9
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg9|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg10
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg10|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg11
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg11|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg12
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg12|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg13
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg13|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg14
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg14|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg15
data_sig[0] => data_wire1[0].IN1
data_sig[1] => data_wire1[1].IN1
data_sig[2] => data_wire1[2].IN1
data_sig[3] => data_wire1[3].IN1
data_sig[4] => data_wire2[0].IN1
data_sig[5] => data_wire2[1].IN1
data_sig[6] => data_wire2[2].IN1
data_sig[7] => data_wire2[3].IN1
data_sig[8] => data_wire3[0].IN1
data_sig[9] => data_wire3[1].IN1
data_sig[10] => data_wire3[2].IN1
data_sig[11] => data_wire3[3].IN1
data_sig[12] => data_wire4[0].IN1
data_sig[13] => data_wire4[1].IN1
data_sig[14] => data_wire4[2].IN1
data_sig[15] => data_wire4[3].IN1
disp_out1[0] <= SEVENSEG_LED:l1.output_signal
disp_out1[1] <= SEVENSEG_LED:l1.output_signal
disp_out1[2] <= SEVENSEG_LED:l1.output_signal
disp_out1[3] <= SEVENSEG_LED:l1.output_signal
disp_out1[4] <= SEVENSEG_LED:l1.output_signal
disp_out1[5] <= SEVENSEG_LED:l1.output_signal
disp_out1[6] <= SEVENSEG_LED:l1.output_signal
disp_out1[7] <= SEVENSEG_LED:l1.output_signal
disp_out2[0] <= SEVENSEG_LED:l2.output_signal
disp_out2[1] <= SEVENSEG_LED:l2.output_signal
disp_out2[2] <= SEVENSEG_LED:l2.output_signal
disp_out2[3] <= SEVENSEG_LED:l2.output_signal
disp_out2[4] <= SEVENSEG_LED:l2.output_signal
disp_out2[5] <= SEVENSEG_LED:l2.output_signal
disp_out2[6] <= SEVENSEG_LED:l2.output_signal
disp_out2[7] <= SEVENSEG_LED:l2.output_signal
disp_out3[0] <= SEVENSEG_LED:l3.output_signal
disp_out3[1] <= SEVENSEG_LED:l3.output_signal
disp_out3[2] <= SEVENSEG_LED:l3.output_signal
disp_out3[3] <= SEVENSEG_LED:l3.output_signal
disp_out3[4] <= SEVENSEG_LED:l3.output_signal
disp_out3[5] <= SEVENSEG_LED:l3.output_signal
disp_out3[6] <= SEVENSEG_LED:l3.output_signal
disp_out3[7] <= SEVENSEG_LED:l3.output_signal
disp_out4[0] <= SEVENSEG_LED:l4.output_signal
disp_out4[1] <= SEVENSEG_LED:l4.output_signal
disp_out4[2] <= SEVENSEG_LED:l4.output_signal
disp_out4[3] <= SEVENSEG_LED:l4.output_signal
disp_out4[4] <= SEVENSEG_LED:l4.output_signal
disp_out4[5] <= SEVENSEG_LED:l4.output_signal
disp_out4[6] <= SEVENSEG_LED:l4.output_signal
disp_out4[7] <= SEVENSEG_LED:l4.output_signal


|simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l1
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l2
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l3
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


|simple_pipeline|display:ds|number:reg15|SEVENSEG_LED:l4
a[0] => Equal0.IN3
a[0] => Equal1.IN0
a[0] => Equal2.IN3
a[0] => Equal3.IN1
a[0] => Equal4.IN3
a[0] => Equal5.IN1
a[0] => Equal6.IN3
a[0] => Equal7.IN2
a[0] => Equal8.IN3
a[0] => Equal9.IN1
a[0] => Equal10.IN3
a[0] => Equal11.IN2
a[0] => Equal12.IN3
a[0] => Equal13.IN2
a[0] => Equal14.IN3
a[1] => Equal0.IN2
a[1] => Equal1.IN3
a[1] => Equal2.IN0
a[1] => Equal3.IN0
a[1] => Equal4.IN2
a[1] => Equal5.IN3
a[1] => Equal6.IN1
a[1] => Equal7.IN1
a[1] => Equal8.IN2
a[1] => Equal9.IN3
a[1] => Equal10.IN1
a[1] => Equal11.IN1
a[1] => Equal12.IN2
a[1] => Equal13.IN3
a[1] => Equal14.IN2
a[2] => Equal0.IN1
a[2] => Equal1.IN2
a[2] => Equal2.IN2
a[2] => Equal3.IN3
a[2] => Equal4.IN0
a[2] => Equal5.IN0
a[2] => Equal6.IN0
a[2] => Equal7.IN0
a[2] => Equal8.IN1
a[2] => Equal9.IN2
a[2] => Equal10.IN2
a[2] => Equal11.IN3
a[2] => Equal12.IN1
a[2] => Equal13.IN1
a[2] => Equal14.IN1
a[3] => Equal0.IN0
a[3] => Equal1.IN1
a[3] => Equal2.IN1
a[3] => Equal3.IN2
a[3] => Equal4.IN1
a[3] => Equal5.IN2
a[3] => Equal6.IN2
a[3] => Equal7.IN3
a[3] => Equal8.IN0
a[3] => Equal9.IN0
a[3] => Equal10.IN0
a[3] => Equal11.IN0
a[3] => Equal12.IN0
a[3] => Equal13.IN0
a[3] => Equal14.IN0
output_signal[0] <= <GND>
output_signal[1] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[2] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[3] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[4] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[5] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[6] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE
output_signal[7] <= output_signal.DB_MAX_OUTPUT_PORT_TYPE


