-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity getClustersInCard is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    crystals_0_0_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_0_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_1_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_2_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_0_3_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_0_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_1_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_2_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_1_3_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_0_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_1_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_2_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_2_3_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_0_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_1_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_2_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_3_3_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_0_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_1_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_2_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_4_3_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_0_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_1_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_2_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_0_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_0_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_0_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_0_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_1_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_1_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_1_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_1_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_2_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_2_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_2_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_3_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_4_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    crystals_5_3_4_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_0_0_ap_vld : OUT STD_LOGIC;
    peakEta_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_0_1_ap_vld : OUT STD_LOGIC;
    peakEta_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_0_2_ap_vld : OUT STD_LOGIC;
    peakEta_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_0_3_ap_vld : OUT STD_LOGIC;
    peakEta_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_1_0_ap_vld : OUT STD_LOGIC;
    peakEta_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_1_1_ap_vld : OUT STD_LOGIC;
    peakEta_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_1_2_ap_vld : OUT STD_LOGIC;
    peakEta_1_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_1_3_ap_vld : OUT STD_LOGIC;
    peakEta_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_2_0_ap_vld : OUT STD_LOGIC;
    peakEta_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_2_1_ap_vld : OUT STD_LOGIC;
    peakEta_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_2_2_ap_vld : OUT STD_LOGIC;
    peakEta_2_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_2_3_ap_vld : OUT STD_LOGIC;
    peakEta_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_3_2_ap_vld : OUT STD_LOGIC;
    peakEta_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_4_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakEta_4_2_ap_vld : OUT STD_LOGIC;
    peakEta_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_5_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_5_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_5_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakEta_5_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_0_0_ap_vld : OUT STD_LOGIC;
    peakPhi_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_0_1_ap_vld : OUT STD_LOGIC;
    peakPhi_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_0_2_ap_vld : OUT STD_LOGIC;
    peakPhi_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_0_3_ap_vld : OUT STD_LOGIC;
    peakPhi_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_1_0_ap_vld : OUT STD_LOGIC;
    peakPhi_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_1_1_ap_vld : OUT STD_LOGIC;
    peakPhi_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_1_2_ap_vld : OUT STD_LOGIC;
    peakPhi_1_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_1_3_ap_vld : OUT STD_LOGIC;
    peakPhi_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_2_0_ap_vld : OUT STD_LOGIC;
    peakPhi_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_2_1_ap_vld : OUT STD_LOGIC;
    peakPhi_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_2_2_ap_vld : OUT STD_LOGIC;
    peakPhi_2_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_2_3_ap_vld : OUT STD_LOGIC;
    peakPhi_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_3_2_ap_vld : OUT STD_LOGIC;
    peakPhi_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_4_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_4_2_ap_vld : OUT STD_LOGIC;
    peakPhi_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_5_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_5_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_5_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    peakPhi_5_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_0_0_ap_vld : OUT STD_LOGIC;
    towerET_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_0_1_ap_vld : OUT STD_LOGIC;
    towerET_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_0_2_ap_vld : OUT STD_LOGIC;
    towerET_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_0_3_ap_vld : OUT STD_LOGIC;
    towerET_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_1_0_ap_vld : OUT STD_LOGIC;
    towerET_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_1_1_ap_vld : OUT STD_LOGIC;
    towerET_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_1_2_ap_vld : OUT STD_LOGIC;
    towerET_1_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_1_3_ap_vld : OUT STD_LOGIC;
    towerET_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_2_0_ap_vld : OUT STD_LOGIC;
    towerET_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_2_1_ap_vld : OUT STD_LOGIC;
    towerET_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_2_2_ap_vld : OUT STD_LOGIC;
    towerET_2_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_2_3_ap_vld : OUT STD_LOGIC;
    towerET_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_3_2_ap_vld : OUT STD_LOGIC;
    towerET_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_4_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    towerET_4_2_ap_vld : OUT STD_LOGIC;
    towerET_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_5_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_5_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_5_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    towerET_5_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_0_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_0_0_ap_vld : OUT STD_LOGIC;
    clusterET_0_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_0_1_ap_vld : OUT STD_LOGIC;
    clusterET_0_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_0_2_ap_vld : OUT STD_LOGIC;
    clusterET_0_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_0_3_ap_vld : OUT STD_LOGIC;
    clusterET_1_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_1_0_ap_vld : OUT STD_LOGIC;
    clusterET_1_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_1_1_ap_vld : OUT STD_LOGIC;
    clusterET_1_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_1_2_ap_vld : OUT STD_LOGIC;
    clusterET_1_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_1_3_ap_vld : OUT STD_LOGIC;
    clusterET_2_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_2_0_ap_vld : OUT STD_LOGIC;
    clusterET_2_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_2_1_ap_vld : OUT STD_LOGIC;
    clusterET_2_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_2_2_ap_vld : OUT STD_LOGIC;
    clusterET_2_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_2_3_ap_vld : OUT STD_LOGIC;
    clusterET_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_3_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_3_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_3_2_ap_vld : OUT STD_LOGIC;
    clusterET_3_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_4_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_4_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_4_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    clusterET_4_2_ap_vld : OUT STD_LOGIC;
    clusterET_4_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_5_0 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_5_1 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_5_2 : IN STD_LOGIC_VECTOR (15 downto 0);
    clusterET_5_3 : IN STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_0_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_1_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_2_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_3_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_4_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_5_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_6_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_7_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_8_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_9_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_10_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_11_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_12_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_13_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_14_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_15_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_16_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_17_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_18_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_19_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_20_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_21_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_22_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_23_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_24_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_25_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_26_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_27_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_28_ap_vld : OUT STD_LOGIC;
    SortedCluster_ET_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedCluster_ET_29_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_0_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_1_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_2_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_3_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_4_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_5_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_6_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_7_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_8_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_9_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_10_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_11_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_12_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_13_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_14_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_15_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_16_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_17_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_18_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_19_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_20_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_21_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_22_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_23_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_24_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_25_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_26_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_27_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_28_ap_vld : OUT STD_LOGIC;
    SortedPeak_Eta_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Eta_29_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_0_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_1_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_2_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_3_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_4_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_5_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_6_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_7_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_8_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_9_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_10_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_11_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_12_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_13_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_14_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_15_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_16_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_17_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_18_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_19_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_20_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_21_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_22_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_23_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_24_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_25_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_26_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_27_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_28_ap_vld : OUT STD_LOGIC;
    SortedPeak_Phi_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
    SortedPeak_Phi_29_ap_vld : OUT STD_LOGIC;
    ap_return : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of getClustersInCard is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "getClustersInCard,hls_ip_2016_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7vx690tffg1927-2,HLS_INPUT_CLOCK=4.160000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.640000,HLS_SYN_LAT=26,HLS_SYN_TPT=6,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=46865,HLS_SYN_LUT=47912}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000100";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal peakEta_0_0_new_reg_6344 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_0_new_reg_6354 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_0_new_reg_6364 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_0_new_reg_6374 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_3_new_reg_6384 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_reg_6394 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_reg_6404 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_3_new_reg_6414 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_2_new_reg_6464 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_2_new_reg_6474 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_2_new_reg_6484 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_2_new_reg_6494 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_0_new_reg_6581 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_0_new_reg_6591 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_0_new_reg_6601 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_reg_6745 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_reg_6759 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_reg_6773 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_2_new_1_reg_6801 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_2_new_1_reg_6816 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_2_new_1_reg_6831 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_2_new_1_reg_6846 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_0_new_1_reg_6925 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_new_2_reg_7004 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_2_new_reg_7083 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_2_new_reg_7097 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_2_new_reg_7111 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_2_new_1_reg_7264 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_3_new_reg_7323 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_9330 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond5_0_0_demorga_fu_9900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal or_cond5_1_demorgan_reg_14465 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_9336 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_9342 : STD_LOGIC_VECTOR (15 downto 0);
    signal reg_9348 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_3_2_reg_13159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_pipeline_reg_pp0_iter1_peakEta_addr4_ret_3_2_reg_13159 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_peakEta_addr4_ret_3_2_reg_13159 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_3_2_reg_13165 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_peakPhi_addr9_ret_3_2_reg_13165 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_peakPhi_addr9_ret_3_2_reg_13165 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_3_2_reg_13171 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_towerET_addr14_ret_3_2_reg_13171 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_towerET_addr14_ret_3_2_reg_13171 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_11_reg_13177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter1_clusterET_addr19_ret_11_reg_13177 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter2_clusterET_addr19_ret_11_reg_13177 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_1_2_reg_13183 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal clusterET3_0_reg_13190 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_3_2_reg_13197 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_2_reg_13204 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_5_2_reg_13211 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_1_2_reg_13218 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_0_reg_13224 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_3_2_reg_13230 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_2_reg_13236 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_5_2_reg_13242 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_1_2_reg_13248 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_0_reg_13254 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_3_2_reg_13260 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_2_reg_13266 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_5_2_reg_13272 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_0_0_reg_13278 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_0_1_reg_13285 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_0_2_reg_13294 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_0_3_reg_13303 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_1_0_reg_13311 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_1_1_reg_13323 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_1_2_reg_13339 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_1_3_reg_13354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakEta_1_3_reg_13354 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_2_0_reg_13367 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_0_reg_13367 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_2_1_reg_13376 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_1_reg_13376 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_2_2_reg_13387 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_2_reg_13387 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_2_3_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_3_reg_13398 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_0_0_reg_13408 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_0_1_reg_13415 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_0_2_reg_13426 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_0_3_reg_13437 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_1_0_reg_13445 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_1_1_reg_13455 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_1_2_reg_13471 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_1_3_reg_13486 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakPhi_1_3_reg_13486 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_2_0_reg_13497 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_0_reg_13497 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_2_1_reg_13504 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_1_reg_13504 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_2_2_reg_13515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_2_reg_13515 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_2_3_reg_13526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_3_reg_13526 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_0_0_reg_13534 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_0_1_reg_13541 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_0_2_reg_13550 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_0_3_reg_13559 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_1_0_reg_13567 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_1_1_reg_13577 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_1_2_reg_13591 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_1_3_reg_13604 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeTowerET_1_3_reg_13604 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_2_0_reg_13615 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_0_reg_13615 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_2_1_reg_13622 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_1_reg_13622 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_2_2_reg_13631 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_2_reg_13631 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_2_3_reg_13640 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_3_reg_13640 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_0_reg_13648 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_0_1_reg_13655 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_0_2_reg_13664 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_0_3_reg_13673 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_1_reg_13681 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_1_1_reg_13691 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_1_2_reg_13705 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_1_3_reg_13718 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeClusterET_1_3_reg_13718 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_2_reg_13729 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_reg_13729 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_2_1_reg_13736 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_1_reg_13736 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_2_2_reg_13745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_2_reg_13745 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_2_3_reg_13754 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_3_reg_13754 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_4_reg_13762 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_7_2_reg_13769 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_6_reg_13776 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_9_2_reg_13783 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET3_8_reg_13790 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_4_reg_13797 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_7_2_reg_13803 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_6_reg_13809 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_9_2_reg_13815 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta3_8_reg_13821 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_4_reg_13827 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_7_2_reg_13833 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_6_reg_13839 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_9_2_reg_13845 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi3_8_reg_13851 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_1_r_fu_9670_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_1_r_reg_13857 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_0_r_fu_9676_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_0_r_reg_13863 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_1_read_a_fu_9682_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_1_read_a_reg_13869 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_0_read_a_fu_9688_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_0_read_a_reg_13875 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_0_read_a_fu_9694_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_0_read_a_reg_13881 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_1_read_a_fu_9700_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_1_read_a_reg_13887 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_3_r_fu_9710_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_3_r_reg_13893 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_2_r_fu_9716_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_2_r_reg_13899 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_3_read_a_fu_9722_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_3_read_a_reg_13905 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_2_read_a_fu_9728_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_2_read_a_reg_13911 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_2_read_a_fu_9734_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_2_read_a_reg_13917 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_3_read_a_fu_9740_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_3_read_a_reg_13923 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_5_r_fu_9750_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_5_r_reg_13929 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_4_r_fu_9756_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_4_r_reg_13935 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_5_read_a_fu_9762_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_5_read_a_reg_13941 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_4_read_a_fu_9768_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_4_read_a_reg_13947 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_4_read_a_fu_9774_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_4_read_a_reg_13953 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_5_read_a_fu_9780_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_5_read_a_reg_13959 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_7_r_fu_9790_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_7_r_reg_13965 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_6_r_fu_9796_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_6_r_reg_13971 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_7_read_a_fu_9802_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_7_read_a_reg_13977 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_6_read_a_fu_9808_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_6_read_a_reg_13983 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_6_read_a_fu_9814_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_6_read_a_reg_13989 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_7_read_a_fu_9820_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_7_read_a_reg_13995 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_9_r_fu_9830_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_9_r_reg_14001 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_8_r_fu_9836_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits_8_r_reg_14008 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_9_read_a_fu_9842_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_9_read_a_reg_14015 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_8_read_a_fu_9848_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi_8_read_a_reg_14021 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_8_read_a_fu_9854_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_8_read_a_reg_14027 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_9_read_a_fu_9860_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta_9_read_a_reg_14033 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_268_i_fu_9866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_i_reg_14039 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_1_i_fu_9872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_268_1_i_reg_14049 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_272_i_fu_9878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_272_i_reg_14059 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_272_1_i_fu_9884_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_272_1_i_reg_14069 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_0_demorga_reg_14079 : STD_LOGIC_VECTOR (0 downto 0);
    signal demorgan_fu_9945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal demorgan_reg_14083 : STD_LOGIC_VECTOR (0 downto 0);
    signal preMergePeakEta_load_fu_9973_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_load_reg_14087 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_load_fu_9986_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_load_reg_14092 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_load_fu_9999_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_load_reg_14097 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_lo_fu_10012_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_lo_reg_14102 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond5_0_2_demorga_fu_10058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_2_demorga_reg_14107 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_10082_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_23_reg_14111 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_fu_10092_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_26_reg_14116 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_10102_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_reg_14121 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_fu_10112_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_31_reg_14126 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond5_0_3_demorga_fu_10132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_0_3_demorga_reg_14131 : STD_LOGIC_VECTOR (0 downto 0);
    signal peakEta_addr4_ret_0_3_reg_14135 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_0_3_reg_14140 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_0_3_reg_14145 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_5_reg_14150 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_1_fu_10138_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_1_reg_14155 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_1_fu_10143_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_1_reg_14160 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_1_1_1_fu_10166_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_1_1_reg_14165 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_54_fu_10206_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_reg_14170 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_55_fu_10214_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_55_reg_14174 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_10226_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_reg_14202 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_10268_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_reg_14207 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_10310_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_reg_14212 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_10352_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_reg_14217 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_1_3_fu_10394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_1_3_reg_14222 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_1_3_fu_10399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_1_3_reg_14227 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_2_demorgan_fu_10443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_2_demorgan_reg_14232 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond9_fu_10449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond9_reg_14236 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter3_cond9_reg_14236 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_reg_14247_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_reg_14247_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_reg_14247_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_reg_14247_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_2_reg_14255 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_peakEta_addr4_ret_2_reg_14255 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_2_reg_14260 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_peakPhi_addr9_ret_2_reg_14260 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_2_reg_14265 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_towerET_addr14_ret_2_reg_14265 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_2_reg_14270 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_reg_pp0_iter3_clusterET_addr19_ret_2_reg_14270 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read3_read1_read2_fu_10581_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read3_read1_read2_reg_14275 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read2_read_read3_s_fu_10589_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read2_read_read3_s_reg_14280 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read35_read33_rea_fu_10597_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read35_read33_rea_reg_14285 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read34_read32_rea_fu_10605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read34_read32_rea_reg_14290 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read67_read65_rea_fu_10613_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read67_read65_rea_reg_14295 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read66_read64_rea_fu_10621_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read66_read64_rea_reg_14300 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits3_0_C_fu_10635_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits3_0_C_reg_14305 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits2_0_C_fu_10643_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits2_0_C_reg_14310 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta34_0_Clust_fu_10651_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta34_0_Clust_reg_14315 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta33_0_Clust_fu_10659_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta33_0_Clust_reg_14320 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi65_0_Clust_fu_10667_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi65_0_Clust_reg_14325 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi64_0_Clust_fu_10675_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi64_0_Clust_reg_14330 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read7_read5_Cluste_fu_10689_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read7_read5_Cluste_reg_14335 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits4_0_s_fu_10697_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits4_0_s_reg_14340 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read39_read37_Clus_fu_10705_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read39_read37_Clus_reg_14345 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta35_0_read_fu_10713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta35_0_read_reg_14350 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read71_read69_Clus_fu_10721_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read71_read69_Clus_reg_14355 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi66_0_read_fu_10729_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi66_0_read_reg_14360 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read5_read7_Cluste_fu_10743_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read5_read7_Cluste_reg_14365 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits6_0_s_fu_10751_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterDeposits6_0_s_reg_14370 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read37_read39_Clus_fu_10759_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read37_read39_Clus_reg_14375 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta3743_0_re_fu_10767_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterEta3743_0_re_reg_14380 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read69_read71_Clus_fu_10775_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read69_read71_Clus_reg_14385 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi68_0_read_fu_10783_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ClusterPhi68_0_read_reg_14390 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read9_read8_i_fu_10795_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read9_read8_i_reg_14395 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read8_read9_i_fu_10801_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read8_read9_i_reg_14400 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read41_read_i_fu_10807_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read41_read_i_reg_14405 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read40_read_i_fu_10813_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read40_read_i_reg_14410 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read73_read_i_fu_10819_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read73_read_i_reg_14415 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read72_read_i_fu_10825_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read72_read_i_reg_14420 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_0_1_reg_14425 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_0_1_reg_14430 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_0_1_reg_14435 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_3_reg_14440 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_0_2_reg_14445 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_0_2_reg_14450 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_0_2_reg_14455 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_4_reg_14460 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond5_1_demorgan_fu_10858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_fu_10864_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp4_reg_14469 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp5_fu_10870_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp5_reg_14480 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_fu_10876_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp6_reg_14485 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp7_fu_10882_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp7_reg_14490 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_fu_10888_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp10_reg_14495 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_1_1_reg_14500 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_1_1_reg_14510 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_1_1_reg_14520 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_6_reg_14530 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr_16_ret_s_reg_14539 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr_111_ret_reg_14549 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr_116_ret_reg_14559 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_1_reg_14569 : STD_LOGIC_VECTOR (15 downto 0);
    signal nEta_1_1_2_fu_10924_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_1_2_reg_14579 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_56_fu_10964_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_14584 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_36_fu_10984_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_reg_14588 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_11029_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_reg_14593 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_11074_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_reg_14598 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_11119_p26 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_reg_14603 : STD_LOGIC_VECTOR (15 downto 0);
    signal cond1_fu_11164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond1_reg_14608 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_1_1_3_fu_11177_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_1_3_reg_14621 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_cond5_1_3_demorga_fu_11197_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_1_3_demorga_reg_14625 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_fu_11203_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp13_reg_14629 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp14_fu_11209_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp14_reg_14639 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp15_fu_11215_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp15_reg_14644 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_fu_11221_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp16_reg_14649 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp17_fu_11227_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp17_reg_14654 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_2_1_fu_11233_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_2_1_reg_14659 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_2_1_fu_11238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_2_1_reg_14664 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_reg_14669_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_reg_14669_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_reg_14669_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_reg_14669_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_1_2_reg_14677 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_1_2_reg_14684 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_1_2_reg_14691 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_7_reg_14698 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr_16_ret_1_5_reg_14705 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr_111_ret_3_reg_14711 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr_116_ret_3_reg_14717 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_2_reg_14723 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_3_reg_14730_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_3_reg_14730_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_1_3_reg_14730_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_1_3_reg_14737 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_1_3_reg_14744 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_1_3_reg_14751 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_8_reg_14758 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_3_reg_14765 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_60_fu_11316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_60_reg_14771 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_61_fu_11324_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_61_reg_14775 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp18_fu_11352_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp18_reg_14795 : STD_LOGIC_VECTOR (0 downto 0);
    signal preMergePeakEta_load_4_fu_11372_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_load_4_reg_14811 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_load_4_fu_11398_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_load_4_reg_14816 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_load_4_fu_11424_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_load_4_reg_14821 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_lo_4_fu_11450_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeClusterET_lo_4_reg_14826 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_62_fu_11516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_62_reg_14831 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_fu_11528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond_reg_14835 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_cond_reg_14835 : STD_LOGIC_VECTOR (0 downto 0);
    signal preMergePeakEta_1_1_1_fu_11534_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakEta_1_1_1_reg_14847 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_1_1_1_fu_11540_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergePeakPhi_1_1_1_reg_14852 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_1_1_1_fu_11546_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal preMergeTowerET_1_1_1_reg_14857 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_SEBB_fu_11552_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_SEBB_reg_14862 : STD_LOGIC_VECTOR (15 downto 0);
    signal cond2_fu_11558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond2_reg_14867 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_pipeline_reg_pp0_iter4_cond2_reg_14867 : STD_LOGIC_VECTOR (0 downto 0);
    signal peakEta_0_1_new_2_fu_11567_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC_VECTOR (0 downto 0);
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal peakEta_0_3_new_2_fu_11574_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_1_new_2_fu_11584_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_2_fu_11591_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_1_new_2_fu_11601_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_2_fu_11608_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_8_fu_11618_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_2_1_reg_14912 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_2_1_reg_14918 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_2_1_reg_14924 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_9_reg_14930 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr_16_ret_3_reg_14936 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr_111_ret_5_reg_14944 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr_116_ret_5_reg_14952 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_5_reg_14960 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_2_2_reg_14968 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_2_2_reg_14974 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_2_2_reg_14980 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_12_reg_14986 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr_16_ret_4_reg_14992 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr_111_ret_6_reg_14998 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr_116_ret_6_reg_15004 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_6_reg_15010 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_cond5_2_3_demorga_fu_11680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond5_2_3_demorga_reg_15016 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond3_fu_11686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cond3_reg_15020 : STD_LOGIC_VECTOR (0 downto 0);
    signal call_ret_2_3_reg_15031_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_3_reg_15031_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_3_reg_15031_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal call_ret_2_3_reg_15031_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_addr4_ret_2_3_reg_15039 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_addr9_ret_2_3_reg_15044 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_addr14_ret_2_3_reg_15049 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr19_ret_10_reg_15054 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_0_new_2_fu_11757_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_1_new_4_fu_11765_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_2_new_2_fu_11773_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_3_new_4_fu_11781_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_0_new_2_fu_11849_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_1_new_4_fu_11857_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_2_new_2_fu_11865_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_4_fu_11873_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_0_new_2_fu_11941_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_1_new_4_fu_11949_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_2_new_2_fu_11957_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_4_fu_11965_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_0_new_6_fu_11973_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_new_s_fu_11985_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_3_new_2_fu_11994_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_2_new_9_fu_12006_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_1_new_2_fu_12018_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_0_new_3_fu_12030_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_1_new_6_fu_12059_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_3_new_6_fu_12067_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_1_new_6_fu_12087_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_6_fu_12095_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_1_new_6_fu_12115_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_6_fu_12123_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_new_1_fu_12131_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_1_new_4_fu_12137_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_0_3_new_4_fu_12143_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_2_new_4_fu_12152_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_2_new_4_reg_15230 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_2_new_4_fu_12162_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_2_new_4_reg_15237 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_2_new_4_fu_12172_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_2_new_4_reg_15244 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_3_new_8_fu_12179_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_8_fu_12186_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_8_fu_12193_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_5_fu_12203_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_5_reg_15272 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_5_fu_12213_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_5_reg_15277 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_5_fu_12223_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_5_reg_15282 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_9_fu_12233_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_9_reg_15287 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_3_fu_12240_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_3_fu_12247_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_3_fu_12254_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_7_fu_12309_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_0_new_4_fu_12316_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_2_new_4_fu_12323_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_5_fu_12330_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_7_fu_12385_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_0_new_4_fu_12392_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_2_new_4_fu_12399_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_5_fu_12406_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_7_fu_12461_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_0_new_4_fu_12468_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_2_new_4_fu_12475_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_5_fu_12482_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_3_new_3_fu_12489_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_2_new_2_fu_12501_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_0_new_5_fu_12513_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_new_5_fu_12525_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_enable_reg_pp0_iter0_preg : STD_LOGIC := '0';
    signal grp_getClustersin3x4Regi_fu_7970_ap_start : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_7970_ap_done : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_7970_ap_idle : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_7970_ap_ready : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_7970_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_start : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_8574_ap_done : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_8574_ap_idle : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_8574_ap_ready : STD_LOGIC;
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_getClustersin3x4Regi_fu_8574_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_start : STD_LOGIC;
    signal grp_bitonic8_fu_9178_ap_done : STD_LOGIC;
    signal grp_bitonic8_fu_9178_ap_idle : STD_LOGIC;
    signal grp_bitonic8_fu_9178_ap_ready : STD_LOGIC;
    signal grp_bitonic8_fu_9178_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_8 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_9 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_10 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_11 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_14 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_15 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_16 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_17 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_20 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_21 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_22 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_23 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_26 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_27 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_28 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_29 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_30 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_31 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_32 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_33 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_34 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_35 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_36 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_37 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_38 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_39 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_40 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_41 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_42 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_43 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_44 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_45 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_46 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_47 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_48 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_49 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_50 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_51 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_52 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_53 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_54 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_55 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_56 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_57 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_58 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_59 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_60 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_61 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_62 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_63 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_64 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_65 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_66 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_67 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_68 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_69 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_70 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_71 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_72 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_73 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_74 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_75 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_76 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_77 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_78 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_79 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_80 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_81 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_82 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_83 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_84 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_85 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_86 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_87 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_88 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_bitonic8_fu_9178_ap_return_89 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ieta1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_iphi1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_itet1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_icet1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_ieta2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_iphi2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_itet2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9212_icet2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ieta1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_iphi1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_itet1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_icet1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ieta2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_iphi2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_itet2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_icet2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_4 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_5 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9234_ap_return_7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ieta1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_iphi1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_itet1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_icet1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_ieta2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_iphi2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_itet2 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_mergeClusters_fu_9248_icet2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_0_new_reg_6344 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_reg_6344 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_0_new_reg_6354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_reg_6354 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_0_new_reg_6364 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_reg_6364 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_0_new_reg_6374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_reg_6374 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_reg_6384 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_reg_6384 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_reg_6394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_reg_6394 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_reg_6404 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_reg_6404 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_reg_6414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_reg_6414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_reg_6424 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_reg_6434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_reg_6444 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_reg_6454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_2_new_reg_6464 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_reg_6464 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_2_new_reg_6474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_reg_6474 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_2_new_reg_6484 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_reg_6484 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_2_new_reg_6494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_reg_6494 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_1_reg_6504 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_1_reg_6515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_1_reg_6526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_1_reg_6537 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_1_reg_6548 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_1_reg_6559 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_1_reg_6570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_1_0_new_reg_6581 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_1_0_new_reg_6591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_1_0_new_reg_6601 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_1_0_new_reg_6611 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_0_new_1_reg_6621 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_1_reg_6621 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_0_new_1_reg_6636 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_1_reg_6636 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_0_new_1_reg_6651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_1_reg_6651 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_0_new_1_reg_6666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_1_reg_6666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_3_reg_6683 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_3_reg_6698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_3_reg_6713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_3_reg_6728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_1_1_new_reg_6745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_reg_6745 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_1_1_new_reg_6759 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_reg_6759 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_1_1_new_reg_6773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_reg_6773 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_1_1_new_reg_6787 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_2_new_1_reg_6801 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_2_new_1_reg_6816 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_2_new_1_reg_6831 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_2_new_1_reg_6846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_1_reg_6846 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_3_reg_6863 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_3_reg_6878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_3_reg_6893 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_3_reg_6908 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_1_0_new_1_reg_6925 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_1_reg_6925 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_5_reg_6942 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_5_reg_6942 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_5_reg_6957 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_5_reg_6957 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_5_reg_6972 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_5_reg_6972 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_5_reg_6987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_5_reg_6987 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_1_1_new_2_reg_7004 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_5_reg_7021 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_5_reg_7036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_5_reg_7051 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_5_reg_7066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_5_reg_7066 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakEta_1_2_new_reg_7083 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_reg_7083 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_peakPhi_1_2_new_reg_7097 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_reg_7097 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_towerET_1_2_new_reg_7111 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_reg_7111 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter2_clusterET_1_2_new_reg_7125 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_reg_7125 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_3_reg_7139 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_0_2_new_3_reg_7139 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_3_reg_7154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_0_2_new_3_reg_7154 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_3_reg_7169 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_0_2_new_3_reg_7169 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_3_reg_7184 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_0_2_new_3_reg_7184 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_7_reg_7201 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_0_3_new_7_reg_7201 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_7_reg_7216 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_0_3_new_7_reg_7216 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_7_reg_7231 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_0_3_new_7_reg_7231 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_7_reg_7246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_0_3_new_7_reg_7246 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_1_reg_7264 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_1_reg_7264 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_reg_7281 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_reg_7295 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_reg_7309 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_reg_7323 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_reg_7323 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_4_reg_7337 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_4_reg_7348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_4_reg_7359 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_4_reg_7370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_2_reg_7381 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_2_reg_7392 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_2_reg_7403 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_2_0_new_reg_7414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_2_0_new_reg_7414 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_2_0_new_reg_7424 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_2_0_new_reg_7424 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_2_0_new_reg_7434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_2_0_new_reg_7434 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_2_0_new_reg_7444 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_2_0_new_reg_7444 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_6_reg_7454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_6_reg_7466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_6_reg_7478 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_6_reg_7490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_3_reg_7503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_0_new_3_reg_7503 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_3_reg_7516 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_0_new_3_reg_7516 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_3_reg_7529 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_0_new_3_reg_7529 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_3_reg_7542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_0_new_3_reg_7542 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_3_reg_7556 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_3_reg_7568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_3_reg_7580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_3_reg_7592 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_4_reg_7605 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_4_reg_7617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_4_reg_7629 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_4_reg_7641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_2_1_new_reg_7654 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_2_1_new_reg_7654 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_2_1_new_reg_7666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_2_1_new_reg_7666 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_2_1_new_reg_7678 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_2_1_new_reg_7678 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_2_1_new_reg_7690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_2_1_new_reg_7690 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_8_reg_7702 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_8_reg_7702 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_8_phi_fu_7705_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_9_fu_12999_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_8_reg_7715 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_8_reg_7715 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_8_phi_fu_7718_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_9_fu_13029_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_8_reg_7728 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_8_reg_7728 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_8_phi_fu_7731_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_9_fu_13059_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_8_reg_7741 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_8_reg_7741 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_new_8_phi_fu_7744_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_1_new_7_fu_13077_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_6_reg_7755 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_6_reg_7755 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_6_phi_fu_7758_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_7_fu_13008_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_6_reg_7767 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_6_reg_7767 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_6_phi_fu_7770_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_7_fu_13038_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_6_reg_7779 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_6_reg_7779 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_6_phi_fu_7782_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_7_fu_13068_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_6_reg_7791 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_6_reg_7791 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_3_new_6_phi_fu_7794_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_3_new_5_fu_13084_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_2_2_new_reg_7805 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_2_2_new_reg_7805 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_2_2_new_phi_fu_7808_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_2_2_new_reg_7817 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_2_2_new_reg_7817 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_2_2_new_phi_fu_7820_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_2_2_new_reg_7829 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_2_2_new_reg_7829 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_2_2_new_phi_fu_7832_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_2_2_new_reg_7841 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_2_2_new_reg_7841 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_2_2_new_phi_fu_7844_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_5_reg_7853 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_5_reg_7853 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_2_new_5_phi_fu_7856_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_2_new_6_fu_13094_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_5_reg_7864 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_5_reg_7864 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_2_new_5_phi_fu_7867_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_2_new_6_fu_13113_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_5_reg_7875 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_5_reg_7875 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_2_new_5_phi_fu_7878_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_2_new_6_fu_13132_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_5_reg_7886 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_5_reg_7886 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_1_2_new_5_phi_fu_7889_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_addr_121_r_10_fu_13151_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_8_reg_7897 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_8_reg_7897 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_8_phi_fu_7900_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_9_fu_13102_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_8_reg_7908 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_8_reg_7908 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_8_phi_fu_7911_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_9_fu_13121_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_8_reg_7919 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_8_reg_7919 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_8_phi_fu_7922_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_9_fu_13140_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakEta_2_3_new_reg_7930 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakEta_2_3_new_reg_7930 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_2_3_new_phi_fu_7933_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_peakPhi_2_3_new_reg_7940 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_peakPhi_2_3_new_reg_7940 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_2_3_new_phi_fu_7943_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_towerET_2_3_new_reg_7950 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_towerET_2_3_new_reg_7950 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_2_3_new_phi_fu_7953_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter3_clusterET_2_3_new_reg_7960 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_precharge_reg_pp0_iter4_clusterET_2_3_new_reg_7960 : STD_LOGIC_VECTOR (15 downto 0);
    signal clusterET_2_3_new_phi_fu_7963_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_grp_getClustersin3x4Regi_fu_7970_ap_start : STD_LOGIC;
    signal ap_grp_getClustersin3x4Regi_fu_8574_ap_start : STD_LOGIC;
    signal ap_reg_grp_bitonic8_fu_9178_ap_start : STD_LOGIC := '0';
    signal tmp_s_fu_9666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_19_fu_9706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_1_fu_9746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_79_1_fu_9786_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_74_2_fu_9826_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_9890_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_9895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_0_1_fu_9906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_0_1_fu_9919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nPhi_2_0_1_cast_fu_9911_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nPhi_1_0_1_fu_9924_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_9937_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_tmp_87_0_1_fu_9932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_9951_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal sel_tmp_fu_9955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp8_fu_9967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp3_fu_9961_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp9_fu_9980_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp1_fu_9993_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp2_fu_10006_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_0_2_fu_10024_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_0_2_fu_10037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nPhi_2_0_2_cast_cast_fu_10029_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nPhi_1_0_2_fu_10042_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_51_fu_10050_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_0_2_fu_10019_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_10064_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_87_0_3_fu_10122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_0_3_fu_10127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_1_1_fu_10148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_1_1_fu_10161_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_1_1_cast_fu_10153_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_88_1_1_fu_10174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_1_1_fu_10187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nPhi_2_1_1_cast_fu_10179_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nPhi_1_1_1_fu_10192_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_22_fu_10200_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_24_fu_10218_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_86_2_fu_10404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_2_fu_10417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_2_cast_cast_fu_10409_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_2_fu_10422_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_fu_10435_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_2_fu_10430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read2_read_i_fu_10455_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read3_read1_i_fu_10485_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_301_i_fu_10575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read35_read_i_fu_10495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read34_read_i_fu_10465_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read67_read_i_fu_10505_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read66_read_i_fu_10475_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read_read2_i_fu_10460_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read1_read3_i_fu_10490_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_301_1_i_fu_10629_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read33_read_i_fu_10500_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read32_read_i_fu_10470_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read65_read_i_fu_10510_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read64_read_i_fu_10480_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read6_read4_i_fu_10515_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read7_read5_i_fu_10545_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_306_i_fu_10683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read39_read_i_fu_10555_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read38_read_i_fu_10525_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read71_read_i_fu_10565_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read70_read_i_fu_10535_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read4_read6_i_fu_10520_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read5_read7_i_fu_10550_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_306_1_i_fu_10737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_read37_read_i_fu_10560_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read36_read_i_fu_10530_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read69_read_i_fu_10570_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_read68_read_i_fu_10540_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_311_i_fu_10791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_1_cast_fu_10831_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_1_fu_10838_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_53_fu_10850_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_1_fu_10845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_86_1_2_fu_10906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_1_2_fu_10919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_1_2_cast_fu_10911_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_88_1_2_fu_10932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_1_2_fu_10945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nPhi_2_1_2_cast_cast_fu_10937_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nPhi_1_1_2_fu_10950_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_10958_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_fu_10972_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_10976_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal nEta_2_1_3_cast_fu_11170_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_58_fu_11189_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_1_3_fu_11184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_2_1_cast_cast_fu_11270_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_88_2_1_fu_11284_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_2_1_fu_11297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nPhi_2_2_1_cast_fu_11289_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_2_1_fu_11277_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nPhi_1_2_1_fu_11302_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_28_fu_11310_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_41_fu_11342_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_11328_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp20_fu_11366_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp19_fu_11358_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_11380_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp21_fu_11390_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_11406_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp22_fu_11416_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_11432_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp23_fu_11442_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_2_2_fu_11458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_2_2_fu_11471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_2_2_cast_cast_fu_11463_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_88_2_2_fu_11484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_90_2_2_fu_11497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nPhi_2_2_2_cast_cast_fu_11489_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_2_2_fu_11476_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nPhi_1_2_2_fu_11502_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_30_fu_11510_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_63_fu_11524_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_86_2_3_fu_11641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_87_2_3_fu_11654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal nEta_2_2_3_cast_cast_fu_11646_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nEta_1_2_3_fu_11659_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_64_fu_11672_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_88_2_3_fu_11667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sel_tmp11_fu_11752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal peakEta_0_0_new_3_fu_11728_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_1_new_s_fu_11716_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_2_new_7_fu_11704_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_3_new_9_fu_11692_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_0_new_3_fu_11825_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_1_new_7_fu_11813_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_2_new_9_fu_11801_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_9_fu_11789_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_0_new_3_fu_11917_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_1_new_s_fu_11905_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_2_new_7_fu_11893_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_9_fu_11881_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal sel_tmp12_fu_12054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal peakEta_0_1_new_7_fu_12042_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_0_3_new_s_fu_12048_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_1_new_8_fu_12075_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_0_3_new_s_fu_12081_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_1_new_7_fu_12103_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_0_3_new_s_fu_12109_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_2_fu_12297_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_0_new_6_fu_12285_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_2_new_s_fu_12273_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_1_fu_12261_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_2_fu_12373_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_0_new_5_fu_12361_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_2_new_s_fu_12349_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_1_fu_12337_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_2_fu_12449_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_0_new_6_fu_12437_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_2_new_s_fu_12425_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_1_fu_12413_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_3_fu_12987_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_3_new_s_fu_12993_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_3_fu_13017_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_3_new_s_fu_13023_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_3_fu_13047_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_3_new_s_fu_13053_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_10068_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_1_new_s_fu_11243_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_1_new_s_fu_11252_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_1_new_s_fu_11261_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakEta_1_0_new_5_fu_11740_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal peakPhi_1_0_new_6_fu_11837_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal towerET_1_0_new_5_fu_11929_p6 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_pipeline_idle_pp0 : STD_LOGIC;

    component getClustersin3x4Regi IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        crystals_tower_0_0_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_0_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_1_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_2_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_0_3_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_0_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_1_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_2_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_1_3_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_0_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_1_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_2_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_0_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_1_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_2_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_3_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_4_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_4_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_4_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_4_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        crystals_tower_2_3_4_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component bitonic8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ClusterDeposits_0_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_1_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_2_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_3_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_4_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_5_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_6_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_7_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_8_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterDeposits_9_r : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_5_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_6_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_7_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_8_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterEta_9_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_4_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_5_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_6_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_7_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_8_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ClusterPhi_9_read : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_32 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_33 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_34 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_35 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_36 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_37 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_38 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_39 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_40 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_41 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_42 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_43 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_44 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_45 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_46 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_47 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_48 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_49 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_50 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_51 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_52 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_53 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_54 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_55 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_56 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_57 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_58 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_59 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_60 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_61 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_62 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_63 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_64 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_65 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_66 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_67 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_68 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_69 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_70 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_71 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_72 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_73 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_74 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_75 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_76 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_77 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_78 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_79 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_80 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_81 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_82 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_83 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_84 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_85 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_86 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_87 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_88 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_89 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component mergeClusters IS
    port (
        ieta1 : IN STD_LOGIC_VECTOR (15 downto 0);
        iphi1 : IN STD_LOGIC_VECTOR (15 downto 0);
        itet1 : IN STD_LOGIC_VECTOR (15 downto 0);
        icet1 : IN STD_LOGIC_VECTOR (15 downto 0);
        ieta2 : IN STD_LOGIC_VECTOR (15 downto 0);
        iphi2 : IN STD_LOGIC_VECTOR (15 downto 0);
        itet2 : IN STD_LOGIC_VECTOR (15 downto 0);
        icet2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component getClustersInCardcud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component getClustersInCarddEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_getClustersin3x4Regi_fu_7970 : component getClustersin3x4Regi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getClustersin3x4Regi_fu_7970_ap_start,
        ap_done => grp_getClustersin3x4Regi_fu_7970_ap_done,
        ap_idle => grp_getClustersin3x4Regi_fu_7970_ap_idle,
        ap_ready => grp_getClustersin3x4Regi_fu_7970_ap_ready,
        crystals_tower_0_0_0_0_read => crystals_0_0_0_0,
        crystals_tower_0_0_0_1_read => crystals_0_0_0_1,
        crystals_tower_0_0_0_2_read => crystals_0_0_0_2,
        crystals_tower_0_0_0_3_read => crystals_0_0_0_3,
        crystals_tower_0_0_0_4_read => crystals_0_0_0_4,
        crystals_tower_0_0_1_0_read => crystals_0_0_1_0,
        crystals_tower_0_0_1_1_read => crystals_0_0_1_1,
        crystals_tower_0_0_1_2_read => crystals_0_0_1_2,
        crystals_tower_0_0_1_3_read => crystals_0_0_1_3,
        crystals_tower_0_0_1_4_read => crystals_0_0_1_4,
        crystals_tower_0_0_2_0_read => crystals_0_0_2_0,
        crystals_tower_0_0_2_1_read => crystals_0_0_2_1,
        crystals_tower_0_0_2_2_read => crystals_0_0_2_2,
        crystals_tower_0_0_2_3_read => crystals_0_0_2_3,
        crystals_tower_0_0_2_4_read => crystals_0_0_2_4,
        crystals_tower_0_0_3_0_read => crystals_0_0_3_0,
        crystals_tower_0_0_3_1_read => crystals_0_0_3_1,
        crystals_tower_0_0_3_2_read => crystals_0_0_3_2,
        crystals_tower_0_0_3_3_read => crystals_0_0_3_3,
        crystals_tower_0_0_3_4_read => crystals_0_0_3_4,
        crystals_tower_0_0_4_0_read => crystals_0_0_4_0,
        crystals_tower_0_0_4_1_read => crystals_0_0_4_1,
        crystals_tower_0_0_4_2_read => crystals_0_0_4_2,
        crystals_tower_0_0_4_3_read => crystals_0_0_4_3,
        crystals_tower_0_0_4_4_read => crystals_0_0_4_4,
        crystals_tower_0_1_0_0_read => crystals_0_1_0_0,
        crystals_tower_0_1_0_1_read => crystals_0_1_0_1,
        crystals_tower_0_1_0_2_read => crystals_0_1_0_2,
        crystals_tower_0_1_0_3_read => crystals_0_1_0_3,
        crystals_tower_0_1_0_4_read => crystals_0_1_0_4,
        crystals_tower_0_1_1_0_read => crystals_0_1_1_0,
        crystals_tower_0_1_1_1_read => crystals_0_1_1_1,
        crystals_tower_0_1_1_2_read => crystals_0_1_1_2,
        crystals_tower_0_1_1_3_read => crystals_0_1_1_3,
        crystals_tower_0_1_1_4_read => crystals_0_1_1_4,
        crystals_tower_0_1_2_0_read => crystals_0_1_2_0,
        crystals_tower_0_1_2_1_read => crystals_0_1_2_1,
        crystals_tower_0_1_2_2_read => crystals_0_1_2_2,
        crystals_tower_0_1_2_3_read => crystals_0_1_2_3,
        crystals_tower_0_1_2_4_read => crystals_0_1_2_4,
        crystals_tower_0_1_3_0_read => crystals_0_1_3_0,
        crystals_tower_0_1_3_1_read => crystals_0_1_3_1,
        crystals_tower_0_1_3_2_read => crystals_0_1_3_2,
        crystals_tower_0_1_3_3_read => crystals_0_1_3_3,
        crystals_tower_0_1_3_4_read => crystals_0_1_3_4,
        crystals_tower_0_1_4_0_read => crystals_0_1_4_0,
        crystals_tower_0_1_4_1_read => crystals_0_1_4_1,
        crystals_tower_0_1_4_2_read => crystals_0_1_4_2,
        crystals_tower_0_1_4_3_read => crystals_0_1_4_3,
        crystals_tower_0_1_4_4_read => crystals_0_1_4_4,
        crystals_tower_0_2_0_0_read => crystals_0_2_0_0,
        crystals_tower_0_2_0_1_read => crystals_0_2_0_1,
        crystals_tower_0_2_0_2_read => crystals_0_2_0_2,
        crystals_tower_0_2_0_3_read => crystals_0_2_0_3,
        crystals_tower_0_2_0_4_read => crystals_0_2_0_4,
        crystals_tower_0_2_1_0_read => crystals_0_2_1_0,
        crystals_tower_0_2_1_1_read => crystals_0_2_1_1,
        crystals_tower_0_2_1_2_read => crystals_0_2_1_2,
        crystals_tower_0_2_1_3_read => crystals_0_2_1_3,
        crystals_tower_0_2_1_4_read => crystals_0_2_1_4,
        crystals_tower_0_2_2_0_read => crystals_0_2_2_0,
        crystals_tower_0_2_2_1_read => crystals_0_2_2_1,
        crystals_tower_0_2_2_2_read => crystals_0_2_2_2,
        crystals_tower_0_2_2_3_read => crystals_0_2_2_3,
        crystals_tower_0_2_2_4_read => crystals_0_2_2_4,
        crystals_tower_0_2_3_0_read => crystals_0_2_3_0,
        crystals_tower_0_2_3_1_read => crystals_0_2_3_1,
        crystals_tower_0_2_3_2_read => crystals_0_2_3_2,
        crystals_tower_0_2_3_3_read => crystals_0_2_3_3,
        crystals_tower_0_2_3_4_read => crystals_0_2_3_4,
        crystals_tower_0_2_4_0_read => crystals_0_2_4_0,
        crystals_tower_0_2_4_1_read => crystals_0_2_4_1,
        crystals_tower_0_2_4_2_read => crystals_0_2_4_2,
        crystals_tower_0_2_4_3_read => crystals_0_2_4_3,
        crystals_tower_0_2_4_4_read => crystals_0_2_4_4,
        crystals_tower_0_3_0_0_read => crystals_0_3_0_0,
        crystals_tower_0_3_0_1_read => crystals_0_3_0_1,
        crystals_tower_0_3_0_2_read => crystals_0_3_0_2,
        crystals_tower_0_3_0_3_read => crystals_0_3_0_3,
        crystals_tower_0_3_0_4_read => crystals_0_3_0_4,
        crystals_tower_0_3_1_0_read => crystals_0_3_1_0,
        crystals_tower_0_3_1_1_read => crystals_0_3_1_1,
        crystals_tower_0_3_1_2_read => crystals_0_3_1_2,
        crystals_tower_0_3_1_3_read => crystals_0_3_1_3,
        crystals_tower_0_3_1_4_read => crystals_0_3_1_4,
        crystals_tower_0_3_2_0_read => crystals_0_3_2_0,
        crystals_tower_0_3_2_1_read => crystals_0_3_2_1,
        crystals_tower_0_3_2_2_read => crystals_0_3_2_2,
        crystals_tower_0_3_2_3_read => crystals_0_3_2_3,
        crystals_tower_0_3_2_4_read => crystals_0_3_2_4,
        crystals_tower_0_3_3_0_read => crystals_0_3_3_0,
        crystals_tower_0_3_3_1_read => crystals_0_3_3_1,
        crystals_tower_0_3_3_2_read => crystals_0_3_3_2,
        crystals_tower_0_3_3_3_read => crystals_0_3_3_3,
        crystals_tower_0_3_3_4_read => crystals_0_3_3_4,
        crystals_tower_0_3_4_0_read => crystals_0_3_4_0,
        crystals_tower_0_3_4_1_read => crystals_0_3_4_1,
        crystals_tower_0_3_4_2_read => crystals_0_3_4_2,
        crystals_tower_0_3_4_3_read => crystals_0_3_4_3,
        crystals_tower_0_3_4_4_read => crystals_0_3_4_4,
        crystals_tower_1_0_0_0_read => crystals_1_0_0_0,
        crystals_tower_1_0_0_1_read => crystals_1_0_0_1,
        crystals_tower_1_0_0_2_read => crystals_1_0_0_2,
        crystals_tower_1_0_0_3_read => crystals_1_0_0_3,
        crystals_tower_1_0_0_4_read => crystals_1_0_0_4,
        crystals_tower_1_0_1_0_read => crystals_1_0_1_0,
        crystals_tower_1_0_1_1_read => crystals_1_0_1_1,
        crystals_tower_1_0_1_2_read => crystals_1_0_1_2,
        crystals_tower_1_0_1_3_read => crystals_1_0_1_3,
        crystals_tower_1_0_1_4_read => crystals_1_0_1_4,
        crystals_tower_1_0_2_0_read => crystals_1_0_2_0,
        crystals_tower_1_0_2_1_read => crystals_1_0_2_1,
        crystals_tower_1_0_2_2_read => crystals_1_0_2_2,
        crystals_tower_1_0_2_3_read => crystals_1_0_2_3,
        crystals_tower_1_0_2_4_read => crystals_1_0_2_4,
        crystals_tower_1_0_3_0_read => crystals_1_0_3_0,
        crystals_tower_1_0_3_1_read => crystals_1_0_3_1,
        crystals_tower_1_0_3_2_read => crystals_1_0_3_2,
        crystals_tower_1_0_3_3_read => crystals_1_0_3_3,
        crystals_tower_1_0_3_4_read => crystals_1_0_3_4,
        crystals_tower_1_0_4_0_read => crystals_1_0_4_0,
        crystals_tower_1_0_4_1_read => crystals_1_0_4_1,
        crystals_tower_1_0_4_2_read => crystals_1_0_4_2,
        crystals_tower_1_0_4_3_read => crystals_1_0_4_3,
        crystals_tower_1_0_4_4_read => crystals_1_0_4_4,
        crystals_tower_1_1_0_0_read => crystals_1_1_0_0,
        crystals_tower_1_1_0_1_read => crystals_1_1_0_1,
        crystals_tower_1_1_0_2_read => crystals_1_1_0_2,
        crystals_tower_1_1_0_3_read => crystals_1_1_0_3,
        crystals_tower_1_1_0_4_read => crystals_1_1_0_4,
        crystals_tower_1_1_1_0_read => crystals_1_1_1_0,
        crystals_tower_1_1_1_1_read => crystals_1_1_1_1,
        crystals_tower_1_1_1_2_read => crystals_1_1_1_2,
        crystals_tower_1_1_1_3_read => crystals_1_1_1_3,
        crystals_tower_1_1_1_4_read => crystals_1_1_1_4,
        crystals_tower_1_1_2_0_read => crystals_1_1_2_0,
        crystals_tower_1_1_2_1_read => crystals_1_1_2_1,
        crystals_tower_1_1_2_2_read => crystals_1_1_2_2,
        crystals_tower_1_1_2_3_read => crystals_1_1_2_3,
        crystals_tower_1_1_2_4_read => crystals_1_1_2_4,
        crystals_tower_1_1_3_0_read => crystals_1_1_3_0,
        crystals_tower_1_1_3_1_read => crystals_1_1_3_1,
        crystals_tower_1_1_3_2_read => crystals_1_1_3_2,
        crystals_tower_1_1_3_3_read => crystals_1_1_3_3,
        crystals_tower_1_1_3_4_read => crystals_1_1_3_4,
        crystals_tower_1_1_4_0_read => crystals_1_1_4_0,
        crystals_tower_1_1_4_1_read => crystals_1_1_4_1,
        crystals_tower_1_1_4_2_read => crystals_1_1_4_2,
        crystals_tower_1_1_4_3_read => crystals_1_1_4_3,
        crystals_tower_1_1_4_4_read => crystals_1_1_4_4,
        crystals_tower_1_2_0_0_read => crystals_1_2_0_0,
        crystals_tower_1_2_0_1_read => crystals_1_2_0_1,
        crystals_tower_1_2_0_2_read => crystals_1_2_0_2,
        crystals_tower_1_2_0_3_read => crystals_1_2_0_3,
        crystals_tower_1_2_0_4_read => crystals_1_2_0_4,
        crystals_tower_1_2_1_0_read => crystals_1_2_1_0,
        crystals_tower_1_2_1_1_read => crystals_1_2_1_1,
        crystals_tower_1_2_1_2_read => crystals_1_2_1_2,
        crystals_tower_1_2_1_3_read => crystals_1_2_1_3,
        crystals_tower_1_2_1_4_read => crystals_1_2_1_4,
        crystals_tower_1_2_2_0_read => crystals_1_2_2_0,
        crystals_tower_1_2_2_1_read => crystals_1_2_2_1,
        crystals_tower_1_2_2_2_read => crystals_1_2_2_2,
        crystals_tower_1_2_2_3_read => crystals_1_2_2_3,
        crystals_tower_1_2_2_4_read => crystals_1_2_2_4,
        crystals_tower_1_2_3_0_read => crystals_1_2_3_0,
        crystals_tower_1_2_3_1_read => crystals_1_2_3_1,
        crystals_tower_1_2_3_2_read => crystals_1_2_3_2,
        crystals_tower_1_2_3_3_read => crystals_1_2_3_3,
        crystals_tower_1_2_3_4_read => crystals_1_2_3_4,
        crystals_tower_1_2_4_0_read => crystals_1_2_4_0,
        crystals_tower_1_2_4_1_read => crystals_1_2_4_1,
        crystals_tower_1_2_4_2_read => crystals_1_2_4_2,
        crystals_tower_1_2_4_3_read => crystals_1_2_4_3,
        crystals_tower_1_2_4_4_read => crystals_1_2_4_4,
        crystals_tower_1_3_0_0_read => crystals_1_3_0_0,
        crystals_tower_1_3_0_1_read => crystals_1_3_0_1,
        crystals_tower_1_3_0_2_read => crystals_1_3_0_2,
        crystals_tower_1_3_0_3_read => crystals_1_3_0_3,
        crystals_tower_1_3_0_4_read => crystals_1_3_0_4,
        crystals_tower_1_3_1_0_read => crystals_1_3_1_0,
        crystals_tower_1_3_1_1_read => crystals_1_3_1_1,
        crystals_tower_1_3_1_2_read => crystals_1_3_1_2,
        crystals_tower_1_3_1_3_read => crystals_1_3_1_3,
        crystals_tower_1_3_1_4_read => crystals_1_3_1_4,
        crystals_tower_1_3_2_0_read => crystals_1_3_2_0,
        crystals_tower_1_3_2_1_read => crystals_1_3_2_1,
        crystals_tower_1_3_2_2_read => crystals_1_3_2_2,
        crystals_tower_1_3_2_3_read => crystals_1_3_2_3,
        crystals_tower_1_3_2_4_read => crystals_1_3_2_4,
        crystals_tower_1_3_3_0_read => crystals_1_3_3_0,
        crystals_tower_1_3_3_1_read => crystals_1_3_3_1,
        crystals_tower_1_3_3_2_read => crystals_1_3_3_2,
        crystals_tower_1_3_3_3_read => crystals_1_3_3_3,
        crystals_tower_1_3_3_4_read => crystals_1_3_3_4,
        crystals_tower_1_3_4_0_read => crystals_1_3_4_0,
        crystals_tower_1_3_4_1_read => crystals_1_3_4_1,
        crystals_tower_1_3_4_2_read => crystals_1_3_4_2,
        crystals_tower_1_3_4_3_read => crystals_1_3_4_3,
        crystals_tower_1_3_4_4_read => crystals_1_3_4_4,
        crystals_tower_2_0_0_0_read => crystals_2_0_0_0,
        crystals_tower_2_0_0_1_read => crystals_2_0_0_1,
        crystals_tower_2_0_0_2_read => crystals_2_0_0_2,
        crystals_tower_2_0_0_3_read => crystals_2_0_0_3,
        crystals_tower_2_0_0_4_read => crystals_2_0_0_4,
        crystals_tower_2_0_1_0_read => crystals_2_0_1_0,
        crystals_tower_2_0_1_1_read => crystals_2_0_1_1,
        crystals_tower_2_0_1_2_read => crystals_2_0_1_2,
        crystals_tower_2_0_1_3_read => crystals_2_0_1_3,
        crystals_tower_2_0_1_4_read => crystals_2_0_1_4,
        crystals_tower_2_0_2_0_read => crystals_2_0_2_0,
        crystals_tower_2_0_2_1_read => crystals_2_0_2_1,
        crystals_tower_2_0_2_2_read => crystals_2_0_2_2,
        crystals_tower_2_0_2_3_read => crystals_2_0_2_3,
        crystals_tower_2_0_2_4_read => crystals_2_0_2_4,
        crystals_tower_2_0_3_0_read => crystals_2_0_3_0,
        crystals_tower_2_0_3_1_read => crystals_2_0_3_1,
        crystals_tower_2_0_3_2_read => crystals_2_0_3_2,
        crystals_tower_2_0_3_3_read => crystals_2_0_3_3,
        crystals_tower_2_0_3_4_read => crystals_2_0_3_4,
        crystals_tower_2_0_4_0_read => crystals_2_0_4_0,
        crystals_tower_2_0_4_1_read => crystals_2_0_4_1,
        crystals_tower_2_0_4_2_read => crystals_2_0_4_2,
        crystals_tower_2_0_4_3_read => crystals_2_0_4_3,
        crystals_tower_2_0_4_4_read => crystals_2_0_4_4,
        crystals_tower_2_1_0_0_read => crystals_2_1_0_0,
        crystals_tower_2_1_0_1_read => crystals_2_1_0_1,
        crystals_tower_2_1_0_2_read => crystals_2_1_0_2,
        crystals_tower_2_1_0_3_read => crystals_2_1_0_3,
        crystals_tower_2_1_0_4_read => crystals_2_1_0_4,
        crystals_tower_2_1_1_0_read => crystals_2_1_1_0,
        crystals_tower_2_1_1_1_read => crystals_2_1_1_1,
        crystals_tower_2_1_1_2_read => crystals_2_1_1_2,
        crystals_tower_2_1_1_3_read => crystals_2_1_1_3,
        crystals_tower_2_1_1_4_read => crystals_2_1_1_4,
        crystals_tower_2_1_2_0_read => crystals_2_1_2_0,
        crystals_tower_2_1_2_1_read => crystals_2_1_2_1,
        crystals_tower_2_1_2_2_read => crystals_2_1_2_2,
        crystals_tower_2_1_2_3_read => crystals_2_1_2_3,
        crystals_tower_2_1_2_4_read => crystals_2_1_2_4,
        crystals_tower_2_1_3_0_read => crystals_2_1_3_0,
        crystals_tower_2_1_3_1_read => crystals_2_1_3_1,
        crystals_tower_2_1_3_2_read => crystals_2_1_3_2,
        crystals_tower_2_1_3_3_read => crystals_2_1_3_3,
        crystals_tower_2_1_3_4_read => crystals_2_1_3_4,
        crystals_tower_2_1_4_0_read => crystals_2_1_4_0,
        crystals_tower_2_1_4_1_read => crystals_2_1_4_1,
        crystals_tower_2_1_4_2_read => crystals_2_1_4_2,
        crystals_tower_2_1_4_3_read => crystals_2_1_4_3,
        crystals_tower_2_1_4_4_read => crystals_2_1_4_4,
        crystals_tower_2_2_0_0_read => crystals_2_2_0_0,
        crystals_tower_2_2_0_1_read => crystals_2_2_0_1,
        crystals_tower_2_2_0_2_read => crystals_2_2_0_2,
        crystals_tower_2_2_0_3_read => crystals_2_2_0_3,
        crystals_tower_2_2_0_4_read => crystals_2_2_0_4,
        crystals_tower_2_2_1_0_read => crystals_2_2_1_0,
        crystals_tower_2_2_1_1_read => crystals_2_2_1_1,
        crystals_tower_2_2_1_2_read => crystals_2_2_1_2,
        crystals_tower_2_2_1_3_read => crystals_2_2_1_3,
        crystals_tower_2_2_1_4_read => crystals_2_2_1_4,
        crystals_tower_2_2_2_0_read => crystals_2_2_2_0,
        crystals_tower_2_2_2_1_read => crystals_2_2_2_1,
        crystals_tower_2_2_2_2_read => crystals_2_2_2_2,
        crystals_tower_2_2_2_3_read => crystals_2_2_2_3,
        crystals_tower_2_2_2_4_read => crystals_2_2_2_4,
        crystals_tower_2_2_3_0_read => crystals_2_2_3_0,
        crystals_tower_2_2_3_1_read => crystals_2_2_3_1,
        crystals_tower_2_2_3_2_read => crystals_2_2_3_2,
        crystals_tower_2_2_3_3_read => crystals_2_2_3_3,
        crystals_tower_2_2_3_4_read => crystals_2_2_3_4,
        crystals_tower_2_2_4_0_read => crystals_2_2_4_0,
        crystals_tower_2_2_4_1_read => crystals_2_2_4_1,
        crystals_tower_2_2_4_2_read => crystals_2_2_4_2,
        crystals_tower_2_2_4_3_read => crystals_2_2_4_3,
        crystals_tower_2_2_4_4_read => crystals_2_2_4_4,
        crystals_tower_2_3_0_0_read => crystals_2_3_0_0,
        crystals_tower_2_3_0_1_read => crystals_2_3_0_1,
        crystals_tower_2_3_0_2_read => crystals_2_3_0_2,
        crystals_tower_2_3_0_3_read => crystals_2_3_0_3,
        crystals_tower_2_3_0_4_read => crystals_2_3_0_4,
        crystals_tower_2_3_1_0_read => crystals_2_3_1_0,
        crystals_tower_2_3_1_1_read => crystals_2_3_1_1,
        crystals_tower_2_3_1_2_read => crystals_2_3_1_2,
        crystals_tower_2_3_1_3_read => crystals_2_3_1_3,
        crystals_tower_2_3_1_4_read => crystals_2_3_1_4,
        crystals_tower_2_3_2_0_read => crystals_2_3_2_0,
        crystals_tower_2_3_2_1_read => crystals_2_3_2_1,
        crystals_tower_2_3_2_2_read => crystals_2_3_2_2,
        crystals_tower_2_3_2_3_read => crystals_2_3_2_3,
        crystals_tower_2_3_2_4_read => crystals_2_3_2_4,
        crystals_tower_2_3_3_0_read => crystals_2_3_3_0,
        crystals_tower_2_3_3_1_read => crystals_2_3_3_1,
        crystals_tower_2_3_3_2_read => crystals_2_3_3_2,
        crystals_tower_2_3_3_3_read => crystals_2_3_3_3,
        crystals_tower_2_3_3_4_read => crystals_2_3_3_4,
        crystals_tower_2_3_4_0_read => crystals_2_3_4_0,
        crystals_tower_2_3_4_1_read => crystals_2_3_4_1,
        crystals_tower_2_3_4_2_read => crystals_2_3_4_2,
        crystals_tower_2_3_4_3_read => crystals_2_3_4_3,
        crystals_tower_2_3_4_4_read => crystals_2_3_4_4,
        ap_return_0 => grp_getClustersin3x4Regi_fu_7970_ap_return_0,
        ap_return_1 => grp_getClustersin3x4Regi_fu_7970_ap_return_1,
        ap_return_2 => grp_getClustersin3x4Regi_fu_7970_ap_return_2,
        ap_return_3 => grp_getClustersin3x4Regi_fu_7970_ap_return_3,
        ap_return_4 => grp_getClustersin3x4Regi_fu_7970_ap_return_4,
        ap_return_5 => grp_getClustersin3x4Regi_fu_7970_ap_return_5,
        ap_return_6 => grp_getClustersin3x4Regi_fu_7970_ap_return_6,
        ap_return_7 => grp_getClustersin3x4Regi_fu_7970_ap_return_7,
        ap_return_8 => grp_getClustersin3x4Regi_fu_7970_ap_return_8,
        ap_return_9 => grp_getClustersin3x4Regi_fu_7970_ap_return_9,
        ap_return_10 => grp_getClustersin3x4Regi_fu_7970_ap_return_10,
        ap_return_11 => grp_getClustersin3x4Regi_fu_7970_ap_return_11,
        ap_return_12 => grp_getClustersin3x4Regi_fu_7970_ap_return_12,
        ap_return_13 => grp_getClustersin3x4Regi_fu_7970_ap_return_13,
        ap_return_14 => grp_getClustersin3x4Regi_fu_7970_ap_return_14,
        ap_return_15 => grp_getClustersin3x4Regi_fu_7970_ap_return_15,
        ap_return_16 => grp_getClustersin3x4Regi_fu_7970_ap_return_16,
        ap_return_17 => grp_getClustersin3x4Regi_fu_7970_ap_return_17,
        ap_return_18 => grp_getClustersin3x4Regi_fu_7970_ap_return_18,
        ap_return_19 => grp_getClustersin3x4Regi_fu_7970_ap_return_19,
        ap_return_20 => grp_getClustersin3x4Regi_fu_7970_ap_return_20,
        ap_return_21 => grp_getClustersin3x4Regi_fu_7970_ap_return_21,
        ap_return_22 => grp_getClustersin3x4Regi_fu_7970_ap_return_22,
        ap_return_23 => grp_getClustersin3x4Regi_fu_7970_ap_return_23,
        ap_return_24 => grp_getClustersin3x4Regi_fu_7970_ap_return_24,
        ap_return_25 => grp_getClustersin3x4Regi_fu_7970_ap_return_25,
        ap_return_26 => grp_getClustersin3x4Regi_fu_7970_ap_return_26,
        ap_return_27 => grp_getClustersin3x4Regi_fu_7970_ap_return_27,
        ap_return_28 => grp_getClustersin3x4Regi_fu_7970_ap_return_28,
        ap_return_29 => grp_getClustersin3x4Regi_fu_7970_ap_return_29,
        ap_return_30 => grp_getClustersin3x4Regi_fu_7970_ap_return_30,
        ap_return_31 => grp_getClustersin3x4Regi_fu_7970_ap_return_31,
        ap_return_32 => grp_getClustersin3x4Regi_fu_7970_ap_return_32,
        ap_return_33 => grp_getClustersin3x4Regi_fu_7970_ap_return_33,
        ap_return_34 => grp_getClustersin3x4Regi_fu_7970_ap_return_34,
        ap_return_35 => grp_getClustersin3x4Regi_fu_7970_ap_return_35,
        ap_return_36 => grp_getClustersin3x4Regi_fu_7970_ap_return_36,
        ap_return_37 => grp_getClustersin3x4Regi_fu_7970_ap_return_37,
        ap_return_38 => grp_getClustersin3x4Regi_fu_7970_ap_return_38,
        ap_return_39 => grp_getClustersin3x4Regi_fu_7970_ap_return_39,
        ap_return_40 => grp_getClustersin3x4Regi_fu_7970_ap_return_40,
        ap_return_41 => grp_getClustersin3x4Regi_fu_7970_ap_return_41,
        ap_return_42 => grp_getClustersin3x4Regi_fu_7970_ap_return_42,
        ap_return_43 => grp_getClustersin3x4Regi_fu_7970_ap_return_43,
        ap_return_44 => grp_getClustersin3x4Regi_fu_7970_ap_return_44,
        ap_return_45 => grp_getClustersin3x4Regi_fu_7970_ap_return_45,
        ap_return_46 => grp_getClustersin3x4Regi_fu_7970_ap_return_46,
        ap_return_47 => grp_getClustersin3x4Regi_fu_7970_ap_return_47,
        ap_return_48 => grp_getClustersin3x4Regi_fu_7970_ap_return_48,
        ap_return_49 => grp_getClustersin3x4Regi_fu_7970_ap_return_49,
        ap_return_50 => grp_getClustersin3x4Regi_fu_7970_ap_return_50,
        ap_return_51 => grp_getClustersin3x4Regi_fu_7970_ap_return_51,
        ap_return_52 => grp_getClustersin3x4Regi_fu_7970_ap_return_52,
        ap_return_53 => grp_getClustersin3x4Regi_fu_7970_ap_return_53,
        ap_return_54 => grp_getClustersin3x4Regi_fu_7970_ap_return_54,
        ap_return_55 => grp_getClustersin3x4Regi_fu_7970_ap_return_55,
        ap_return_56 => grp_getClustersin3x4Regi_fu_7970_ap_return_56,
        ap_return_57 => grp_getClustersin3x4Regi_fu_7970_ap_return_57,
        ap_return_58 => grp_getClustersin3x4Regi_fu_7970_ap_return_58,
        ap_return_59 => grp_getClustersin3x4Regi_fu_7970_ap_return_59,
        ap_return_60 => grp_getClustersin3x4Regi_fu_7970_ap_return_60,
        ap_return_61 => grp_getClustersin3x4Regi_fu_7970_ap_return_61,
        ap_return_62 => grp_getClustersin3x4Regi_fu_7970_ap_return_62);

    grp_getClustersin3x4Regi_fu_8574 : component getClustersin3x4Regi
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_getClustersin3x4Regi_fu_8574_ap_start,
        ap_done => grp_getClustersin3x4Regi_fu_8574_ap_done,
        ap_idle => grp_getClustersin3x4Regi_fu_8574_ap_idle,
        ap_ready => grp_getClustersin3x4Regi_fu_8574_ap_ready,
        crystals_tower_0_0_0_0_read => crystals_3_0_0_0,
        crystals_tower_0_0_0_1_read => crystals_3_0_0_1,
        crystals_tower_0_0_0_2_read => crystals_3_0_0_2,
        crystals_tower_0_0_0_3_read => crystals_3_0_0_3,
        crystals_tower_0_0_0_4_read => crystals_3_0_0_4,
        crystals_tower_0_0_1_0_read => crystals_3_0_1_0,
        crystals_tower_0_0_1_1_read => crystals_3_0_1_1,
        crystals_tower_0_0_1_2_read => crystals_3_0_1_2,
        crystals_tower_0_0_1_3_read => crystals_3_0_1_3,
        crystals_tower_0_0_1_4_read => crystals_3_0_1_4,
        crystals_tower_0_0_2_0_read => crystals_3_0_2_0,
        crystals_tower_0_0_2_1_read => crystals_3_0_2_1,
        crystals_tower_0_0_2_2_read => crystals_3_0_2_2,
        crystals_tower_0_0_2_3_read => crystals_3_0_2_3,
        crystals_tower_0_0_2_4_read => crystals_3_0_2_4,
        crystals_tower_0_0_3_0_read => crystals_3_0_3_0,
        crystals_tower_0_0_3_1_read => crystals_3_0_3_1,
        crystals_tower_0_0_3_2_read => crystals_3_0_3_2,
        crystals_tower_0_0_3_3_read => crystals_3_0_3_3,
        crystals_tower_0_0_3_4_read => crystals_3_0_3_4,
        crystals_tower_0_0_4_0_read => crystals_3_0_4_0,
        crystals_tower_0_0_4_1_read => crystals_3_0_4_1,
        crystals_tower_0_0_4_2_read => crystals_3_0_4_2,
        crystals_tower_0_0_4_3_read => crystals_3_0_4_3,
        crystals_tower_0_0_4_4_read => crystals_3_0_4_4,
        crystals_tower_0_1_0_0_read => crystals_3_1_0_0,
        crystals_tower_0_1_0_1_read => crystals_3_1_0_1,
        crystals_tower_0_1_0_2_read => crystals_3_1_0_2,
        crystals_tower_0_1_0_3_read => crystals_3_1_0_3,
        crystals_tower_0_1_0_4_read => crystals_3_1_0_4,
        crystals_tower_0_1_1_0_read => crystals_3_1_1_0,
        crystals_tower_0_1_1_1_read => crystals_3_1_1_1,
        crystals_tower_0_1_1_2_read => crystals_3_1_1_2,
        crystals_tower_0_1_1_3_read => crystals_3_1_1_3,
        crystals_tower_0_1_1_4_read => crystals_3_1_1_4,
        crystals_tower_0_1_2_0_read => crystals_3_1_2_0,
        crystals_tower_0_1_2_1_read => crystals_3_1_2_1,
        crystals_tower_0_1_2_2_read => crystals_3_1_2_2,
        crystals_tower_0_1_2_3_read => crystals_3_1_2_3,
        crystals_tower_0_1_2_4_read => crystals_3_1_2_4,
        crystals_tower_0_1_3_0_read => crystals_3_1_3_0,
        crystals_tower_0_1_3_1_read => crystals_3_1_3_1,
        crystals_tower_0_1_3_2_read => crystals_3_1_3_2,
        crystals_tower_0_1_3_3_read => crystals_3_1_3_3,
        crystals_tower_0_1_3_4_read => crystals_3_1_3_4,
        crystals_tower_0_1_4_0_read => crystals_3_1_4_0,
        crystals_tower_0_1_4_1_read => crystals_3_1_4_1,
        crystals_tower_0_1_4_2_read => crystals_3_1_4_2,
        crystals_tower_0_1_4_3_read => crystals_3_1_4_3,
        crystals_tower_0_1_4_4_read => crystals_3_1_4_4,
        crystals_tower_0_2_0_0_read => crystals_3_2_0_0,
        crystals_tower_0_2_0_1_read => crystals_3_2_0_1,
        crystals_tower_0_2_0_2_read => crystals_3_2_0_2,
        crystals_tower_0_2_0_3_read => crystals_3_2_0_3,
        crystals_tower_0_2_0_4_read => crystals_3_2_0_4,
        crystals_tower_0_2_1_0_read => crystals_3_2_1_0,
        crystals_tower_0_2_1_1_read => crystals_3_2_1_1,
        crystals_tower_0_2_1_2_read => crystals_3_2_1_2,
        crystals_tower_0_2_1_3_read => crystals_3_2_1_3,
        crystals_tower_0_2_1_4_read => crystals_3_2_1_4,
        crystals_tower_0_2_2_0_read => crystals_3_2_2_0,
        crystals_tower_0_2_2_1_read => crystals_3_2_2_1,
        crystals_tower_0_2_2_2_read => crystals_3_2_2_2,
        crystals_tower_0_2_2_3_read => crystals_3_2_2_3,
        crystals_tower_0_2_2_4_read => crystals_3_2_2_4,
        crystals_tower_0_2_3_0_read => crystals_3_2_3_0,
        crystals_tower_0_2_3_1_read => crystals_3_2_3_1,
        crystals_tower_0_2_3_2_read => crystals_3_2_3_2,
        crystals_tower_0_2_3_3_read => crystals_3_2_3_3,
        crystals_tower_0_2_3_4_read => crystals_3_2_3_4,
        crystals_tower_0_2_4_0_read => crystals_3_2_4_0,
        crystals_tower_0_2_4_1_read => crystals_3_2_4_1,
        crystals_tower_0_2_4_2_read => crystals_3_2_4_2,
        crystals_tower_0_2_4_3_read => crystals_3_2_4_3,
        crystals_tower_0_2_4_4_read => crystals_3_2_4_4,
        crystals_tower_0_3_0_0_read => crystals_3_3_0_0,
        crystals_tower_0_3_0_1_read => crystals_3_3_0_1,
        crystals_tower_0_3_0_2_read => crystals_3_3_0_2,
        crystals_tower_0_3_0_3_read => crystals_3_3_0_3,
        crystals_tower_0_3_0_4_read => crystals_3_3_0_4,
        crystals_tower_0_3_1_0_read => crystals_3_3_1_0,
        crystals_tower_0_3_1_1_read => crystals_3_3_1_1,
        crystals_tower_0_3_1_2_read => crystals_3_3_1_2,
        crystals_tower_0_3_1_3_read => crystals_3_3_1_3,
        crystals_tower_0_3_1_4_read => crystals_3_3_1_4,
        crystals_tower_0_3_2_0_read => crystals_3_3_2_0,
        crystals_tower_0_3_2_1_read => crystals_3_3_2_1,
        crystals_tower_0_3_2_2_read => crystals_3_3_2_2,
        crystals_tower_0_3_2_3_read => crystals_3_3_2_3,
        crystals_tower_0_3_2_4_read => crystals_3_3_2_4,
        crystals_tower_0_3_3_0_read => crystals_3_3_3_0,
        crystals_tower_0_3_3_1_read => crystals_3_3_3_1,
        crystals_tower_0_3_3_2_read => crystals_3_3_3_2,
        crystals_tower_0_3_3_3_read => crystals_3_3_3_3,
        crystals_tower_0_3_3_4_read => crystals_3_3_3_4,
        crystals_tower_0_3_4_0_read => crystals_3_3_4_0,
        crystals_tower_0_3_4_1_read => crystals_3_3_4_1,
        crystals_tower_0_3_4_2_read => crystals_3_3_4_2,
        crystals_tower_0_3_4_3_read => crystals_3_3_4_3,
        crystals_tower_0_3_4_4_read => crystals_3_3_4_4,
        crystals_tower_1_0_0_0_read => crystals_4_0_0_0,
        crystals_tower_1_0_0_1_read => crystals_4_0_0_1,
        crystals_tower_1_0_0_2_read => crystals_4_0_0_2,
        crystals_tower_1_0_0_3_read => crystals_4_0_0_3,
        crystals_tower_1_0_0_4_read => crystals_4_0_0_4,
        crystals_tower_1_0_1_0_read => crystals_4_0_1_0,
        crystals_tower_1_0_1_1_read => crystals_4_0_1_1,
        crystals_tower_1_0_1_2_read => crystals_4_0_1_2,
        crystals_tower_1_0_1_3_read => crystals_4_0_1_3,
        crystals_tower_1_0_1_4_read => crystals_4_0_1_4,
        crystals_tower_1_0_2_0_read => crystals_4_0_2_0,
        crystals_tower_1_0_2_1_read => crystals_4_0_2_1,
        crystals_tower_1_0_2_2_read => crystals_4_0_2_2,
        crystals_tower_1_0_2_3_read => crystals_4_0_2_3,
        crystals_tower_1_0_2_4_read => crystals_4_0_2_4,
        crystals_tower_1_0_3_0_read => crystals_4_0_3_0,
        crystals_tower_1_0_3_1_read => crystals_4_0_3_1,
        crystals_tower_1_0_3_2_read => crystals_4_0_3_2,
        crystals_tower_1_0_3_3_read => crystals_4_0_3_3,
        crystals_tower_1_0_3_4_read => crystals_4_0_3_4,
        crystals_tower_1_0_4_0_read => crystals_4_0_4_0,
        crystals_tower_1_0_4_1_read => crystals_4_0_4_1,
        crystals_tower_1_0_4_2_read => crystals_4_0_4_2,
        crystals_tower_1_0_4_3_read => crystals_4_0_4_3,
        crystals_tower_1_0_4_4_read => crystals_4_0_4_4,
        crystals_tower_1_1_0_0_read => crystals_4_1_0_0,
        crystals_tower_1_1_0_1_read => crystals_4_1_0_1,
        crystals_tower_1_1_0_2_read => crystals_4_1_0_2,
        crystals_tower_1_1_0_3_read => crystals_4_1_0_3,
        crystals_tower_1_1_0_4_read => crystals_4_1_0_4,
        crystals_tower_1_1_1_0_read => crystals_4_1_1_0,
        crystals_tower_1_1_1_1_read => crystals_4_1_1_1,
        crystals_tower_1_1_1_2_read => crystals_4_1_1_2,
        crystals_tower_1_1_1_3_read => crystals_4_1_1_3,
        crystals_tower_1_1_1_4_read => crystals_4_1_1_4,
        crystals_tower_1_1_2_0_read => crystals_4_1_2_0,
        crystals_tower_1_1_2_1_read => crystals_4_1_2_1,
        crystals_tower_1_1_2_2_read => crystals_4_1_2_2,
        crystals_tower_1_1_2_3_read => crystals_4_1_2_3,
        crystals_tower_1_1_2_4_read => crystals_4_1_2_4,
        crystals_tower_1_1_3_0_read => crystals_4_1_3_0,
        crystals_tower_1_1_3_1_read => crystals_4_1_3_1,
        crystals_tower_1_1_3_2_read => crystals_4_1_3_2,
        crystals_tower_1_1_3_3_read => crystals_4_1_3_3,
        crystals_tower_1_1_3_4_read => crystals_4_1_3_4,
        crystals_tower_1_1_4_0_read => crystals_4_1_4_0,
        crystals_tower_1_1_4_1_read => crystals_4_1_4_1,
        crystals_tower_1_1_4_2_read => crystals_4_1_4_2,
        crystals_tower_1_1_4_3_read => crystals_4_1_4_3,
        crystals_tower_1_1_4_4_read => crystals_4_1_4_4,
        crystals_tower_1_2_0_0_read => crystals_4_2_0_0,
        crystals_tower_1_2_0_1_read => crystals_4_2_0_1,
        crystals_tower_1_2_0_2_read => crystals_4_2_0_2,
        crystals_tower_1_2_0_3_read => crystals_4_2_0_3,
        crystals_tower_1_2_0_4_read => crystals_4_2_0_4,
        crystals_tower_1_2_1_0_read => crystals_4_2_1_0,
        crystals_tower_1_2_1_1_read => crystals_4_2_1_1,
        crystals_tower_1_2_1_2_read => crystals_4_2_1_2,
        crystals_tower_1_2_1_3_read => crystals_4_2_1_3,
        crystals_tower_1_2_1_4_read => crystals_4_2_1_4,
        crystals_tower_1_2_2_0_read => crystals_4_2_2_0,
        crystals_tower_1_2_2_1_read => crystals_4_2_2_1,
        crystals_tower_1_2_2_2_read => crystals_4_2_2_2,
        crystals_tower_1_2_2_3_read => crystals_4_2_2_3,
        crystals_tower_1_2_2_4_read => crystals_4_2_2_4,
        crystals_tower_1_2_3_0_read => crystals_4_2_3_0,
        crystals_tower_1_2_3_1_read => crystals_4_2_3_1,
        crystals_tower_1_2_3_2_read => crystals_4_2_3_2,
        crystals_tower_1_2_3_3_read => crystals_4_2_3_3,
        crystals_tower_1_2_3_4_read => crystals_4_2_3_4,
        crystals_tower_1_2_4_0_read => crystals_4_2_4_0,
        crystals_tower_1_2_4_1_read => crystals_4_2_4_1,
        crystals_tower_1_2_4_2_read => crystals_4_2_4_2,
        crystals_tower_1_2_4_3_read => crystals_4_2_4_3,
        crystals_tower_1_2_4_4_read => crystals_4_2_4_4,
        crystals_tower_1_3_0_0_read => crystals_4_3_0_0,
        crystals_tower_1_3_0_1_read => crystals_4_3_0_1,
        crystals_tower_1_3_0_2_read => crystals_4_3_0_2,
        crystals_tower_1_3_0_3_read => crystals_4_3_0_3,
        crystals_tower_1_3_0_4_read => crystals_4_3_0_4,
        crystals_tower_1_3_1_0_read => crystals_4_3_1_0,
        crystals_tower_1_3_1_1_read => crystals_4_3_1_1,
        crystals_tower_1_3_1_2_read => crystals_4_3_1_2,
        crystals_tower_1_3_1_3_read => crystals_4_3_1_3,
        crystals_tower_1_3_1_4_read => crystals_4_3_1_4,
        crystals_tower_1_3_2_0_read => crystals_4_3_2_0,
        crystals_tower_1_3_2_1_read => crystals_4_3_2_1,
        crystals_tower_1_3_2_2_read => crystals_4_3_2_2,
        crystals_tower_1_3_2_3_read => crystals_4_3_2_3,
        crystals_tower_1_3_2_4_read => crystals_4_3_2_4,
        crystals_tower_1_3_3_0_read => crystals_4_3_3_0,
        crystals_tower_1_3_3_1_read => crystals_4_3_3_1,
        crystals_tower_1_3_3_2_read => crystals_4_3_3_2,
        crystals_tower_1_3_3_3_read => crystals_4_3_3_3,
        crystals_tower_1_3_3_4_read => crystals_4_3_3_4,
        crystals_tower_1_3_4_0_read => crystals_4_3_4_0,
        crystals_tower_1_3_4_1_read => crystals_4_3_4_1,
        crystals_tower_1_3_4_2_read => crystals_4_3_4_2,
        crystals_tower_1_3_4_3_read => crystals_4_3_4_3,
        crystals_tower_1_3_4_4_read => crystals_4_3_4_4,
        crystals_tower_2_0_0_0_read => crystals_5_0_0_0,
        crystals_tower_2_0_0_1_read => crystals_5_0_0_1,
        crystals_tower_2_0_0_2_read => crystals_5_0_0_2,
        crystals_tower_2_0_0_3_read => crystals_5_0_0_3,
        crystals_tower_2_0_0_4_read => crystals_5_0_0_4,
        crystals_tower_2_0_1_0_read => crystals_5_0_1_0,
        crystals_tower_2_0_1_1_read => crystals_5_0_1_1,
        crystals_tower_2_0_1_2_read => crystals_5_0_1_2,
        crystals_tower_2_0_1_3_read => crystals_5_0_1_3,
        crystals_tower_2_0_1_4_read => crystals_5_0_1_4,
        crystals_tower_2_0_2_0_read => crystals_5_0_2_0,
        crystals_tower_2_0_2_1_read => crystals_5_0_2_1,
        crystals_tower_2_0_2_2_read => crystals_5_0_2_2,
        crystals_tower_2_0_2_3_read => crystals_5_0_2_3,
        crystals_tower_2_0_2_4_read => crystals_5_0_2_4,
        crystals_tower_2_0_3_0_read => crystals_5_0_3_0,
        crystals_tower_2_0_3_1_read => crystals_5_0_3_1,
        crystals_tower_2_0_3_2_read => crystals_5_0_3_2,
        crystals_tower_2_0_3_3_read => crystals_5_0_3_3,
        crystals_tower_2_0_3_4_read => crystals_5_0_3_4,
        crystals_tower_2_0_4_0_read => crystals_5_0_4_0,
        crystals_tower_2_0_4_1_read => crystals_5_0_4_1,
        crystals_tower_2_0_4_2_read => crystals_5_0_4_2,
        crystals_tower_2_0_4_3_read => crystals_5_0_4_3,
        crystals_tower_2_0_4_4_read => crystals_5_0_4_4,
        crystals_tower_2_1_0_0_read => crystals_5_1_0_0,
        crystals_tower_2_1_0_1_read => crystals_5_1_0_1,
        crystals_tower_2_1_0_2_read => crystals_5_1_0_2,
        crystals_tower_2_1_0_3_read => crystals_5_1_0_3,
        crystals_tower_2_1_0_4_read => crystals_5_1_0_4,
        crystals_tower_2_1_1_0_read => crystals_5_1_1_0,
        crystals_tower_2_1_1_1_read => crystals_5_1_1_1,
        crystals_tower_2_1_1_2_read => crystals_5_1_1_2,
        crystals_tower_2_1_1_3_read => crystals_5_1_1_3,
        crystals_tower_2_1_1_4_read => crystals_5_1_1_4,
        crystals_tower_2_1_2_0_read => crystals_5_1_2_0,
        crystals_tower_2_1_2_1_read => crystals_5_1_2_1,
        crystals_tower_2_1_2_2_read => crystals_5_1_2_2,
        crystals_tower_2_1_2_3_read => crystals_5_1_2_3,
        crystals_tower_2_1_2_4_read => crystals_5_1_2_4,
        crystals_tower_2_1_3_0_read => crystals_5_1_3_0,
        crystals_tower_2_1_3_1_read => crystals_5_1_3_1,
        crystals_tower_2_1_3_2_read => crystals_5_1_3_2,
        crystals_tower_2_1_3_3_read => crystals_5_1_3_3,
        crystals_tower_2_1_3_4_read => crystals_5_1_3_4,
        crystals_tower_2_1_4_0_read => crystals_5_1_4_0,
        crystals_tower_2_1_4_1_read => crystals_5_1_4_1,
        crystals_tower_2_1_4_2_read => crystals_5_1_4_2,
        crystals_tower_2_1_4_3_read => crystals_5_1_4_3,
        crystals_tower_2_1_4_4_read => crystals_5_1_4_4,
        crystals_tower_2_2_0_0_read => crystals_5_2_0_0,
        crystals_tower_2_2_0_1_read => crystals_5_2_0_1,
        crystals_tower_2_2_0_2_read => crystals_5_2_0_2,
        crystals_tower_2_2_0_3_read => crystals_5_2_0_3,
        crystals_tower_2_2_0_4_read => crystals_5_2_0_4,
        crystals_tower_2_2_1_0_read => crystals_5_2_1_0,
        crystals_tower_2_2_1_1_read => crystals_5_2_1_1,
        crystals_tower_2_2_1_2_read => crystals_5_2_1_2,
        crystals_tower_2_2_1_3_read => crystals_5_2_1_3,
        crystals_tower_2_2_1_4_read => crystals_5_2_1_4,
        crystals_tower_2_2_2_0_read => crystals_5_2_2_0,
        crystals_tower_2_2_2_1_read => crystals_5_2_2_1,
        crystals_tower_2_2_2_2_read => crystals_5_2_2_2,
        crystals_tower_2_2_2_3_read => crystals_5_2_2_3,
        crystals_tower_2_2_2_4_read => crystals_5_2_2_4,
        crystals_tower_2_2_3_0_read => crystals_5_2_3_0,
        crystals_tower_2_2_3_1_read => crystals_5_2_3_1,
        crystals_tower_2_2_3_2_read => crystals_5_2_3_2,
        crystals_tower_2_2_3_3_read => crystals_5_2_3_3,
        crystals_tower_2_2_3_4_read => crystals_5_2_3_4,
        crystals_tower_2_2_4_0_read => crystals_5_2_4_0,
        crystals_tower_2_2_4_1_read => crystals_5_2_4_1,
        crystals_tower_2_2_4_2_read => crystals_5_2_4_2,
        crystals_tower_2_2_4_3_read => crystals_5_2_4_3,
        crystals_tower_2_2_4_4_read => crystals_5_2_4_4,
        crystals_tower_2_3_0_0_read => crystals_5_3_0_0,
        crystals_tower_2_3_0_1_read => crystals_5_3_0_1,
        crystals_tower_2_3_0_2_read => crystals_5_3_0_2,
        crystals_tower_2_3_0_3_read => crystals_5_3_0_3,
        crystals_tower_2_3_0_4_read => crystals_5_3_0_4,
        crystals_tower_2_3_1_0_read => crystals_5_3_1_0,
        crystals_tower_2_3_1_1_read => crystals_5_3_1_1,
        crystals_tower_2_3_1_2_read => crystals_5_3_1_2,
        crystals_tower_2_3_1_3_read => crystals_5_3_1_3,
        crystals_tower_2_3_1_4_read => crystals_5_3_1_4,
        crystals_tower_2_3_2_0_read => crystals_5_3_2_0,
        crystals_tower_2_3_2_1_read => crystals_5_3_2_1,
        crystals_tower_2_3_2_2_read => crystals_5_3_2_2,
        crystals_tower_2_3_2_3_read => crystals_5_3_2_3,
        crystals_tower_2_3_2_4_read => crystals_5_3_2_4,
        crystals_tower_2_3_3_0_read => crystals_5_3_3_0,
        crystals_tower_2_3_3_1_read => crystals_5_3_3_1,
        crystals_tower_2_3_3_2_read => crystals_5_3_3_2,
        crystals_tower_2_3_3_3_read => crystals_5_3_3_3,
        crystals_tower_2_3_3_4_read => crystals_5_3_3_4,
        crystals_tower_2_3_4_0_read => crystals_5_3_4_0,
        crystals_tower_2_3_4_1_read => crystals_5_3_4_1,
        crystals_tower_2_3_4_2_read => crystals_5_3_4_2,
        crystals_tower_2_3_4_3_read => crystals_5_3_4_3,
        crystals_tower_2_3_4_4_read => crystals_5_3_4_4,
        ap_return_0 => grp_getClustersin3x4Regi_fu_8574_ap_return_0,
        ap_return_1 => grp_getClustersin3x4Regi_fu_8574_ap_return_1,
        ap_return_2 => grp_getClustersin3x4Regi_fu_8574_ap_return_2,
        ap_return_3 => grp_getClustersin3x4Regi_fu_8574_ap_return_3,
        ap_return_4 => grp_getClustersin3x4Regi_fu_8574_ap_return_4,
        ap_return_5 => grp_getClustersin3x4Regi_fu_8574_ap_return_5,
        ap_return_6 => grp_getClustersin3x4Regi_fu_8574_ap_return_6,
        ap_return_7 => grp_getClustersin3x4Regi_fu_8574_ap_return_7,
        ap_return_8 => grp_getClustersin3x4Regi_fu_8574_ap_return_8,
        ap_return_9 => grp_getClustersin3x4Regi_fu_8574_ap_return_9,
        ap_return_10 => grp_getClustersin3x4Regi_fu_8574_ap_return_10,
        ap_return_11 => grp_getClustersin3x4Regi_fu_8574_ap_return_11,
        ap_return_12 => grp_getClustersin3x4Regi_fu_8574_ap_return_12,
        ap_return_13 => grp_getClustersin3x4Regi_fu_8574_ap_return_13,
        ap_return_14 => grp_getClustersin3x4Regi_fu_8574_ap_return_14,
        ap_return_15 => grp_getClustersin3x4Regi_fu_8574_ap_return_15,
        ap_return_16 => grp_getClustersin3x4Regi_fu_8574_ap_return_16,
        ap_return_17 => grp_getClustersin3x4Regi_fu_8574_ap_return_17,
        ap_return_18 => grp_getClustersin3x4Regi_fu_8574_ap_return_18,
        ap_return_19 => grp_getClustersin3x4Regi_fu_8574_ap_return_19,
        ap_return_20 => grp_getClustersin3x4Regi_fu_8574_ap_return_20,
        ap_return_21 => grp_getClustersin3x4Regi_fu_8574_ap_return_21,
        ap_return_22 => grp_getClustersin3x4Regi_fu_8574_ap_return_22,
        ap_return_23 => grp_getClustersin3x4Regi_fu_8574_ap_return_23,
        ap_return_24 => grp_getClustersin3x4Regi_fu_8574_ap_return_24,
        ap_return_25 => grp_getClustersin3x4Regi_fu_8574_ap_return_25,
        ap_return_26 => grp_getClustersin3x4Regi_fu_8574_ap_return_26,
        ap_return_27 => grp_getClustersin3x4Regi_fu_8574_ap_return_27,
        ap_return_28 => grp_getClustersin3x4Regi_fu_8574_ap_return_28,
        ap_return_29 => grp_getClustersin3x4Regi_fu_8574_ap_return_29,
        ap_return_30 => grp_getClustersin3x4Regi_fu_8574_ap_return_30,
        ap_return_31 => grp_getClustersin3x4Regi_fu_8574_ap_return_31,
        ap_return_32 => grp_getClustersin3x4Regi_fu_8574_ap_return_32,
        ap_return_33 => grp_getClustersin3x4Regi_fu_8574_ap_return_33,
        ap_return_34 => grp_getClustersin3x4Regi_fu_8574_ap_return_34,
        ap_return_35 => grp_getClustersin3x4Regi_fu_8574_ap_return_35,
        ap_return_36 => grp_getClustersin3x4Regi_fu_8574_ap_return_36,
        ap_return_37 => grp_getClustersin3x4Regi_fu_8574_ap_return_37,
        ap_return_38 => grp_getClustersin3x4Regi_fu_8574_ap_return_38,
        ap_return_39 => grp_getClustersin3x4Regi_fu_8574_ap_return_39,
        ap_return_40 => grp_getClustersin3x4Regi_fu_8574_ap_return_40,
        ap_return_41 => grp_getClustersin3x4Regi_fu_8574_ap_return_41,
        ap_return_42 => grp_getClustersin3x4Regi_fu_8574_ap_return_42,
        ap_return_43 => grp_getClustersin3x4Regi_fu_8574_ap_return_43,
        ap_return_44 => grp_getClustersin3x4Regi_fu_8574_ap_return_44,
        ap_return_45 => grp_getClustersin3x4Regi_fu_8574_ap_return_45,
        ap_return_46 => grp_getClustersin3x4Regi_fu_8574_ap_return_46,
        ap_return_47 => grp_getClustersin3x4Regi_fu_8574_ap_return_47,
        ap_return_48 => grp_getClustersin3x4Regi_fu_8574_ap_return_48,
        ap_return_49 => grp_getClustersin3x4Regi_fu_8574_ap_return_49,
        ap_return_50 => grp_getClustersin3x4Regi_fu_8574_ap_return_50,
        ap_return_51 => grp_getClustersin3x4Regi_fu_8574_ap_return_51,
        ap_return_52 => grp_getClustersin3x4Regi_fu_8574_ap_return_52,
        ap_return_53 => grp_getClustersin3x4Regi_fu_8574_ap_return_53,
        ap_return_54 => grp_getClustersin3x4Regi_fu_8574_ap_return_54,
        ap_return_55 => grp_getClustersin3x4Regi_fu_8574_ap_return_55,
        ap_return_56 => grp_getClustersin3x4Regi_fu_8574_ap_return_56,
        ap_return_57 => grp_getClustersin3x4Regi_fu_8574_ap_return_57,
        ap_return_58 => grp_getClustersin3x4Regi_fu_8574_ap_return_58,
        ap_return_59 => grp_getClustersin3x4Regi_fu_8574_ap_return_59,
        ap_return_60 => grp_getClustersin3x4Regi_fu_8574_ap_return_60,
        ap_return_61 => grp_getClustersin3x4Regi_fu_8574_ap_return_61,
        ap_return_62 => grp_getClustersin3x4Regi_fu_8574_ap_return_62);

    grp_bitonic8_fu_9178 : component bitonic8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bitonic8_fu_9178_ap_start,
        ap_done => grp_bitonic8_fu_9178_ap_done,
        ap_idle => grp_bitonic8_fu_9178_ap_idle,
        ap_ready => grp_bitonic8_fu_9178_ap_ready,
        ClusterDeposits_0_r => p_read3_read1_read2_reg_14275,
        ClusterDeposits_1_r => p_read2_read_read3_s_reg_14280,
        ClusterDeposits_2_r => ClusterDeposits3_0_C_reg_14305,
        ClusterDeposits_3_r => ClusterDeposits2_0_C_reg_14310,
        ClusterDeposits_4_r => p_read7_read5_Cluste_reg_14335,
        ClusterDeposits_5_r => ClusterDeposits4_0_s_reg_14340,
        ClusterDeposits_6_r => p_read5_read7_Cluste_reg_14365,
        ClusterDeposits_7_r => ClusterDeposits6_0_s_reg_14370,
        ClusterDeposits_8_r => p_read9_read8_i_reg_14395,
        ClusterDeposits_9_r => p_read8_read9_i_reg_14400,
        ClusterEta_0_read => p_read35_read33_rea_reg_14285,
        ClusterEta_1_read => p_read34_read32_rea_reg_14290,
        ClusterEta_2_read => ClusterEta34_0_Clust_reg_14315,
        ClusterEta_3_read => ClusterEta33_0_Clust_reg_14320,
        ClusterEta_4_read => p_read39_read37_Clus_reg_14345,
        ClusterEta_5_read => ClusterEta35_0_read_reg_14350,
        ClusterEta_6_read => p_read37_read39_Clus_reg_14375,
        ClusterEta_7_read => ClusterEta3743_0_re_reg_14380,
        ClusterEta_8_read => p_read41_read_i_reg_14405,
        ClusterEta_9_read => p_read40_read_i_reg_14410,
        ClusterPhi_0_read => p_read67_read65_rea_reg_14295,
        ClusterPhi_1_read => p_read66_read64_rea_reg_14300,
        ClusterPhi_2_read => ClusterPhi65_0_Clust_reg_14325,
        ClusterPhi_3_read => ClusterPhi64_0_Clust_reg_14330,
        ClusterPhi_4_read => p_read71_read69_Clus_reg_14355,
        ClusterPhi_5_read => ClusterPhi66_0_read_reg_14360,
        ClusterPhi_6_read => p_read69_read71_Clus_reg_14385,
        ClusterPhi_7_read => ClusterPhi68_0_read_reg_14390,
        ClusterPhi_8_read => p_read73_read_i_reg_14415,
        ClusterPhi_9_read => p_read72_read_i_reg_14420,
        ap_return_0 => grp_bitonic8_fu_9178_ap_return_0,
        ap_return_1 => grp_bitonic8_fu_9178_ap_return_1,
        ap_return_2 => grp_bitonic8_fu_9178_ap_return_2,
        ap_return_3 => grp_bitonic8_fu_9178_ap_return_3,
        ap_return_4 => grp_bitonic8_fu_9178_ap_return_4,
        ap_return_5 => grp_bitonic8_fu_9178_ap_return_5,
        ap_return_6 => grp_bitonic8_fu_9178_ap_return_6,
        ap_return_7 => grp_bitonic8_fu_9178_ap_return_7,
        ap_return_8 => grp_bitonic8_fu_9178_ap_return_8,
        ap_return_9 => grp_bitonic8_fu_9178_ap_return_9,
        ap_return_10 => grp_bitonic8_fu_9178_ap_return_10,
        ap_return_11 => grp_bitonic8_fu_9178_ap_return_11,
        ap_return_12 => grp_bitonic8_fu_9178_ap_return_12,
        ap_return_13 => grp_bitonic8_fu_9178_ap_return_13,
        ap_return_14 => grp_bitonic8_fu_9178_ap_return_14,
        ap_return_15 => grp_bitonic8_fu_9178_ap_return_15,
        ap_return_16 => grp_bitonic8_fu_9178_ap_return_16,
        ap_return_17 => grp_bitonic8_fu_9178_ap_return_17,
        ap_return_18 => grp_bitonic8_fu_9178_ap_return_18,
        ap_return_19 => grp_bitonic8_fu_9178_ap_return_19,
        ap_return_20 => grp_bitonic8_fu_9178_ap_return_20,
        ap_return_21 => grp_bitonic8_fu_9178_ap_return_21,
        ap_return_22 => grp_bitonic8_fu_9178_ap_return_22,
        ap_return_23 => grp_bitonic8_fu_9178_ap_return_23,
        ap_return_24 => grp_bitonic8_fu_9178_ap_return_24,
        ap_return_25 => grp_bitonic8_fu_9178_ap_return_25,
        ap_return_26 => grp_bitonic8_fu_9178_ap_return_26,
        ap_return_27 => grp_bitonic8_fu_9178_ap_return_27,
        ap_return_28 => grp_bitonic8_fu_9178_ap_return_28,
        ap_return_29 => grp_bitonic8_fu_9178_ap_return_29,
        ap_return_30 => grp_bitonic8_fu_9178_ap_return_30,
        ap_return_31 => grp_bitonic8_fu_9178_ap_return_31,
        ap_return_32 => grp_bitonic8_fu_9178_ap_return_32,
        ap_return_33 => grp_bitonic8_fu_9178_ap_return_33,
        ap_return_34 => grp_bitonic8_fu_9178_ap_return_34,
        ap_return_35 => grp_bitonic8_fu_9178_ap_return_35,
        ap_return_36 => grp_bitonic8_fu_9178_ap_return_36,
        ap_return_37 => grp_bitonic8_fu_9178_ap_return_37,
        ap_return_38 => grp_bitonic8_fu_9178_ap_return_38,
        ap_return_39 => grp_bitonic8_fu_9178_ap_return_39,
        ap_return_40 => grp_bitonic8_fu_9178_ap_return_40,
        ap_return_41 => grp_bitonic8_fu_9178_ap_return_41,
        ap_return_42 => grp_bitonic8_fu_9178_ap_return_42,
        ap_return_43 => grp_bitonic8_fu_9178_ap_return_43,
        ap_return_44 => grp_bitonic8_fu_9178_ap_return_44,
        ap_return_45 => grp_bitonic8_fu_9178_ap_return_45,
        ap_return_46 => grp_bitonic8_fu_9178_ap_return_46,
        ap_return_47 => grp_bitonic8_fu_9178_ap_return_47,
        ap_return_48 => grp_bitonic8_fu_9178_ap_return_48,
        ap_return_49 => grp_bitonic8_fu_9178_ap_return_49,
        ap_return_50 => grp_bitonic8_fu_9178_ap_return_50,
        ap_return_51 => grp_bitonic8_fu_9178_ap_return_51,
        ap_return_52 => grp_bitonic8_fu_9178_ap_return_52,
        ap_return_53 => grp_bitonic8_fu_9178_ap_return_53,
        ap_return_54 => grp_bitonic8_fu_9178_ap_return_54,
        ap_return_55 => grp_bitonic8_fu_9178_ap_return_55,
        ap_return_56 => grp_bitonic8_fu_9178_ap_return_56,
        ap_return_57 => grp_bitonic8_fu_9178_ap_return_57,
        ap_return_58 => grp_bitonic8_fu_9178_ap_return_58,
        ap_return_59 => grp_bitonic8_fu_9178_ap_return_59,
        ap_return_60 => grp_bitonic8_fu_9178_ap_return_60,
        ap_return_61 => grp_bitonic8_fu_9178_ap_return_61,
        ap_return_62 => grp_bitonic8_fu_9178_ap_return_62,
        ap_return_63 => grp_bitonic8_fu_9178_ap_return_63,
        ap_return_64 => grp_bitonic8_fu_9178_ap_return_64,
        ap_return_65 => grp_bitonic8_fu_9178_ap_return_65,
        ap_return_66 => grp_bitonic8_fu_9178_ap_return_66,
        ap_return_67 => grp_bitonic8_fu_9178_ap_return_67,
        ap_return_68 => grp_bitonic8_fu_9178_ap_return_68,
        ap_return_69 => grp_bitonic8_fu_9178_ap_return_69,
        ap_return_70 => grp_bitonic8_fu_9178_ap_return_70,
        ap_return_71 => grp_bitonic8_fu_9178_ap_return_71,
        ap_return_72 => grp_bitonic8_fu_9178_ap_return_72,
        ap_return_73 => grp_bitonic8_fu_9178_ap_return_73,
        ap_return_74 => grp_bitonic8_fu_9178_ap_return_74,
        ap_return_75 => grp_bitonic8_fu_9178_ap_return_75,
        ap_return_76 => grp_bitonic8_fu_9178_ap_return_76,
        ap_return_77 => grp_bitonic8_fu_9178_ap_return_77,
        ap_return_78 => grp_bitonic8_fu_9178_ap_return_78,
        ap_return_79 => grp_bitonic8_fu_9178_ap_return_79,
        ap_return_80 => grp_bitonic8_fu_9178_ap_return_80,
        ap_return_81 => grp_bitonic8_fu_9178_ap_return_81,
        ap_return_82 => grp_bitonic8_fu_9178_ap_return_82,
        ap_return_83 => grp_bitonic8_fu_9178_ap_return_83,
        ap_return_84 => grp_bitonic8_fu_9178_ap_return_84,
        ap_return_85 => grp_bitonic8_fu_9178_ap_return_85,
        ap_return_86 => grp_bitonic8_fu_9178_ap_return_86,
        ap_return_87 => grp_bitonic8_fu_9178_ap_return_87,
        ap_return_88 => grp_bitonic8_fu_9178_ap_return_88,
        ap_return_89 => grp_bitonic8_fu_9178_ap_return_89);

    grp_mergeClusters_fu_9212 : component mergeClusters
    port map (
        ieta1 => grp_mergeClusters_fu_9212_ieta1,
        iphi1 => grp_mergeClusters_fu_9212_iphi1,
        itet1 => grp_mergeClusters_fu_9212_itet1,
        icet1 => grp_mergeClusters_fu_9212_icet1,
        ieta2 => grp_mergeClusters_fu_9212_ieta2,
        iphi2 => grp_mergeClusters_fu_9212_iphi2,
        itet2 => grp_mergeClusters_fu_9212_itet2,
        icet2 => grp_mergeClusters_fu_9212_icet2,
        ap_return_0 => grp_mergeClusters_fu_9212_ap_return_0,
        ap_return_1 => grp_mergeClusters_fu_9212_ap_return_1,
        ap_return_2 => grp_mergeClusters_fu_9212_ap_return_2,
        ap_return_3 => grp_mergeClusters_fu_9212_ap_return_3,
        ap_return_4 => grp_mergeClusters_fu_9212_ap_return_4,
        ap_return_5 => grp_mergeClusters_fu_9212_ap_return_5,
        ap_return_6 => grp_mergeClusters_fu_9212_ap_return_6,
        ap_return_7 => grp_mergeClusters_fu_9212_ap_return_7);

    grp_mergeClusters_fu_9234 : component mergeClusters
    port map (
        ieta1 => grp_mergeClusters_fu_9234_ieta1,
        iphi1 => grp_mergeClusters_fu_9234_iphi1,
        itet1 => grp_mergeClusters_fu_9234_itet1,
        icet1 => grp_mergeClusters_fu_9234_icet1,
        ieta2 => grp_mergeClusters_fu_9234_ieta2,
        iphi2 => grp_mergeClusters_fu_9234_iphi2,
        itet2 => grp_mergeClusters_fu_9234_itet2,
        icet2 => grp_mergeClusters_fu_9234_icet2,
        ap_return_0 => grp_mergeClusters_fu_9234_ap_return_0,
        ap_return_1 => grp_mergeClusters_fu_9234_ap_return_1,
        ap_return_2 => grp_mergeClusters_fu_9234_ap_return_2,
        ap_return_3 => grp_mergeClusters_fu_9234_ap_return_3,
        ap_return_4 => grp_mergeClusters_fu_9234_ap_return_4,
        ap_return_5 => grp_mergeClusters_fu_9234_ap_return_5,
        ap_return_6 => grp_mergeClusters_fu_9234_ap_return_6,
        ap_return_7 => grp_mergeClusters_fu_9234_ap_return_7);

    grp_mergeClusters_fu_9248 : component mergeClusters
    port map (
        ieta1 => grp_mergeClusters_fu_9248_ieta1,
        iphi1 => grp_mergeClusters_fu_9248_iphi1,
        itet1 => grp_mergeClusters_fu_9248_itet1,
        icet1 => grp_mergeClusters_fu_9248_icet1,
        ieta2 => grp_mergeClusters_fu_9248_ieta2,
        iphi2 => grp_mergeClusters_fu_9248_iphi2,
        itet2 => grp_mergeClusters_fu_9248_itet2,
        icet2 => grp_mergeClusters_fu_9248_icet2,
        ap_return_0 => grp_mergeClusters_fu_9248_ap_return_0,
        ap_return_1 => grp_mergeClusters_fu_9248_ap_return_1,
        ap_return_2 => grp_mergeClusters_fu_9248_ap_return_2,
        ap_return_3 => grp_mergeClusters_fu_9248_ap_return_3,
        ap_return_4 => grp_mergeClusters_fu_9248_ap_return_4,
        ap_return_5 => grp_mergeClusters_fu_9248_ap_return_5,
        ap_return_6 => grp_mergeClusters_fu_9248_ap_return_6,
        ap_return_7 => grp_mergeClusters_fu_9248_ap_return_7);

    getClustersInCardcud_U488 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => tmp_52_fu_10064_p1,
        dout => tmp_fu_10068_p6);

    getClustersInCardcud_U489 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergePeakEta_1_0_reg_13311,
        din2 => preMergePeakEta_1_1_reg_13323,
        din3 => preMergePeakEta_1_2_reg_13339,
        din4 => preMergePeakEta_1_3_reg_13354,
        din5 => tmp_52_fu_10064_p1,
        dout => tmp_23_fu_10082_p6);

    getClustersInCardcud_U490 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergePeakPhi_1_0_reg_13445,
        din2 => preMergePeakPhi_1_1_reg_13455,
        din3 => preMergePeakPhi_1_2_reg_13471,
        din4 => preMergePeakPhi_1_3_reg_13486,
        din5 => tmp_52_fu_10064_p1,
        dout => tmp_26_fu_10092_p6);

    getClustersInCardcud_U491 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergeTowerET_1_0_reg_13567,
        din2 => preMergeTowerET_1_1_reg_13577,
        din3 => preMergeTowerET_1_2_reg_13591,
        din4 => preMergeTowerET_1_3_reg_13604,
        din5 => tmp_52_fu_10064_p1,
        dout => tmp_29_fu_10102_p6);

    getClustersInCardcud_U492 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergeClusterET_1_reg_13681,
        din2 => preMergeClusterET_1_1_reg_13691,
        din3 => preMergeClusterET_1_2_reg_13705,
        din4 => preMergeClusterET_1_3_reg_13718,
        din5 => tmp_52_fu_10064_p1,
        dout => tmp_31_fu_10112_p6);

    getClustersInCarddEe_U493 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => preMergePeakEta_0_0_reg_13278,
        din2 => preMergePeakEta_0_1_reg_13285,
        din3 => preMergePeakEta_0_2_reg_13294,
        din4 => preMergePeakEta_0_3_reg_13303,
        din5 => preMergePeakEta_1_0_reg_13311,
        din6 => preMergePeakEta_1_1_reg_13323,
        din7 => preMergePeakEta_1_2_reg_13339,
        din8 => preMergePeakEta_1_3_reg_13354,
        din9 => preMergePeakEta_2_0_reg_13367,
        din10 => preMergePeakEta_2_1_reg_13376,
        din11 => preMergePeakEta_2_2_reg_13387,
        din12 => preMergePeakEta_2_3_reg_13398,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_24_fu_10218_p3,
        dout => tmp_32_fu_10226_p26);

    getClustersInCarddEe_U494 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => preMergePeakPhi_0_0_reg_13408,
        din2 => preMergePeakPhi_0_1_reg_13415,
        din3 => preMergePeakPhi_0_2_reg_13426,
        din4 => preMergePeakPhi_0_3_reg_13437,
        din5 => preMergePeakPhi_1_0_reg_13445,
        din6 => preMergePeakPhi_1_1_reg_13455,
        din7 => preMergePeakPhi_1_2_reg_13471,
        din8 => preMergePeakPhi_1_3_reg_13486,
        din9 => preMergePeakPhi_2_0_reg_13497,
        din10 => preMergePeakPhi_2_1_reg_13504,
        din11 => preMergePeakPhi_2_2_reg_13515,
        din12 => preMergePeakPhi_2_3_reg_13526,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_24_fu_10218_p3,
        dout => tmp_33_fu_10268_p26);

    getClustersInCarddEe_U495 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => preMergeTowerET_0_0_reg_13534,
        din2 => preMergeTowerET_0_1_reg_13541,
        din3 => preMergeTowerET_0_2_reg_13550,
        din4 => preMergeTowerET_0_3_reg_13559,
        din5 => preMergeTowerET_1_0_reg_13567,
        din6 => preMergeTowerET_1_1_reg_13577,
        din7 => preMergeTowerET_1_2_reg_13591,
        din8 => preMergeTowerET_1_3_reg_13604,
        din9 => preMergeTowerET_2_0_reg_13615,
        din10 => preMergeTowerET_2_1_reg_13622,
        din11 => preMergeTowerET_2_2_reg_13631,
        din12 => preMergeTowerET_2_3_reg_13640,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_24_fu_10218_p3,
        dout => tmp_34_fu_10310_p26);

    getClustersInCarddEe_U496 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => preMergeClusterET_0_reg_13648,
        din2 => preMergeClusterET_0_1_reg_13655,
        din3 => preMergeClusterET_0_2_reg_13664,
        din4 => preMergeClusterET_0_3_reg_13673,
        din5 => preMergeClusterET_1_reg_13681,
        din6 => preMergeClusterET_1_1_reg_13691,
        din7 => preMergeClusterET_1_2_reg_13705,
        din8 => preMergeClusterET_1_3_reg_13718,
        din9 => preMergeClusterET_2_reg_13729,
        din10 => preMergeClusterET_2_1_reg_13736,
        din11 => preMergeClusterET_2_2_reg_13745,
        din12 => preMergeClusterET_2_3_reg_13754,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_24_fu_10218_p3,
        dout => tmp_35_fu_10352_p26);

    getClustersInCarddEe_U497 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => ap_const_lv16_0,
        din2 => preMergePeakEta_0_1_reg_13285,
        din3 => preMergePeakEta_0_2_reg_13294,
        din4 => preMergePeakEta_0_3_reg_13303,
        din5 => ap_const_lv16_0,
        din6 => preMergePeakEta_1_1_reg_13323,
        din7 => preMergePeakEta_1_2_reg_13339,
        din8 => preMergePeakEta_1_3_reg_13354,
        din9 => ap_const_lv16_0,
        din10 => preMergePeakEta_2_1_reg_13376,
        din11 => preMergePeakEta_2_2_reg_13387,
        din12 => preMergePeakEta_2_3_reg_13398,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_27_fu_10976_p3,
        dout => tmp_36_fu_10984_p26);

    getClustersInCarddEe_U498 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => ap_const_lv16_0,
        din2 => preMergePeakPhi_0_1_reg_13415,
        din3 => preMergePeakPhi_0_2_reg_13426,
        din4 => preMergePeakPhi_0_3_reg_13437,
        din5 => ap_const_lv16_0,
        din6 => preMergePeakPhi_1_1_reg_13455,
        din7 => preMergePeakPhi_1_2_reg_13471,
        din8 => preMergePeakPhi_1_3_reg_13486,
        din9 => ap_const_lv16_0,
        din10 => preMergePeakPhi_2_1_reg_13504,
        din11 => preMergePeakPhi_2_2_reg_13515,
        din12 => preMergePeakPhi_2_3_reg_13526,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_27_fu_10976_p3,
        dout => tmp_37_fu_11029_p26);

    getClustersInCarddEe_U499 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => ap_const_lv16_0,
        din2 => preMergeTowerET_0_1_reg_13541,
        din3 => preMergeTowerET_0_2_reg_13550,
        din4 => preMergeTowerET_0_3_reg_13559,
        din5 => ap_const_lv16_0,
        din6 => preMergeTowerET_1_1_reg_13577,
        din7 => preMergeTowerET_1_2_reg_13591,
        din8 => preMergeTowerET_1_3_reg_13604,
        din9 => ap_const_lv16_0,
        din10 => preMergeTowerET_2_1_reg_13622,
        din11 => preMergeTowerET_2_2_reg_13631,
        din12 => preMergeTowerET_2_3_reg_13640,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_27_fu_10976_p3,
        dout => tmp_38_fu_11074_p26);

    getClustersInCarddEe_U500 : component getClustersInCarddEe
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din1 => ap_const_lv16_0,
        din2 => preMergeClusterET_0_1_reg_13655,
        din3 => preMergeClusterET_0_2_reg_13664,
        din4 => preMergeClusterET_0_3_reg_13673,
        din5 => ap_const_lv16_0,
        din6 => preMergeClusterET_1_1_reg_13691,
        din7 => preMergeClusterET_1_2_reg_13705,
        din8 => preMergeClusterET_1_3_reg_13718,
        din9 => ap_const_lv16_0,
        din10 => preMergeClusterET_2_1_reg_13736,
        din11 => preMergeClusterET_2_2_reg_13745,
        din12 => preMergeClusterET_2_3_reg_13754,
        din13 => ap_const_lv16_0,
        din14 => ap_const_lv16_0,
        din15 => ap_const_lv16_0,
        din16 => ap_const_lv16_0,
        din17 => ap_const_lv16_0,
        din18 => ap_const_lv16_0,
        din19 => ap_const_lv16_0,
        din20 => ap_const_lv16_0,
        din21 => ap_const_lv16_0,
        din22 => ap_const_lv16_0,
        din23 => ap_const_lv16_0,
        din24 => ap_const_lv16_0,
        din25 => tmp_27_fu_10976_p3,
        dout => tmp_39_fu_11119_p26);

    getClustersInCardcud_U501 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakEta_addr4_ret_1_1_reg_14500,
        din2 => peakEta_addr_16_ret_s_reg_14539,
        din3 => peakEta_addr4_ret_1_1_reg_14500,
        din4 => peakEta_addr4_ret_1_1_reg_14500,
        din5 => tmp_55_reg_14174,
        dout => peakEta_1_1_new_s_fu_11243_p6);

    getClustersInCardcud_U502 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakPhi_addr9_ret_1_1_reg_14510,
        din2 => peakPhi_addr_111_ret_reg_14549,
        din3 => peakPhi_addr9_ret_1_1_reg_14510,
        din4 => peakPhi_addr9_ret_1_1_reg_14510,
        din5 => tmp_55_reg_14174,
        dout => peakPhi_1_1_new_s_fu_11252_p6);

    getClustersInCardcud_U503 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => towerET_addr14_ret_1_1_reg_14520,
        din2 => towerET_addr_116_ret_reg_14559,
        din3 => towerET_addr14_ret_1_1_reg_14520,
        din4 => towerET_addr14_ret_1_1_reg_14520,
        din5 => tmp_55_reg_14174,
        dout => towerET_1_1_new_s_fu_11261_p6);

    getClustersInCardcud_U504 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_const_lv16_0,
        din2 => ap_const_lv16_0,
        din3 => ap_const_lv16_0,
        din4 => ap_const_lv16_0,
        din5 => tmp_61_fu_11324_p1,
        dout => tmp_40_fu_11328_p6);

    getClustersInCardcud_U505 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergePeakEta_1_0_reg_13311,
        din2 => preMergePeakEta_1_1_reg_13323,
        din3 => preMergePeakEta_1_2_reg_13339,
        din4 => preMergePeakEta_1_3_reg_13354,
        din5 => tmp_61_fu_11324_p1,
        dout => tmp_41_fu_11342_p6);

    getClustersInCardcud_U506 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergePeakPhi_1_0_reg_13445,
        din2 => preMergePeakPhi_1_1_reg_13455,
        din3 => preMergePeakPhi_1_2_reg_13471,
        din4 => preMergePeakPhi_1_3_reg_13486,
        din5 => tmp_61_fu_11324_p1,
        dout => tmp_42_fu_11380_p6);

    getClustersInCardcud_U507 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergeTowerET_1_0_reg_13567,
        din2 => preMergeTowerET_1_1_reg_13577,
        din3 => preMergeTowerET_1_2_reg_13591,
        din4 => preMergeTowerET_1_3_reg_13604,
        din5 => tmp_61_fu_11324_p1,
        dout => tmp_43_fu_11406_p6);

    getClustersInCardcud_U508 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => preMergeClusterET_1_reg_13681,
        din2 => preMergeClusterET_1_1_reg_13691,
        din3 => preMergeClusterET_1_2_reg_13705,
        din4 => preMergeClusterET_1_3_reg_13718,
        din5 => tmp_61_fu_11324_p1,
        dout => tmp_44_fu_11432_p6);

    getClustersInCardcud_U509 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548,
        din2 => ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548,
        din3 => ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548,
        din4 => peakEta_addr_16_ret_s_reg_14539,
        din5 => tmp_55_reg_14174,
        dout => peakEta_0_3_new_9_fu_11692_p6);

    getClustersInCardcud_U510 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakEta_0_2_new_reg_6464,
        din2 => peakEta_0_2_new_reg_6464,
        din3 => peakEta_addr_16_ret_s_reg_14539,
        din4 => peakEta_0_2_new_reg_6464,
        din5 => tmp_55_reg_14174,
        dout => peakEta_0_2_new_7_fu_11704_p6);

    getClustersInCardcud_U511 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504,
        din2 => peakEta_addr_16_ret_s_reg_14539,
        din3 => ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504,
        din4 => ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504,
        din5 => tmp_55_reg_14174,
        dout => peakEta_0_1_new_s_fu_11716_p6);

    getClustersInCardcud_U512 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakEta_addr_16_ret_s_reg_14539,
        din2 => peakEta_0_0_new_reg_6344,
        din3 => peakEta_0_0_new_reg_6344,
        din4 => peakEta_0_0_new_reg_6344,
        din5 => tmp_55_reg_14174,
        dout => peakEta_0_0_new_3_fu_11728_p6);

    getClustersInCardcud_U513 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakEta_addr_16_ret_s_reg_14539,
        din2 => ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581,
        din3 => ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581,
        din4 => ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581,
        din5 => tmp_55_reg_14174,
        dout => peakEta_1_0_new_5_fu_11740_p6);

    getClustersInCardcud_U514 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559,
        din2 => ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559,
        din3 => ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559,
        din4 => peakPhi_addr_111_ret_reg_14549,
        din5 => tmp_55_reg_14174,
        dout => peakPhi_0_3_new_9_fu_11789_p6);

    getClustersInCardcud_U515 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakPhi_0_2_new_reg_6474,
        din2 => peakPhi_0_2_new_reg_6474,
        din3 => peakPhi_addr_111_ret_reg_14549,
        din4 => peakPhi_0_2_new_reg_6474,
        din5 => tmp_55_reg_14174,
        dout => peakPhi_0_2_new_9_fu_11801_p6);

    getClustersInCardcud_U516 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515,
        din2 => peakPhi_addr_111_ret_reg_14549,
        din3 => ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515,
        din4 => ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515,
        din5 => tmp_55_reg_14174,
        dout => peakPhi_0_1_new_7_fu_11813_p6);

    getClustersInCardcud_U517 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakPhi_addr_111_ret_reg_14549,
        din2 => peakPhi_0_0_new_reg_6354,
        din3 => peakPhi_0_0_new_reg_6354,
        din4 => peakPhi_0_0_new_reg_6354,
        din5 => tmp_55_reg_14174,
        dout => peakPhi_0_0_new_3_fu_11825_p6);

    getClustersInCardcud_U518 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakPhi_addr_111_ret_reg_14549,
        din2 => ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591,
        din3 => ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591,
        din4 => ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591,
        din5 => tmp_55_reg_14174,
        dout => peakPhi_1_0_new_6_fu_11837_p6);

    getClustersInCardcud_U519 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570,
        din2 => ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570,
        din3 => ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570,
        din4 => towerET_addr_116_ret_reg_14559,
        din5 => tmp_55_reg_14174,
        dout => towerET_0_3_new_9_fu_11881_p6);

    getClustersInCardcud_U520 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => towerET_0_2_new_reg_6484,
        din2 => towerET_0_2_new_reg_6484,
        din3 => towerET_addr_116_ret_reg_14559,
        din4 => towerET_0_2_new_reg_6484,
        din5 => tmp_55_reg_14174,
        dout => towerET_0_2_new_7_fu_11893_p6);

    getClustersInCardcud_U521 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526,
        din2 => towerET_addr_116_ret_reg_14559,
        din3 => ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526,
        din4 => ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526,
        din5 => tmp_55_reg_14174,
        dout => towerET_0_1_new_s_fu_11905_p6);

    getClustersInCardcud_U522 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => towerET_addr_116_ret_reg_14559,
        din2 => towerET_0_0_new_reg_6364,
        din3 => towerET_0_0_new_reg_6364,
        din4 => towerET_0_0_new_reg_6364,
        din5 => tmp_55_reg_14174,
        dout => towerET_0_0_new_3_fu_11917_p6);

    getClustersInCardcud_U523 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => towerET_addr_116_ret_reg_14559,
        din2 => ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601,
        din3 => ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601,
        din4 => ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601,
        din5 => tmp_55_reg_14174,
        dout => towerET_1_0_new_5_fu_11929_p6);

    getClustersInCardcud_U524 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_addr_121_r_1_reg_14569,
        din2 => ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611,
        din3 => ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611,
        din4 => ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611,
        din5 => tmp_55_reg_14174,
        dout => clusterET_1_0_new_6_fu_11973_p6);

    getClustersInCardcud_U525 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_addr19_ret_6_reg_14530,
        din2 => clusterET_addr_121_r_1_reg_14569,
        din3 => clusterET_addr19_ret_6_reg_14530,
        din4 => clusterET_addr19_ret_6_reg_14530,
        din5 => tmp_55_reg_14174,
        dout => clusterET_1_1_new_s_fu_11985_p6);

    getClustersInCardcud_U526 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_0_3_new_reg_6414,
        din2 => clusterET_0_3_new_reg_6414,
        din3 => clusterET_0_3_new_reg_6414,
        din4 => clusterET_addr_121_r_1_reg_14569,
        din5 => tmp_55_reg_14174,
        dout => clusterET_0_3_new_2_fu_11994_p6);

    getClustersInCardcud_U527 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_0_2_new_reg_6494,
        din2 => clusterET_0_2_new_reg_6494,
        din3 => clusterET_addr_121_r_1_reg_14569,
        din4 => clusterET_0_2_new_reg_6494,
        din5 => tmp_55_reg_14174,
        dout => clusterET_0_2_new_9_fu_12006_p6);

    getClustersInCardcud_U528 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537,
        din2 => clusterET_addr_121_r_1_reg_14569,
        din3 => ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537,
        din4 => ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537,
        din5 => tmp_55_reg_14174,
        dout => clusterET_0_1_new_2_fu_12018_p6);

    getClustersInCardcud_U529 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_addr_121_r_1_reg_14569,
        din2 => clusterET_0_0_new_reg_6374,
        din3 => clusterET_0_0_new_reg_6374,
        din4 => clusterET_0_0_new_reg_6374,
        din5 => tmp_55_reg_14174,
        dout => clusterET_0_0_new_3_fu_12030_p6);

    getClustersInCardcud_U530 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381,
        din2 => ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381,
        din3 => ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381,
        din4 => peakEta_addr_16_ret_3_reg_14936,
        din5 => tmp_61_reg_14775,
        dout => peakEta_1_3_new_1_fu_12261_p6);

    getClustersInCardcud_U531 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakEta_1_2_new_reg_7083,
        din2 => peakEta_1_2_new_reg_7083,
        din3 => peakEta_addr_16_ret_3_reg_14936,
        din4 => peakEta_1_2_new_reg_7083,
        din5 => tmp_61_reg_14775,
        dout => peakEta_1_2_new_s_fu_12273_p6);

    getClustersInCardcud_U532 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakEta_addr_16_ret_3_reg_14936,
        din2 => peakEta_1_0_new_reg_6581,
        din3 => peakEta_1_0_new_reg_6581,
        din4 => peakEta_1_0_new_reg_6581,
        din5 => tmp_61_reg_14775,
        dout => peakEta_1_0_new_6_fu_12285_p6);

    getClustersInCardcud_U533 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337,
        din2 => peakEta_addr_16_ret_3_reg_14936,
        din3 => ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337,
        din4 => ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337,
        din5 => tmp_61_reg_14775,
        dout => peakEta_1_1_new_2_fu_12297_p6);

    getClustersInCardcud_U534 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392,
        din2 => ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392,
        din3 => ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392,
        din4 => peakPhi_addr_111_ret_5_reg_14944,
        din5 => tmp_61_reg_14775,
        dout => peakPhi_1_3_new_1_fu_12337_p6);

    getClustersInCardcud_U535 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakPhi_1_2_new_reg_7097,
        din2 => peakPhi_1_2_new_reg_7097,
        din3 => peakPhi_addr_111_ret_5_reg_14944,
        din4 => peakPhi_1_2_new_reg_7097,
        din5 => tmp_61_reg_14775,
        dout => peakPhi_1_2_new_s_fu_12349_p6);

    getClustersInCardcud_U536 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => peakPhi_addr_111_ret_5_reg_14944,
        din2 => peakPhi_1_0_new_reg_6591,
        din3 => peakPhi_1_0_new_reg_6591,
        din4 => peakPhi_1_0_new_reg_6591,
        din5 => tmp_61_reg_14775,
        dout => peakPhi_1_0_new_5_fu_12361_p6);

    getClustersInCardcud_U537 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348,
        din2 => peakPhi_addr_111_ret_5_reg_14944,
        din3 => ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348,
        din4 => ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348,
        din5 => tmp_61_reg_14775,
        dout => peakPhi_1_1_new_2_fu_12373_p6);

    getClustersInCardcud_U538 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403,
        din2 => ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403,
        din3 => ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403,
        din4 => towerET_addr_116_ret_5_reg_14952,
        din5 => tmp_61_reg_14775,
        dout => towerET_1_3_new_1_fu_12413_p6);

    getClustersInCardcud_U539 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => towerET_1_2_new_reg_7111,
        din2 => towerET_1_2_new_reg_7111,
        din3 => towerET_addr_116_ret_5_reg_14952,
        din4 => towerET_1_2_new_reg_7111,
        din5 => tmp_61_reg_14775,
        dout => towerET_1_2_new_s_fu_12425_p6);

    getClustersInCardcud_U540 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => towerET_addr_116_ret_5_reg_14952,
        din2 => towerET_1_0_new_reg_6601,
        din3 => towerET_1_0_new_reg_6601,
        din4 => towerET_1_0_new_reg_6601,
        din5 => tmp_61_reg_14775,
        dout => towerET_1_0_new_6_fu_12437_p6);

    getClustersInCardcud_U541 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359,
        din2 => towerET_addr_116_ret_5_reg_14952,
        din3 => ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359,
        din4 => ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359,
        din5 => tmp_61_reg_14775,
        dout => towerET_1_1_new_2_fu_12449_p6);

    getClustersInCardcud_U542 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_1_3_new_reg_7323,
        din2 => clusterET_1_3_new_reg_7323,
        din3 => clusterET_1_3_new_reg_7323,
        din4 => clusterET_addr_121_r_5_reg_14960,
        din5 => tmp_61_reg_14775,
        dout => clusterET_1_3_new_3_fu_12489_p6);

    getClustersInCardcud_U543 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_1_2_new_1_reg_7264,
        din2 => clusterET_1_2_new_1_reg_7264,
        din3 => clusterET_addr_121_r_5_reg_14960,
        din4 => clusterET_1_2_new_1_reg_7264,
        din5 => tmp_61_reg_14775,
        dout => clusterET_1_2_new_2_fu_12501_p6);

    getClustersInCardcud_U544 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => clusterET_addr_121_r_5_reg_14960,
        din2 => clusterET_1_0_new_1_reg_6925,
        din3 => clusterET_1_0_new_1_reg_6925,
        din4 => clusterET_1_0_new_1_reg_6925,
        din5 => tmp_61_reg_14775,
        dout => clusterET_1_0_new_5_fu_12513_p6);

    getClustersInCardcud_U545 : component getClustersInCardcud
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 2,
        dout_WIDTH => 16)
    port map (
        din1 => ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370,
        din2 => clusterET_addr_121_r_5_reg_14960,
        din3 => ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370,
        din4 => ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370,
        din5 => tmp_61_reg_14775,
        dout => clusterET_1_1_new_5_fu_12525_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_preg <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_enable_reg_pp0_iter0_preg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_logic_1 = ap_enable_reg_pp0_iter3)))) then 
                    ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
                elsif ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_grp_bitonic8_fu_9178_ap_start_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_reg_grp_bitonic8_fu_9178_ap_start <= ap_const_logic_0;
            else
                if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then 
                    ap_reg_grp_bitonic8_fu_9178_ap_start <= ap_const_logic_1;
                elsif ((ap_const_logic_1 = grp_bitonic8_fu_9178_ap_ready)) then 
                    ap_reg_grp_bitonic8_fu_9178_ap_start <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_1_reg_6666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_1_reg_6666 <= clusterET_0_0_new_3_fu_12030_p6;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_1_reg_6666 <= clusterET_0_0_new_reg_6374;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_1_reg_6666 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_0_new_1_reg_6666;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_reg_6374_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_0_demorga_reg_14079))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_reg_6374 <= reg_9348;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_reg_6374 <= preMergeClusterET_0_reg_13648;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_reg_6374 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_0_new_reg_6374;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537 <= clusterET_addr_121_r_8_fu_11618_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_1_reg_6537;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728 <= clusterET_0_1_new_2_fu_12018_p6;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_1_reg_6537;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_3_reg_6728;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_5_reg_6987_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_5_reg_6987 <= clusterET_0_1_new_4_fu_12137_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_5_reg_6987 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_5_reg_6987 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_5_reg_6987;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = demorgan_fu_9945_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454 <= preMergeClusterET_0_1_reg_13655;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454 <= clusterET_addr19_ret_3_reg_14440;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_reg_6454;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_1_reg_6846_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_1_reg_6846 <= clusterET_0_2_new_9_fu_12006_p6;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_1_reg_6846 <= clusterET_0_2_new_reg_6494;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_1_reg_6846 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_2_new_1_reg_6846;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_reg_6494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_2_demorga_fu_10058_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_reg_6494 <= preMergeClusterET_0_2_reg_13664;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_reg_6494 <= clusterET_addr19_ret_4_reg_14460;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_reg_6494 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_2_new_reg_6494;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908 <= clusterET_0_3_new_2_fu_11994_p6;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908 <= clusterET_0_3_new_reg_6414;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_3_reg_6908;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_5_reg_7066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_5_reg_7066 <= clusterET_0_3_new_4_fu_12143_p3;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_5_reg_7066 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_5_reg_7066 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_5_reg_7066;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_reg_6414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_3_demorga_reg_14131))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_reg_6414 <= clusterET_addr19_ret_5_reg_14150;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_reg_6414 <= preMergeClusterET_0_3_reg_13673;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_reg_6414 <= ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_reg_6414;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_1_reg_6925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_1_reg_6925 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_1_reg_6925 <= clusterET_1_0_new_6_fu_11973_p6;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_1_reg_6925 <= ap_phi_precharge_reg_pp0_iter2_clusterET_1_0_new_1_reg_6925;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611 <= reg_9348;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611 <= preMergeClusterET_1_reg_13681;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_reg_6611 <= ap_phi_precharge_reg_pp0_iter2_clusterET_1_0_new_reg_6611;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004 <= clusterET_1_1_new_1_fu_12131_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004 <= ap_phi_precharge_reg_pp0_iter2_clusterET_1_1_new_2_reg_7004;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787 <= preMergeClusterET_1_1_reg_13691;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787 <= clusterET_addr19_ret_6_reg_14530;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787 <= clusterET_1_1_new_s_fu_11985_p6;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787 <= ap_phi_precharge_reg_pp0_iter2_clusterET_1_1_new_reg_6787;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_reg_7125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_reg_7125 <= preMergeClusterET_1_2_reg_13705;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_reg_7125 <= clusterET_addr19_ret_7_reg_14698;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_reg_7125 <= ap_phi_precharge_reg_pp0_iter2_clusterET_1_2_new_reg_7125;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_1_reg_6621_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_1_reg_6621 <= peakEta_0_0_new_reg_6344;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_1_reg_6621 <= peakEta_0_0_new_2_fu_11757_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_1_reg_6621 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_0_new_1_reg_6621;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_reg_6344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_0_demorga_reg_14079))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_reg_6344 <= reg_9330;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_reg_6344 <= preMergePeakEta_0_0_reg_13278;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_reg_6344 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_0_new_reg_6344;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504 <= peakEta_0_1_new_2_fu_11567_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_1_reg_6504;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683 <= peakEta_0_1_new_4_fu_11765_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_3_reg_6683;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_5_reg_6942_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_5_reg_6942 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_5_reg_6942 <= peakEta_0_1_new_6_fu_12059_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_5_reg_6942 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_5_reg_6942;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = demorgan_fu_9945_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424 <= preMergePeakEta_0_1_reg_13285;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424 <= peakEta_addr4_ret_0_1_reg_14425;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_reg_6424;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801 <= peakEta_0_2_new_reg_6464;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801 <= peakEta_0_2_new_2_fu_11773_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_2_new_1_reg_6801;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_reg_6464_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_2_demorga_fu_10058_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_reg_6464 <= preMergePeakEta_0_2_reg_13294;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_reg_6464 <= peakEta_addr4_ret_0_2_reg_14445;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_reg_6464 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_2_new_reg_6464;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548 <= peakEta_0_3_new_2_fu_11574_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548 <= peakEta_0_3_new_reg_6384;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_1_reg_6548;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863 <= peakEta_0_3_new_4_fu_11781_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_3_reg_6863;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021 <= peakEta_0_3_new_6_fu_12067_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_5_reg_7021;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_reg_6384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_3_demorga_reg_14131))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_reg_6384 <= peakEta_addr4_ret_0_3_reg_14135;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_reg_6384 <= preMergePeakEta_0_3_reg_13303;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_reg_6384 <= ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_reg_6384;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581 <= reg_9330;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581 <= preMergePeakEta_1_0_reg_13311;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581 <= ap_phi_precharge_reg_pp0_iter2_peakEta_1_0_new_reg_6581;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_reg_6745_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_reg_6745 <= preMergePeakEta_1_1_reg_13323;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_reg_6745 <= peakEta_addr4_ret_1_1_reg_14500;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_reg_6745 <= ap_phi_precharge_reg_pp0_iter2_peakEta_1_1_new_reg_6745;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_reg_7083_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_reg_7083 <= preMergePeakEta_1_2_reg_13339;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_reg_7083 <= peakEta_addr4_ret_1_2_reg_14677;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_reg_7083 <= ap_phi_precharge_reg_pp0_iter2_peakEta_1_2_new_reg_7083;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_1_reg_6636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_1_reg_6636 <= peakPhi_0_0_new_reg_6354;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_1_reg_6636 <= peakPhi_0_0_new_2_fu_11849_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_1_reg_6636 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_0_new_1_reg_6636;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_reg_6354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_0_demorga_reg_14079))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_reg_6354 <= reg_9336;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_reg_6354 <= preMergePeakPhi_0_0_reg_13408;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_reg_6354 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_0_new_reg_6354;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515 <= peakPhi_0_1_new_2_fu_11584_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_1_reg_6515;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698 <= peakPhi_0_1_new_4_fu_11857_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_3_reg_6698;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_5_reg_6957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_5_reg_6957 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_5_reg_6957 <= peakPhi_0_1_new_6_fu_12087_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_5_reg_6957 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_5_reg_6957;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = demorgan_fu_9945_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434 <= preMergePeakPhi_0_1_reg_13415;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434 <= peakPhi_addr9_ret_0_1_reg_14430;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_reg_6434;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816 <= peakPhi_0_2_new_reg_6474;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816 <= peakPhi_0_2_new_2_fu_11865_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_2_new_1_reg_6816;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_reg_6474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_2_demorga_fu_10058_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_reg_6474 <= preMergePeakPhi_0_2_reg_13426;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_reg_6474 <= peakPhi_addr9_ret_0_2_reg_14450;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_reg_6474 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_2_new_reg_6474;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559 <= peakPhi_0_3_new_2_fu_11591_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559 <= peakPhi_0_3_new_reg_6394;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_1_reg_6559;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878 <= peakPhi_0_3_new_4_fu_11873_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_3_reg_6878;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036 <= peakPhi_0_3_new_6_fu_12095_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_5_reg_7036;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_reg_6394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_3_demorga_reg_14131))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_reg_6394 <= peakPhi_addr9_ret_0_3_reg_14140;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_reg_6394 <= preMergePeakPhi_0_3_reg_13437;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_reg_6394 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_reg_6394;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591 <= reg_9336;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591 <= preMergePeakPhi_1_0_reg_13445;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_1_0_new_reg_6591;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_reg_6759_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_reg_6759 <= preMergePeakPhi_1_1_reg_13455;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_reg_6759 <= peakPhi_addr9_ret_1_1_reg_14510;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_reg_6759 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_1_1_new_reg_6759;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_reg_7097_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_reg_7097 <= preMergePeakPhi_1_2_reg_13471;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_reg_7097 <= peakPhi_addr9_ret_1_2_reg_14684;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_reg_7097 <= ap_phi_precharge_reg_pp0_iter2_peakPhi_1_2_new_reg_7097;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_1_reg_6651_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_1_reg_6651 <= towerET_0_0_new_reg_6364;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_1_reg_6651 <= towerET_0_0_new_2_fu_11941_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_1_reg_6651 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_0_new_1_reg_6651;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_reg_6364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_0_demorga_reg_14079))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_reg_6364 <= reg_9342;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_reg_6364 <= preMergeTowerET_0_0_reg_13534;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_reg_6364 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_0_new_reg_6364;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526 <= towerET_0_1_new_2_fu_11601_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_1_reg_6526;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713 <= towerET_0_1_new_4_fu_11949_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_3_reg_6713;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_5_reg_6972_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_5_reg_6972 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_5_reg_6972 <= towerET_0_1_new_6_fu_12115_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_5_reg_6972 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_5_reg_6972;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = demorgan_fu_9945_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444 <= preMergeTowerET_0_1_reg_13541;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444 <= towerET_addr14_ret_0_1_reg_14435;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_reg_6444;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831 <= towerET_0_2_new_reg_6484;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831 <= towerET_0_2_new_2_fu_11957_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_2_new_1_reg_6831;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_reg_6484_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_2_demorga_fu_10058_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_reg_6484 <= preMergeTowerET_0_2_reg_13550;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_reg_6484 <= towerET_addr14_ret_0_2_reg_14455;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_reg_6484 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_2_new_reg_6484;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570 <= towerET_0_3_new_2_fu_11608_p3;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570 <= towerET_0_3_new_reg_6404;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_1_reg_6570;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893 <= towerET_0_3_new_4_fu_11965_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_3_reg_6893;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051 <= towerET_0_3_new_6_fu_12123_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_5_reg_7051;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_reg_6404_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_3_demorga_reg_14131))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_reg_6404 <= towerET_addr14_ret_0_3_reg_14145;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and not((ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_reg_6404 <= preMergeTowerET_0_3_reg_13559;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_reg_6404 <= ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_reg_6404;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601 <= reg_9342;
            elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and not((ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601 <= preMergeTowerET_1_0_reg_13567;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601 <= ap_phi_precharge_reg_pp0_iter2_towerET_1_0_new_reg_6601;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_reg_6773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and not((ap_const_lv1_0 = tmp_54_reg_14170)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_reg_6773 <= preMergeTowerET_1_1_reg_13577;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and (nEta_1_1_1_reg_14165 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = tmp_54_reg_14170) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_1)) and not((nEta_1_1_1_reg_14165 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_reg_6773 <= towerET_addr14_ret_1_1_reg_14520;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_reg_6773 <= ap_phi_precharge_reg_pp0_iter2_towerET_1_1_new_reg_6773;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_reg_7111_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and not((ap_const_lv1_0 = tmp_56_reg_14584)))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_reg_7111 <= preMergeTowerET_1_2_reg_13591;
            elsif ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_1)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and (nEta_1_1_2_reg_14579 = ap_const_lv3_0)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = tmp_56_reg_14584) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_1)) and not((nEta_1_1_2_reg_14579 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_reg_7111 <= towerET_addr14_ret_1_2_reg_14691;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2))) then 
                ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_reg_7111 <= ap_phi_precharge_reg_pp0_iter2_towerET_1_2_new_reg_7111;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_0_2_new_3_reg_7184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_0_2_new_3_reg_7184 <= clusterET_addr_121_r_3_reg_14765;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_0_2_new_3_reg_7184 <= clusterET_0_2_new_1_reg_6846;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_0_2_new_3_reg_7184 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_3_reg_7184;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_0_3_new_7_reg_7246_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_0_3_new_7_reg_7246 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_5_reg_7066;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_0_3_new_7_reg_7246 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_7_reg_7246;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_0_new_3_reg_7542_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_0_new_3_reg_7542 <= clusterET_1_0_new_5_fu_12513_p6;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_0_new_3_reg_7542 <= clusterET_1_0_new_1_reg_6925;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_0_new_3_reg_7542 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_3_reg_7542;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370 <= clusterET_addr_121_r_9_reg_15287;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370 <= clusterET_1_1_new_2_reg_7004;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_4_reg_7370;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490 <= clusterET_1_1_new_5_fu_12525_p6;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_4_reg_7370;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_6_reg_7490;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_1_reg_7264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_1_reg_7264 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_reg_7125;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_1_reg_7264 <= clusterET_addr_121_r_3_reg_14765;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_1_reg_7264 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_1_reg_7264;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592 <= clusterET_1_2_new_2_fu_12501_p6;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592 <= clusterET_1_2_new_1_reg_7264;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_3_reg_7592;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641 <= clusterET_1_3_new_3_fu_12489_p6;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641 <= clusterET_1_3_new_reg_7323;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_4_reg_7641;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_reg_7323_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_reg_7323 <= ap_pipeline_reg_pp0_iter3_preMergeClusterET_1_3_reg_13718;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_reg_7323 <= clusterET_addr19_ret_8_reg_14758;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_reg_7323 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_reg_7323;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_2_0_new_reg_7444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_0_new_reg_7444 <= ap_pipeline_reg_pp0_iter3_clusterET_addr19_ret_2_reg_14270;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_0_new_reg_7444 <= ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_reg_13729;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_0_new_reg_7444 <= ap_phi_precharge_reg_pp0_iter3_clusterET_2_0_new_reg_7444;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_clusterET_2_1_new_reg_7690_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_1_new_reg_7690 <= clusterET_addr19_ret_9_reg_14930;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_1_new_reg_7690 <= ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_1_reg_13736;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_1_new_reg_7690 <= ap_phi_precharge_reg_pp0_iter3_clusterET_2_1_new_reg_7690;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_0_2_new_3_reg_7139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_0_2_new_3_reg_7139 <= peakEta_0_2_new_1_reg_6801;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_0_2_new_3_reg_7139 <= peakEta_0_2_new_4_reg_15230;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_0_2_new_3_reg_7139 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_3_reg_7139;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_0_3_new_7_reg_7201_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_0_3_new_7_reg_7201 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_0_3_new_7_reg_7201 <= peakEta_0_3_new_8_fu_12179_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_0_3_new_7_reg_7201 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_7_reg_7201;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_0_new_3_reg_7503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_0_new_3_reg_7503 <= peakEta_1_0_new_4_fu_12316_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_0_new_3_reg_7503 <= peakEta_1_0_new_reg_6581;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_0_new_3_reg_7503 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_3_reg_7503;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337 <= peakEta_1_1_new_5_reg_15272;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337 <= peakEta_1_1_new_reg_6745;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_4_reg_7337;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454 <= peakEta_1_1_new_7_fu_12309_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_6_reg_7454;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556 <= peakEta_1_2_new_4_fu_12323_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556 <= peakEta_1_2_new_reg_7083;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_3_reg_7556;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381 <= peakEta_1_3_new_3_fu_12240_p3;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_2_reg_7381;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605 <= peakEta_1_3_new_5_fu_12330_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_4_reg_7605;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281 <= ap_pipeline_reg_pp0_iter3_preMergePeakEta_1_3_reg_13354;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281 <= peakEta_addr4_ret_1_3_reg_14737;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_reg_7281;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_2_0_new_reg_7414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_0_new_reg_7414 <= ap_pipeline_reg_pp0_iter3_peakEta_addr4_ret_2_reg_14255;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_0_new_reg_7414 <= ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_0_reg_13367;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_0_new_reg_7414 <= ap_phi_precharge_reg_pp0_iter3_peakEta_2_0_new_reg_7414;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakEta_2_1_new_reg_7654_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_1_new_reg_7654 <= peakEta_addr4_ret_2_1_reg_14912;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_1_new_reg_7654 <= ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_1_reg_13376;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_1_new_reg_7654 <= ap_phi_precharge_reg_pp0_iter3_peakEta_2_1_new_reg_7654;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_0_2_new_3_reg_7154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_0_2_new_3_reg_7154 <= peakPhi_0_2_new_1_reg_6816;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_0_2_new_3_reg_7154 <= peakPhi_0_2_new_4_reg_15237;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_0_2_new_3_reg_7154 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_3_reg_7154;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_0_3_new_7_reg_7216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_0_3_new_7_reg_7216 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_0_3_new_7_reg_7216 <= peakPhi_0_3_new_8_fu_12186_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_0_3_new_7_reg_7216 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_7_reg_7216;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_0_new_3_reg_7516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_0_new_3_reg_7516 <= peakPhi_1_0_new_4_fu_12392_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_0_new_3_reg_7516 <= peakPhi_1_0_new_reg_6591;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_0_new_3_reg_7516 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_3_reg_7516;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348 <= peakPhi_1_1_new_5_reg_15277;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348 <= peakPhi_1_1_new_reg_6759;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_4_reg_7348;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466 <= peakPhi_1_1_new_7_fu_12385_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_6_reg_7466;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568 <= peakPhi_1_2_new_4_fu_12399_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568 <= peakPhi_1_2_new_reg_7097;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_3_reg_7568;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392 <= peakPhi_1_3_new_3_fu_12247_p3;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_2_reg_7392;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617 <= peakPhi_1_3_new_5_fu_12406_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_4_reg_7617;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295 <= ap_pipeline_reg_pp0_iter3_preMergePeakPhi_1_3_reg_13486;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295 <= peakPhi_addr9_ret_1_3_reg_14744;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_reg_7295;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_2_0_new_reg_7424_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_0_new_reg_7424 <= ap_pipeline_reg_pp0_iter3_peakPhi_addr9_ret_2_reg_14260;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_0_new_reg_7424 <= ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_0_reg_13497;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_0_new_reg_7424 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_2_0_new_reg_7424;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_peakPhi_2_1_new_reg_7666_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_1_new_reg_7666 <= peakPhi_addr9_ret_2_1_reg_14918;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_1_new_reg_7666 <= ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_1_reg_13504;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_1_new_reg_7666 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_2_1_new_reg_7666;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_0_2_new_3_reg_7169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_0_2_new_3_reg_7169 <= towerET_0_2_new_1_reg_6831;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_0_2_new_3_reg_7169 <= towerET_0_2_new_4_reg_15244;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_0_2_new_3_reg_7169 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_3_reg_7169;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_0_3_new_7_reg_7231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_0_3_new_7_reg_7231 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_0_3_new_7_reg_7231 <= towerET_0_3_new_8_fu_12193_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_0_3_new_7_reg_7231 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_7_reg_7231;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_0_new_3_reg_7529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_0_new_3_reg_7529 <= towerET_1_0_new_4_fu_12468_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_0_new_3_reg_7529 <= towerET_1_0_new_reg_6601;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_0_new_3_reg_7529 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_3_reg_7529;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359 <= towerET_1_1_new_5_reg_15282;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359 <= towerET_1_1_new_reg_6773;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_4_reg_7359;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478 <= towerET_1_1_new_7_fu_12461_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_6_reg_7478;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580 <= towerET_1_2_new_4_fu_12475_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580 <= towerET_1_2_new_reg_7111;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_3_reg_7580;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403 <= towerET_1_3_new_3_fu_12254_p3;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_2_reg_7403;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629 <= towerET_1_3_new_5_fu_12482_p3;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_4_reg_7629;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not((ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309 <= ap_pipeline_reg_pp0_iter3_preMergeTowerET_1_3_reg_13604;
            elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_1)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and (nEta_1_1_3_reg_14621 = ap_const_lv3_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_1)) and not((nEta_1_1_3_reg_14621 = ap_const_lv3_0))))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309 <= towerET_addr14_ret_1_3_reg_14751;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_reg_7309;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_2_0_new_reg_7434_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_2_0_new_reg_7434 <= ap_pipeline_reg_pp0_iter3_towerET_addr14_ret_2_reg_14265;
            elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_2_0_new_reg_7434 <= ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_0_reg_13615;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_2_0_new_reg_7434 <= ap_phi_precharge_reg_pp0_iter3_towerET_2_0_new_reg_7434;
            end if; 
        end if;
    end process;

    ap_phi_precharge_reg_pp0_iter4_towerET_2_1_new_reg_7678_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and not((ap_const_lv1_0 = sel_tmp18_reg_14795)) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_reg_14771) and (ap_const_lv1_0 = sel_tmp18_reg_14795) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_2_1_new_reg_7678 <= towerET_addr14_ret_2_1_reg_14924;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = tmp_60_reg_14771)))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_2_1_new_reg_7678 <= ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_1_reg_13622;
            elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
                ap_phi_precharge_reg_pp0_iter4_towerET_2_1_new_reg_7678 <= ap_phi_precharge_reg_pp0_iter3_towerET_2_1_new_reg_7678;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))))) then
                ClusterDeposits2_0_C_reg_14310 <= ClusterDeposits2_0_C_fu_10643_p3;
                ClusterDeposits3_0_C_reg_14305 <= ClusterDeposits3_0_C_fu_10635_p3;
                ClusterDeposits4_0_s_reg_14340 <= ClusterDeposits4_0_s_fu_10697_p3;
                ClusterDeposits6_0_s_reg_14370 <= ClusterDeposits6_0_s_fu_10751_p3;
                ClusterEta33_0_Clust_reg_14320 <= ClusterEta33_0_Clust_fu_10659_p3;
                ClusterEta34_0_Clust_reg_14315 <= ClusterEta34_0_Clust_fu_10651_p3;
                ClusterEta35_0_read_reg_14350 <= ClusterEta35_0_read_fu_10713_p3;
                ClusterEta3743_0_re_reg_14380 <= ClusterEta3743_0_re_fu_10767_p3;
                ClusterPhi64_0_Clust_reg_14330 <= ClusterPhi64_0_Clust_fu_10675_p3;
                ClusterPhi65_0_Clust_reg_14325 <= ClusterPhi65_0_Clust_fu_10667_p3;
                ClusterPhi66_0_read_reg_14360 <= ClusterPhi66_0_read_fu_10729_p3;
                ClusterPhi68_0_read_reg_14390 <= ClusterPhi68_0_read_fu_10783_p3;
                nEta_1_1_2_reg_14579 <= nEta_1_1_2_fu_10924_p3;
                nEta_1_1_3_reg_14621 <= nEta_1_1_3_fu_11177_p3;
                or_cond5_1_3_demorga_reg_14625 <= or_cond5_1_3_demorga_fu_11197_p2;
                or_cond5_1_demorgan_reg_14465 <= or_cond5_1_demorgan_fu_10858_p2;
                p_read2_read_read3_s_reg_14280 <= p_read2_read_read3_s_fu_10589_p3;
                p_read34_read32_rea_reg_14290 <= p_read34_read32_rea_fu_10605_p3;
                p_read35_read33_rea_reg_14285 <= p_read35_read33_rea_fu_10597_p3;
                p_read37_read39_Clus_reg_14375 <= p_read37_read39_Clus_fu_10759_p3;
                p_read39_read37_Clus_reg_14345 <= p_read39_read37_Clus_fu_10705_p3;
                p_read3_read1_read2_reg_14275 <= p_read3_read1_read2_fu_10581_p3;
                p_read40_read_i_reg_14410 <= p_read40_read_i_fu_10813_p3;
                p_read41_read_i_reg_14405 <= p_read41_read_i_fu_10807_p3;
                p_read5_read7_Cluste_reg_14365 <= p_read5_read7_Cluste_fu_10743_p3;
                p_read66_read64_rea_reg_14300 <= p_read66_read64_rea_fu_10621_p3;
                p_read67_read65_rea_reg_14295 <= p_read67_read65_rea_fu_10613_p3;
                p_read69_read71_Clus_reg_14385 <= p_read69_read71_Clus_fu_10775_p3;
                p_read71_read69_Clus_reg_14355 <= p_read71_read69_Clus_fu_10721_p3;
                p_read72_read_i_reg_14420 <= p_read72_read_i_fu_10825_p3;
                p_read73_read_i_reg_14415 <= p_read73_read_i_fu_10819_p3;
                p_read7_read5_Cluste_reg_14335 <= p_read7_read5_Cluste_fu_10689_p3;
                p_read8_read9_i_reg_14400 <= p_read8_read9_i_fu_10801_p3;
                p_read9_read8_i_reg_14395 <= p_read9_read8_i_fu_10795_p3;
                tmp_56_reg_14584 <= tmp_25_fu_10958_p2(2 downto 2);
                tmp_86_2_1_reg_14659 <= tmp_86_2_1_fu_11233_p2;
                tmp_87_2_1_reg_14664 <= tmp_87_2_1_fu_11238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5))) then
                ClusterDeposits_0_r_reg_13863 <= ClusterDeposits_0_r_fu_9676_p3;
                ClusterDeposits_1_r_reg_13857 <= ClusterDeposits_1_r_fu_9670_p3;
                ClusterDeposits_2_r_reg_13899 <= ClusterDeposits_2_r_fu_9716_p3;
                ClusterDeposits_3_r_reg_13893 <= ClusterDeposits_3_r_fu_9710_p3;
                ClusterDeposits_4_r_reg_13935 <= ClusterDeposits_4_r_fu_9756_p3;
                ClusterDeposits_5_r_reg_13929 <= ClusterDeposits_5_r_fu_9750_p3;
                ClusterDeposits_6_r_reg_13971 <= ClusterDeposits_6_r_fu_9796_p3;
                ClusterDeposits_7_r_reg_13965 <= ClusterDeposits_7_r_fu_9790_p3;
                ClusterDeposits_8_r_reg_14008 <= ClusterDeposits_8_r_fu_9836_p3;
                ClusterDeposits_9_r_reg_14001 <= ClusterDeposits_9_r_fu_9830_p3;
                ClusterEta_0_read_a_reg_13881 <= ClusterEta_0_read_a_fu_9694_p3;
                ClusterEta_1_read_a_reg_13887 <= ClusterEta_1_read_a_fu_9700_p3;
                ClusterEta_2_read_a_reg_13917 <= ClusterEta_2_read_a_fu_9734_p3;
                ClusterEta_3_read_a_reg_13923 <= ClusterEta_3_read_a_fu_9740_p3;
                ClusterEta_4_read_a_reg_13953 <= ClusterEta_4_read_a_fu_9774_p3;
                ClusterEta_5_read_a_reg_13959 <= ClusterEta_5_read_a_fu_9780_p3;
                ClusterEta_6_read_a_reg_13989 <= ClusterEta_6_read_a_fu_9814_p3;
                ClusterEta_7_read_a_reg_13995 <= ClusterEta_7_read_a_fu_9820_p3;
                ClusterEta_8_read_a_reg_14027 <= ClusterEta_8_read_a_fu_9854_p3;
                ClusterEta_9_read_a_reg_14033 <= ClusterEta_9_read_a_fu_9860_p3;
                ClusterPhi_0_read_a_reg_13875 <= ClusterPhi_0_read_a_fu_9688_p3;
                ClusterPhi_1_read_a_reg_13869 <= ClusterPhi_1_read_a_fu_9682_p3;
                ClusterPhi_2_read_a_reg_13911 <= ClusterPhi_2_read_a_fu_9728_p3;
                ClusterPhi_3_read_a_reg_13905 <= ClusterPhi_3_read_a_fu_9722_p3;
                ClusterPhi_4_read_a_reg_13947 <= ClusterPhi_4_read_a_fu_9768_p3;
                ClusterPhi_5_read_a_reg_13941 <= ClusterPhi_5_read_a_fu_9762_p3;
                ClusterPhi_6_read_a_reg_13983 <= ClusterPhi_6_read_a_fu_9808_p3;
                ClusterPhi_7_read_a_reg_13977 <= ClusterPhi_7_read_a_fu_9802_p3;
                ClusterPhi_8_read_a_reg_14021 <= ClusterPhi_8_read_a_fu_9848_p3;
                ClusterPhi_9_read_a_reg_14015 <= ClusterPhi_9_read_a_fu_9842_p3;
                ap_pipeline_reg_pp0_iter3_clusterET_addr19_ret_2_reg_14270 <= clusterET_addr19_ret_2_reg_14270;
                ap_pipeline_reg_pp0_iter3_cond9_reg_14236 <= cond9_reg_14236;
                ap_pipeline_reg_pp0_iter3_or_cond5_2_demorgan_reg_14232 <= or_cond5_2_demorgan_reg_14232;
                ap_pipeline_reg_pp0_iter3_peakEta_addr4_ret_2_reg_14255 <= peakEta_addr4_ret_2_reg_14255;
                ap_pipeline_reg_pp0_iter3_peakPhi_addr9_ret_2_reg_14260 <= peakPhi_addr9_ret_2_reg_14260;
                ap_pipeline_reg_pp0_iter3_towerET_addr14_ret_2_reg_14265 <= towerET_addr14_ret_2_reg_14265;
                demorgan_reg_14083 <= demorgan_fu_9945_p2;
                nEta_1_1_1_reg_14165 <= nEta_1_1_1_fu_10166_p3;
                or_cond5_0_0_demorga_reg_14079 <= or_cond5_0_0_demorga_fu_9900_p2;
                or_cond5_0_2_demorga_reg_14107 <= or_cond5_0_2_demorga_fu_10058_p2;
                or_cond5_0_3_demorga_reg_14131 <= or_cond5_0_3_demorga_fu_10132_p2;
                or_cond5_2_demorgan_reg_14232 <= or_cond5_2_demorgan_fu_10443_p2;
                tmp_268_1_i_reg_14049 <= tmp_268_1_i_fu_9872_p2;
                tmp_268_i_reg_14039 <= tmp_268_i_fu_9866_p2;
                tmp_272_1_i_reg_14069 <= tmp_272_1_i_fu_9884_p2;
                tmp_272_i_reg_14059 <= tmp_272_i_fu_9878_p2;
                tmp_54_reg_14170 <= tmp_22_fu_10200_p2(2 downto 2);
                tmp_86_1_3_reg_14222 <= tmp_86_1_3_fu_10394_p2;
                tmp_86_1_reg_14155 <= tmp_86_1_fu_10138_p2;
                tmp_87_1_3_reg_14227 <= tmp_87_1_3_fu_10399_p2;
                tmp_87_1_reg_14160 <= tmp_87_1_fu_10143_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_8_reg_7741 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_8_reg_7741;
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_5_reg_7886 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_5_reg_7886;
                ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_6_reg_7791 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_6_reg_7791;
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_2_new_reg_7841 <= ap_phi_precharge_reg_pp0_iter3_clusterET_2_2_new_reg_7841;
                ap_phi_precharge_reg_pp0_iter4_clusterET_2_3_new_reg_7960 <= ap_phi_precharge_reg_pp0_iter3_clusterET_2_3_new_reg_7960;
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_8_reg_7702 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_8_reg_7702;
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_5_reg_7853 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_5_reg_7853;
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_6_reg_7755 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_6_reg_7755;
                ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_8_reg_7897 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_8_reg_7897;
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_2_new_reg_7805 <= ap_phi_precharge_reg_pp0_iter3_peakEta_2_2_new_reg_7805;
                ap_phi_precharge_reg_pp0_iter4_peakEta_2_3_new_reg_7930 <= ap_phi_precharge_reg_pp0_iter3_peakEta_2_3_new_reg_7930;
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_8_reg_7715 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_8_reg_7715;
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_5_reg_7864 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_5_reg_7864;
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_6_reg_7767 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_6_reg_7767;
                ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_8_reg_7908 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_8_reg_7908;
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_2_new_reg_7817 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_2_2_new_reg_7817;
                ap_phi_precharge_reg_pp0_iter4_peakPhi_2_3_new_reg_7940 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_2_3_new_reg_7940;
                ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_8_reg_7728 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_8_reg_7728;
                ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_5_reg_7875 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_5_reg_7875;
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_6_reg_7779 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_6_reg_7779;
                ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_8_reg_7919 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_8_reg_7919;
                ap_phi_precharge_reg_pp0_iter4_towerET_2_2_new_reg_7829 <= ap_phi_precharge_reg_pp0_iter3_towerET_2_2_new_reg_7829;
                ap_phi_precharge_reg_pp0_iter4_towerET_2_3_new_reg_7950 <= ap_phi_precharge_reg_pp0_iter3_towerET_2_3_new_reg_7950;
                clusterET_1_1_new_2_reg_7004 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004;
                peakEta_1_2_new_reg_7083 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_reg_7083;
                peakPhi_1_2_new_reg_7097 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_reg_7097;
                towerET_1_2_new_reg_7111 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_reg_7111;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                ap_pipeline_reg_pp0_iter1_clusterET_addr19_ret_11_reg_13177 <= clusterET_addr19_ret_11_reg_13177;
                ap_pipeline_reg_pp0_iter1_peakEta_addr4_ret_3_2_reg_13159 <= peakEta_addr4_ret_3_2_reg_13159;
                ap_pipeline_reg_pp0_iter1_peakPhi_addr9_ret_3_2_reg_13165 <= peakPhi_addr9_ret_3_2_reg_13165;
                ap_pipeline_reg_pp0_iter1_towerET_addr14_ret_3_2_reg_13171 <= towerET_addr14_ret_3_2_reg_13171;
                ap_pipeline_reg_pp0_iter2_clusterET_addr19_ret_11_reg_13177 <= ap_pipeline_reg_pp0_iter1_clusterET_addr19_ret_11_reg_13177;
                ap_pipeline_reg_pp0_iter2_peakEta_addr4_ret_3_2_reg_13159 <= ap_pipeline_reg_pp0_iter1_peakEta_addr4_ret_3_2_reg_13159;
                ap_pipeline_reg_pp0_iter2_peakPhi_addr9_ret_3_2_reg_13165 <= ap_pipeline_reg_pp0_iter1_peakPhi_addr9_ret_3_2_reg_13165;
                ap_pipeline_reg_pp0_iter2_towerET_addr14_ret_3_2_reg_13171 <= ap_pipeline_reg_pp0_iter1_towerET_addr14_ret_3_2_reg_13171;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                ap_pipeline_reg_pp0_iter3_preMergeClusterET_1_3_reg_13718 <= preMergeClusterET_1_3_reg_13718;
                ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_1_reg_13736 <= preMergeClusterET_2_1_reg_13736;
                ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_2_reg_13745 <= preMergeClusterET_2_2_reg_13745;
                ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_3_reg_13754 <= preMergeClusterET_2_3_reg_13754;
                ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_reg_13729 <= preMergeClusterET_2_reg_13729;
                ap_pipeline_reg_pp0_iter3_preMergePeakEta_1_3_reg_13354 <= preMergePeakEta_1_3_reg_13354;
                ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_0_reg_13367 <= preMergePeakEta_2_0_reg_13367;
                ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_1_reg_13376 <= preMergePeakEta_2_1_reg_13376;
                ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_2_reg_13387 <= preMergePeakEta_2_2_reg_13387;
                ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_3_reg_13398 <= preMergePeakEta_2_3_reg_13398;
                ap_pipeline_reg_pp0_iter3_preMergePeakPhi_1_3_reg_13486 <= preMergePeakPhi_1_3_reg_13486;
                ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_0_reg_13497 <= preMergePeakPhi_2_0_reg_13497;
                ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_1_reg_13504 <= preMergePeakPhi_2_1_reg_13504;
                ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_2_reg_13515 <= preMergePeakPhi_2_2_reg_13515;
                ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_3_reg_13526 <= preMergePeakPhi_2_3_reg_13526;
                ap_pipeline_reg_pp0_iter3_preMergeTowerET_1_3_reg_13604 <= preMergeTowerET_1_3_reg_13604;
                ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_0_reg_13615 <= preMergeTowerET_2_0_reg_13615;
                ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_1_reg_13622 <= preMergeTowerET_2_1_reg_13622;
                ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_2_reg_13631 <= preMergeTowerET_2_2_reg_13631;
                ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_3_reg_13640 <= preMergeTowerET_2_3_reg_13640;
                clusterET3_0_reg_13190 <= grp_getClustersin3x4Regi_fu_7970_ap_return_49;
                clusterET3_1_2_reg_13183 <= grp_getClustersin3x4Regi_fu_7970_ap_return_48;
                clusterET3_2_reg_13204 <= grp_getClustersin3x4Regi_fu_7970_ap_return_51;
                clusterET3_3_2_reg_13197 <= grp_getClustersin3x4Regi_fu_7970_ap_return_50;
                clusterET3_4_reg_13762 <= grp_getClustersin3x4Regi_fu_8574_ap_return_48;
                clusterET3_5_2_reg_13211 <= grp_getClustersin3x4Regi_fu_7970_ap_return_52;
                clusterET3_6_reg_13776 <= grp_getClustersin3x4Regi_fu_8574_ap_return_50;
                clusterET3_7_2_reg_13769 <= grp_getClustersin3x4Regi_fu_8574_ap_return_49;
                clusterET3_8_reg_13790 <= grp_getClustersin3x4Regi_fu_8574_ap_return_52;
                clusterET3_9_2_reg_13783 <= grp_getClustersin3x4Regi_fu_8574_ap_return_51;
                peakEta3_0_reg_13224 <= grp_getClustersin3x4Regi_fu_7970_ap_return_54;
                peakEta3_1_2_reg_13218 <= grp_getClustersin3x4Regi_fu_7970_ap_return_53;
                peakEta3_2_reg_13236 <= grp_getClustersin3x4Regi_fu_7970_ap_return_56;
                peakEta3_3_2_reg_13230 <= grp_getClustersin3x4Regi_fu_7970_ap_return_55;
                peakEta3_4_reg_13797 <= grp_getClustersin3x4Regi_fu_8574_ap_return_53;
                peakEta3_5_2_reg_13242 <= grp_getClustersin3x4Regi_fu_7970_ap_return_57;
                peakEta3_6_reg_13809 <= grp_getClustersin3x4Regi_fu_8574_ap_return_55;
                peakEta3_7_2_reg_13803 <= grp_getClustersin3x4Regi_fu_8574_ap_return_54;
                peakEta3_8_reg_13821 <= grp_getClustersin3x4Regi_fu_8574_ap_return_57;
                peakEta3_9_2_reg_13815 <= grp_getClustersin3x4Regi_fu_8574_ap_return_56;
                peakPhi3_0_reg_13254 <= grp_getClustersin3x4Regi_fu_7970_ap_return_59;
                peakPhi3_1_2_reg_13248 <= grp_getClustersin3x4Regi_fu_7970_ap_return_58;
                peakPhi3_2_reg_13266 <= grp_getClustersin3x4Regi_fu_7970_ap_return_61;
                peakPhi3_3_2_reg_13260 <= grp_getClustersin3x4Regi_fu_7970_ap_return_60;
                peakPhi3_4_reg_13827 <= grp_getClustersin3x4Regi_fu_8574_ap_return_58;
                peakPhi3_5_2_reg_13272 <= grp_getClustersin3x4Regi_fu_7970_ap_return_62;
                peakPhi3_6_reg_13839 <= grp_getClustersin3x4Regi_fu_8574_ap_return_60;
                peakPhi3_7_2_reg_13833 <= grp_getClustersin3x4Regi_fu_8574_ap_return_59;
                peakPhi3_8_reg_13851 <= grp_getClustersin3x4Regi_fu_8574_ap_return_62;
                peakPhi3_9_2_reg_13845 <= grp_getClustersin3x4Regi_fu_8574_ap_return_61;
                preMergeClusterET_0_1_reg_13655 <= grp_getClustersin3x4Regi_fu_8574_ap_return_37;
                preMergeClusterET_0_2_reg_13664 <= grp_getClustersin3x4Regi_fu_8574_ap_return_38;
                preMergeClusterET_0_3_reg_13673 <= grp_getClustersin3x4Regi_fu_8574_ap_return_39;
                preMergeClusterET_0_reg_13648 <= grp_getClustersin3x4Regi_fu_8574_ap_return_36;
                preMergeClusterET_1_1_reg_13691 <= grp_getClustersin3x4Regi_fu_8574_ap_return_41;
                preMergeClusterET_1_2_reg_13705 <= grp_getClustersin3x4Regi_fu_8574_ap_return_42;
                preMergeClusterET_1_3_reg_13718 <= grp_getClustersin3x4Regi_fu_8574_ap_return_43;
                preMergeClusterET_1_reg_13681 <= grp_getClustersin3x4Regi_fu_8574_ap_return_40;
                preMergeClusterET_2_1_reg_13736 <= grp_getClustersin3x4Regi_fu_8574_ap_return_45;
                preMergeClusterET_2_2_reg_13745 <= grp_getClustersin3x4Regi_fu_8574_ap_return_46;
                preMergeClusterET_2_3_reg_13754 <= grp_getClustersin3x4Regi_fu_8574_ap_return_47;
                preMergeClusterET_2_reg_13729 <= grp_getClustersin3x4Regi_fu_8574_ap_return_44;
                preMergePeakEta_0_0_reg_13278 <= grp_getClustersin3x4Regi_fu_8574_ap_return_0;
                preMergePeakEta_0_1_reg_13285 <= grp_getClustersin3x4Regi_fu_8574_ap_return_1;
                preMergePeakEta_0_2_reg_13294 <= grp_getClustersin3x4Regi_fu_8574_ap_return_2;
                preMergePeakEta_0_3_reg_13303 <= grp_getClustersin3x4Regi_fu_8574_ap_return_3;
                preMergePeakEta_1_0_reg_13311 <= grp_getClustersin3x4Regi_fu_8574_ap_return_4;
                preMergePeakEta_1_1_reg_13323 <= grp_getClustersin3x4Regi_fu_8574_ap_return_5;
                preMergePeakEta_1_2_reg_13339 <= grp_getClustersin3x4Regi_fu_8574_ap_return_6;
                preMergePeakEta_1_3_reg_13354 <= grp_getClustersin3x4Regi_fu_8574_ap_return_7;
                preMergePeakEta_2_0_reg_13367 <= grp_getClustersin3x4Regi_fu_8574_ap_return_8;
                preMergePeakEta_2_1_reg_13376 <= grp_getClustersin3x4Regi_fu_8574_ap_return_9;
                preMergePeakEta_2_2_reg_13387 <= grp_getClustersin3x4Regi_fu_8574_ap_return_10;
                preMergePeakEta_2_3_reg_13398 <= grp_getClustersin3x4Regi_fu_8574_ap_return_11;
                preMergePeakPhi_0_0_reg_13408 <= grp_getClustersin3x4Regi_fu_8574_ap_return_12;
                preMergePeakPhi_0_1_reg_13415 <= grp_getClustersin3x4Regi_fu_8574_ap_return_13;
                preMergePeakPhi_0_2_reg_13426 <= grp_getClustersin3x4Regi_fu_8574_ap_return_14;
                preMergePeakPhi_0_3_reg_13437 <= grp_getClustersin3x4Regi_fu_8574_ap_return_15;
                preMergePeakPhi_1_0_reg_13445 <= grp_getClustersin3x4Regi_fu_8574_ap_return_16;
                preMergePeakPhi_1_1_reg_13455 <= grp_getClustersin3x4Regi_fu_8574_ap_return_17;
                preMergePeakPhi_1_2_reg_13471 <= grp_getClustersin3x4Regi_fu_8574_ap_return_18;
                preMergePeakPhi_1_3_reg_13486 <= grp_getClustersin3x4Regi_fu_8574_ap_return_19;
                preMergePeakPhi_2_0_reg_13497 <= grp_getClustersin3x4Regi_fu_8574_ap_return_20;
                preMergePeakPhi_2_1_reg_13504 <= grp_getClustersin3x4Regi_fu_8574_ap_return_21;
                preMergePeakPhi_2_2_reg_13515 <= grp_getClustersin3x4Regi_fu_8574_ap_return_22;
                preMergePeakPhi_2_3_reg_13526 <= grp_getClustersin3x4Regi_fu_8574_ap_return_23;
                preMergeTowerET_0_0_reg_13534 <= grp_getClustersin3x4Regi_fu_8574_ap_return_24;
                preMergeTowerET_0_1_reg_13541 <= grp_getClustersin3x4Regi_fu_8574_ap_return_25;
                preMergeTowerET_0_2_reg_13550 <= grp_getClustersin3x4Regi_fu_8574_ap_return_26;
                preMergeTowerET_0_3_reg_13559 <= grp_getClustersin3x4Regi_fu_8574_ap_return_27;
                preMergeTowerET_1_0_reg_13567 <= grp_getClustersin3x4Regi_fu_8574_ap_return_28;
                preMergeTowerET_1_1_reg_13577 <= grp_getClustersin3x4Regi_fu_8574_ap_return_29;
                preMergeTowerET_1_2_reg_13591 <= grp_getClustersin3x4Regi_fu_8574_ap_return_30;
                preMergeTowerET_1_3_reg_13604 <= grp_getClustersin3x4Regi_fu_8574_ap_return_31;
                preMergeTowerET_2_0_reg_13615 <= grp_getClustersin3x4Regi_fu_8574_ap_return_32;
                preMergeTowerET_2_1_reg_13622 <= grp_getClustersin3x4Regi_fu_8574_ap_return_33;
                preMergeTowerET_2_2_reg_13631 <= grp_getClustersin3x4Regi_fu_8574_ap_return_34;
                preMergeTowerET_2_3_reg_13640 <= grp_getClustersin3x4Regi_fu_8574_ap_return_35;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1))) then
                ap_pipeline_reg_pp0_iter4_cond2_reg_14867 <= cond2_reg_14867;
                ap_pipeline_reg_pp0_iter4_cond_reg_14835 <= cond_reg_14835;
                ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831 <= tmp_62_reg_14831;
                tmp_60_reg_14771 <= tmp_28_fu_11310_p2(2 downto 2);
                tmp_62_reg_14831 <= tmp_30_fu_11510_p2(2 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then
                call_ret_1_3_reg_14730_4 <= grp_mergeClusters_fu_9248_ap_return_4;
                call_ret_1_3_reg_14730_5 <= grp_mergeClusters_fu_9248_ap_return_5;
                call_ret_1_3_reg_14730_6 <= grp_mergeClusters_fu_9248_ap_return_6;
                clusterET_addr19_ret_8_reg_14758 <= grp_mergeClusters_fu_9248_ap_return_3;
                clusterET_addr_121_r_3_reg_14765 <= grp_mergeClusters_fu_9248_ap_return_7;
                peakEta_addr4_ret_1_3_reg_14737 <= grp_mergeClusters_fu_9248_ap_return_0;
                peakPhi_addr9_ret_1_3_reg_14744 <= grp_mergeClusters_fu_9248_ap_return_1;
                towerET_addr14_ret_1_3_reg_14751 <= grp_mergeClusters_fu_9248_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then
                call_ret_1_reg_14669_4 <= grp_mergeClusters_fu_9212_ap_return_4;
                call_ret_1_reg_14669_5 <= grp_mergeClusters_fu_9212_ap_return_5;
                call_ret_1_reg_14669_6 <= grp_mergeClusters_fu_9212_ap_return_6;
                call_ret_1_reg_14669_7 <= grp_mergeClusters_fu_9212_ap_return_7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then
                call_ret_2_3_reg_15031_4 <= grp_mergeClusters_fu_9248_ap_return_4;
                call_ret_2_3_reg_15031_5 <= grp_mergeClusters_fu_9248_ap_return_5;
                call_ret_2_3_reg_15031_6 <= grp_mergeClusters_fu_9248_ap_return_6;
                call_ret_2_3_reg_15031_7 <= grp_mergeClusters_fu_9248_ap_return_7;
                clusterET_addr19_ret_10_reg_15054 <= grp_mergeClusters_fu_9248_ap_return_3;
                peakEta_addr4_ret_2_3_reg_15039 <= grp_mergeClusters_fu_9248_ap_return_0;
                peakPhi_addr9_ret_2_3_reg_15044 <= grp_mergeClusters_fu_9248_ap_return_1;
                towerET_addr14_ret_2_3_reg_15049 <= grp_mergeClusters_fu_9248_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then
                call_ret_2_reg_14247_4 <= grp_mergeClusters_fu_9248_ap_return_4;
                call_ret_2_reg_14247_5 <= grp_mergeClusters_fu_9248_ap_return_5;
                call_ret_2_reg_14247_6 <= grp_mergeClusters_fu_9248_ap_return_6;
                call_ret_2_reg_14247_7 <= grp_mergeClusters_fu_9248_ap_return_7;
                clusterET_addr19_ret_2_reg_14270 <= grp_mergeClusters_fu_9248_ap_return_3;
                peakEta_addr4_ret_2_reg_14255 <= grp_mergeClusters_fu_9248_ap_return_0;
                peakPhi_addr9_ret_2_reg_14260 <= grp_mergeClusters_fu_9248_ap_return_1;
                towerET_addr14_ret_2_reg_14265 <= grp_mergeClusters_fu_9248_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then
                clusterET_0_0_new_reg_6374 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_reg_6374;
                clusterET_0_3_new_reg_6414 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_reg_6414;
                peakEta_0_0_new_reg_6344 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_reg_6344;
                peakEta_0_3_new_reg_6384 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_reg_6384;
                peakPhi_0_0_new_reg_6354 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_reg_6354;
                peakPhi_0_3_new_reg_6394 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_reg_6394;
                towerET_0_0_new_reg_6364 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_reg_6364;
                towerET_0_3_new_reg_6404 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_reg_6404;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then
                clusterET_0_2_new_1_reg_6846 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_1_reg_6846;
                clusterET_1_0_new_1_reg_6925 <= ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_1_reg_6925;
                peakEta_0_2_new_1_reg_6801 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801;
                peakEta_1_1_new_reg_6745 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_reg_6745;
                peakPhi_0_2_new_1_reg_6816 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816;
                peakPhi_1_1_new_reg_6759 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_reg_6759;
                towerET_0_2_new_1_reg_6831 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831;
                towerET_1_1_new_reg_6773 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_reg_6773;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                clusterET_0_2_new_reg_6494 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_reg_6494;
                peakEta_0_2_new_reg_6464 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_reg_6464;
                peakPhi_0_2_new_reg_6474 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_reg_6474;
                towerET_0_2_new_reg_6484 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_reg_6484;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
                clusterET_1_2_new_1_reg_7264 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_1_reg_7264;
                clusterET_1_3_new_reg_7323 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_reg_7323;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                clusterET_addr19_ret_11_reg_13177 <= grp_mergeClusters_fu_9212_ap_return_3;
                peakEta_addr4_ret_3_2_reg_13159 <= grp_mergeClusters_fu_9212_ap_return_0;
                peakPhi_addr9_ret_3_2_reg_13165 <= grp_mergeClusters_fu_9212_ap_return_1;
                towerET_addr14_ret_3_2_reg_13171 <= grp_mergeClusters_fu_9212_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then
                clusterET_addr19_ret_12_reg_14986 <= grp_mergeClusters_fu_9234_ap_return_3;
                clusterET_addr_121_r_6_reg_15010 <= grp_mergeClusters_fu_9234_ap_return_7;
                peakEta_addr4_ret_2_2_reg_14968 <= grp_mergeClusters_fu_9234_ap_return_0;
                peakEta_addr_16_ret_4_reg_14992 <= grp_mergeClusters_fu_9234_ap_return_4;
                peakPhi_addr9_ret_2_2_reg_14974 <= grp_mergeClusters_fu_9234_ap_return_1;
                peakPhi_addr_111_ret_6_reg_14998 <= grp_mergeClusters_fu_9234_ap_return_5;
                towerET_addr14_ret_2_2_reg_14980 <= grp_mergeClusters_fu_9234_ap_return_2;
                towerET_addr_116_ret_6_reg_15004 <= grp_mergeClusters_fu_9234_ap_return_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = demorgan_reg_14083))) then
                clusterET_addr19_ret_3_reg_14440 <= grp_mergeClusters_fu_9212_ap_return_3;
                peakEta_addr4_ret_0_1_reg_14425 <= grp_mergeClusters_fu_9212_ap_return_0;
                peakPhi_addr9_ret_0_1_reg_14430 <= grp_mergeClusters_fu_9212_ap_return_1;
                towerET_addr14_ret_0_1_reg_14435 <= grp_mergeClusters_fu_9212_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then
                clusterET_addr19_ret_4_reg_14460 <= grp_mergeClusters_fu_9234_ap_return_3;
                peakEta_addr4_ret_0_2_reg_14445 <= grp_mergeClusters_fu_9234_ap_return_0;
                peakPhi_addr9_ret_0_2_reg_14450 <= grp_mergeClusters_fu_9234_ap_return_1;
                towerET_addr14_ret_0_2_reg_14455 <= grp_mergeClusters_fu_9234_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then
                clusterET_addr19_ret_5_reg_14150 <= grp_mergeClusters_fu_9234_ap_return_3;
                peakEta_addr4_ret_0_3_reg_14135 <= grp_mergeClusters_fu_9234_ap_return_0;
                peakPhi_addr9_ret_0_3_reg_14140 <= grp_mergeClusters_fu_9234_ap_return_1;
                towerET_addr14_ret_0_3_reg_14145 <= grp_mergeClusters_fu_9234_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = tmp_54_reg_14170))) then
                clusterET_addr19_ret_6_reg_14530 <= grp_mergeClusters_fu_9248_ap_return_3;
                clusterET_addr_121_r_1_reg_14569 <= grp_mergeClusters_fu_9248_ap_return_7;
                peakEta_addr4_ret_1_1_reg_14500 <= grp_mergeClusters_fu_9248_ap_return_0;
                peakPhi_addr9_ret_1_1_reg_14510 <= grp_mergeClusters_fu_9248_ap_return_1;
                towerET_addr14_ret_1_1_reg_14520 <= grp_mergeClusters_fu_9248_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then
                clusterET_addr19_ret_7_reg_14698 <= grp_mergeClusters_fu_9234_ap_return_3;
                clusterET_addr_121_r_2_reg_14723 <= grp_mergeClusters_fu_9234_ap_return_7;
                peakEta_addr4_ret_1_2_reg_14677 <= grp_mergeClusters_fu_9234_ap_return_0;
                peakEta_addr_16_ret_1_5_reg_14705 <= grp_mergeClusters_fu_9234_ap_return_4;
                peakPhi_addr9_ret_1_2_reg_14684 <= grp_mergeClusters_fu_9234_ap_return_1;
                peakPhi_addr_111_ret_3_reg_14711 <= grp_mergeClusters_fu_9234_ap_return_5;
                towerET_addr14_ret_1_2_reg_14691 <= grp_mergeClusters_fu_9234_ap_return_2;
                towerET_addr_116_ret_3_reg_14717 <= grp_mergeClusters_fu_9234_ap_return_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then
                clusterET_addr19_ret_9_reg_14930 <= grp_mergeClusters_fu_9212_ap_return_3;
                peakEta_addr4_ret_2_1_reg_14912 <= grp_mergeClusters_fu_9212_ap_return_0;
                peakPhi_addr9_ret_2_1_reg_14918 <= grp_mergeClusters_fu_9212_ap_return_1;
                towerET_addr14_ret_2_1_reg_14924 <= grp_mergeClusters_fu_9212_ap_return_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then
                clusterET_addr_121_r_5_reg_14960 <= grp_mergeClusters_fu_9212_ap_return_7;
                peakEta_addr_16_ret_3_reg_14936 <= grp_mergeClusters_fu_9212_ap_return_4;
                peakPhi_addr_111_ret_5_reg_14944 <= grp_mergeClusters_fu_9212_ap_return_5;
                towerET_addr_116_ret_5_reg_14952 <= grp_mergeClusters_fu_9212_ap_return_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_0 = or_cond5_2_demorgan_reg_14232))) then
                clusterET_addr_121_r_9_reg_15287 <= clusterET_addr_121_r_9_fu_12233_p3;
                peakEta_1_1_new_5_reg_15272 <= peakEta_1_1_new_5_fu_12203_p3;
                peakPhi_1_1_new_5_reg_15277 <= peakPhi_1_1_new_5_fu_12213_p3;
                towerET_1_1_new_5_reg_15282 <= towerET_1_1_new_5_fu_12223_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = tmp_56_fu_10964_p3))) then
                cond1_reg_14608 <= cond1_fu_11164_p2;
                tmp_36_reg_14588 <= tmp_36_fu_10984_p26;
                tmp_37_reg_14593 <= tmp_37_fu_11029_p26;
                tmp_38_reg_14598 <= tmp_38_fu_11074_p26;
                tmp_39_reg_14603 <= tmp_39_fu_11119_p26;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_62_fu_11516_p3))) then
                cond2_reg_14867 <= cond2_fu_11558_p2;
                cond_reg_14835 <= cond_fu_11528_p2;
                preMergePeakEta_1_1_1_reg_14847 <= preMergePeakEta_1_1_1_fu_11534_p3;
                preMergePeakPhi_1_1_1_reg_14852 <= preMergePeakPhi_1_1_1_fu_11540_p3;
                preMergeTowerET_1_1_1_reg_14857 <= preMergeTowerET_1_1_1_fu_11546_p3;
                sel_SEBB_reg_14862 <= sel_SEBB_fu_11552_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then
                cond3_reg_15020 <= cond3_fu_11686_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then
                cond9_reg_14236 <= cond9_fu_10449_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2))) then
                or_cond5_2_3_demorga_reg_15016 <= or_cond5_2_3_demorga_fu_11680_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then
                peakEta_0_2_new_4_reg_15230 <= peakEta_0_2_new_4_fu_12152_p3;
                peakPhi_0_2_new_4_reg_15237 <= peakPhi_0_2_new_4_fu_12162_p3;
                towerET_0_2_new_4_reg_15244 <= towerET_0_2_new_4_fu_12172_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then
                peakEta_1_0_new_reg_6581 <= ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_reg_6581;
                peakPhi_1_0_new_reg_6591 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_reg_6591;
                towerET_1_0_new_reg_6601 <= ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_reg_6601;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = tmp_54_reg_14170))) then
                peakEta_addr_16_ret_s_reg_14539 <= grp_mergeClusters_fu_9248_ap_return_4;
                peakPhi_addr_111_ret_reg_14549 <= grp_mergeClusters_fu_9248_ap_return_5;
                towerET_addr_116_ret_reg_14559 <= grp_mergeClusters_fu_9248_ap_return_6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = tmp_60_fu_11316_p3))) then
                preMergeClusterET_lo_4_reg_14826 <= preMergeClusterET_lo_4_fu_11450_p3;
                preMergePeakEta_load_4_reg_14811 <= preMergePeakEta_load_4_fu_11372_p3;
                preMergePeakPhi_load_4_reg_14816 <= preMergePeakPhi_load_4_fu_11398_p3;
                preMergeTowerET_load_4_reg_14821 <= preMergeTowerET_load_4_fu_11424_p3;
                sel_tmp18_reg_14795 <= sel_tmp18_fu_11352_p2;
                tmp_61_reg_14775 <= tmp_61_fu_11324_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_0 = demorgan_fu_9945_p2))) then
                preMergeClusterET_lo_reg_14102 <= preMergeClusterET_lo_fu_10012_p3;
                preMergePeakEta_load_reg_14087 <= preMergePeakEta_load_fu_9973_p3;
                preMergePeakPhi_load_reg_14092 <= preMergePeakPhi_load_fu_9986_p3;
                preMergeTowerET_load_reg_14097 <= preMergeTowerET_load_fu_9999_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then
                reg_9330 <= grp_mergeClusters_fu_9212_ap_return_0;
                reg_9336 <= grp_mergeClusters_fu_9212_ap_return_1;
                reg_9342 <= grp_mergeClusters_fu_9212_ap_return_2;
                reg_9348 <= grp_mergeClusters_fu_9212_ap_return_3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_1_demorgan_fu_10858_p2))) then
                sel_tmp10_reg_14495 <= sel_tmp10_fu_10888_p3;
                sel_tmp4_reg_14469 <= sel_tmp4_fu_10864_p2;
                sel_tmp5_reg_14480 <= sel_tmp5_fu_10870_p3;
                sel_tmp6_reg_14485 <= sel_tmp6_fu_10876_p3;
                sel_tmp7_reg_14490 <= sel_tmp7_fu_10882_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_lv1_0 = or_cond5_1_3_demorga_fu_11197_p2))) then
                sel_tmp13_reg_14629 <= sel_tmp13_fu_11203_p2;
                sel_tmp14_reg_14639 <= sel_tmp14_fu_11209_p3;
                sel_tmp15_reg_14644 <= sel_tmp15_fu_11215_p3;
                sel_tmp16_reg_14649 <= sel_tmp16_fu_11221_p3;
                sel_tmp17_reg_14654 <= sel_tmp17_fu_11227_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_0 = or_cond5_0_2_demorga_fu_10058_p2))) then
                tmp_23_reg_14111 <= tmp_23_fu_10082_p6;
                tmp_26_reg_14116 <= tmp_26_fu_10092_p6;
                tmp_29_reg_14121 <= tmp_29_fu_10102_p6;
                tmp_31_reg_14126 <= tmp_31_fu_10112_p6;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_0 = tmp_54_fu_10206_p3))) then
                tmp_32_reg_14202 <= tmp_32_fu_10226_p26;
                tmp_33_reg_14207 <= tmp_33_fu_10268_p26;
                tmp_34_reg_14212 <= tmp_34_fu_10310_p26;
                tmp_35_reg_14217 <= tmp_35_fu_10352_p26;
                tmp_55_reg_14174 <= tmp_55_fu_10214_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_pipeline_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and not(((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
            when ap_ST_fsm_pp0_stage2 => 
                if (not((ap_const_logic_1 = ap_pipeline_idle_pp0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
            when ap_ST_fsm_pp0_stage4 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
            when ap_ST_fsm_pp0_stage5 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ClusterDeposits2_0_C_fu_10643_p3 <= 
        p_read_read2_i_fu_10460_p3 when (tmp_301_1_i_fu_10629_p2(0) = '1') else 
        p_read1_read3_i_fu_10490_p3;
    ClusterDeposits3_0_C_fu_10635_p3 <= 
        p_read1_read3_i_fu_10490_p3 when (tmp_301_1_i_fu_10629_p2(0) = '1') else 
        p_read_read2_i_fu_10460_p3;
    ClusterDeposits4_0_s_fu_10697_p3 <= 
        p_read6_read4_i_fu_10515_p3 when (tmp_306_i_fu_10683_p2(0) = '1') else 
        p_read7_read5_i_fu_10545_p3;
    ClusterDeposits6_0_s_fu_10751_p3 <= 
        p_read4_read6_i_fu_10520_p3 when (tmp_306_1_i_fu_10737_p2(0) = '1') else 
        p_read5_read7_i_fu_10550_p3;
    ClusterDeposits_0_r_fu_9676_p3 <= 
        clusterET3_0_reg_13190 when (tmp_s_fu_9666_p2(0) = '1') else 
        clusterET3_1_2_reg_13183;
    ClusterDeposits_1_r_fu_9670_p3 <= 
        clusterET3_1_2_reg_13183 when (tmp_s_fu_9666_p2(0) = '1') else 
        clusterET3_0_reg_13190;
    ClusterDeposits_2_r_fu_9716_p3 <= 
        clusterET3_2_reg_13204 when (tmp_19_fu_9706_p2(0) = '1') else 
        clusterET3_3_2_reg_13197;
    ClusterDeposits_3_r_fu_9710_p3 <= 
        clusterET3_3_2_reg_13197 when (tmp_19_fu_9706_p2(0) = '1') else 
        clusterET3_2_reg_13204;
    ClusterDeposits_4_r_fu_9756_p3 <= 
        clusterET3_4_reg_13762 when (tmp_74_1_fu_9746_p2(0) = '1') else 
        clusterET3_5_2_reg_13211;
    ClusterDeposits_5_r_fu_9750_p3 <= 
        clusterET3_5_2_reg_13211 when (tmp_74_1_fu_9746_p2(0) = '1') else 
        clusterET3_4_reg_13762;
    ClusterDeposits_6_r_fu_9796_p3 <= 
        clusterET3_6_reg_13776 when (tmp_79_1_fu_9786_p2(0) = '1') else 
        clusterET3_7_2_reg_13769;
    ClusterDeposits_7_r_fu_9790_p3 <= 
        clusterET3_7_2_reg_13769 when (tmp_79_1_fu_9786_p2(0) = '1') else 
        clusterET3_6_reg_13776;
    ClusterDeposits_8_r_fu_9836_p3 <= 
        clusterET3_8_reg_13790 when (tmp_74_2_fu_9826_p2(0) = '1') else 
        clusterET3_9_2_reg_13783;
    ClusterDeposits_9_r_fu_9830_p3 <= 
        clusterET3_9_2_reg_13783 when (tmp_74_2_fu_9826_p2(0) = '1') else 
        clusterET3_8_reg_13790;
    ClusterEta33_0_Clust_fu_10659_p3 <= 
        p_read32_read_i_fu_10470_p3 when (tmp_301_1_i_fu_10629_p2(0) = '1') else 
        p_read33_read_i_fu_10500_p3;
    ClusterEta34_0_Clust_fu_10651_p3 <= 
        p_read33_read_i_fu_10500_p3 when (tmp_301_1_i_fu_10629_p2(0) = '1') else 
        p_read32_read_i_fu_10470_p3;
    ClusterEta35_0_read_fu_10713_p3 <= 
        p_read38_read_i_fu_10525_p3 when (tmp_306_i_fu_10683_p2(0) = '1') else 
        p_read39_read_i_fu_10555_p3;
    ClusterEta3743_0_re_fu_10767_p3 <= 
        p_read36_read_i_fu_10530_p3 when (tmp_306_1_i_fu_10737_p2(0) = '1') else 
        p_read37_read_i_fu_10560_p3;
    ClusterEta_0_read_a_fu_9694_p3 <= 
        peakEta3_0_reg_13224 when (tmp_s_fu_9666_p2(0) = '1') else 
        peakEta3_1_2_reg_13218;
    ClusterEta_1_read_a_fu_9700_p3 <= 
        peakEta3_1_2_reg_13218 when (tmp_s_fu_9666_p2(0) = '1') else 
        peakEta3_0_reg_13224;
    ClusterEta_2_read_a_fu_9734_p3 <= 
        peakEta3_2_reg_13236 when (tmp_19_fu_9706_p2(0) = '1') else 
        peakEta3_3_2_reg_13230;
    ClusterEta_3_read_a_fu_9740_p3 <= 
        peakEta3_3_2_reg_13230 when (tmp_19_fu_9706_p2(0) = '1') else 
        peakEta3_2_reg_13236;
    ClusterEta_4_read_a_fu_9774_p3 <= 
        peakEta3_4_reg_13797 when (tmp_74_1_fu_9746_p2(0) = '1') else 
        peakEta3_5_2_reg_13242;
    ClusterEta_5_read_a_fu_9780_p3 <= 
        peakEta3_5_2_reg_13242 when (tmp_74_1_fu_9746_p2(0) = '1') else 
        peakEta3_4_reg_13797;
    ClusterEta_6_read_a_fu_9814_p3 <= 
        peakEta3_6_reg_13809 when (tmp_79_1_fu_9786_p2(0) = '1') else 
        peakEta3_7_2_reg_13803;
    ClusterEta_7_read_a_fu_9820_p3 <= 
        peakEta3_7_2_reg_13803 when (tmp_79_1_fu_9786_p2(0) = '1') else 
        peakEta3_6_reg_13809;
    ClusterEta_8_read_a_fu_9854_p3 <= 
        peakEta3_8_reg_13821 when (tmp_74_2_fu_9826_p2(0) = '1') else 
        peakEta3_9_2_reg_13815;
    ClusterEta_9_read_a_fu_9860_p3 <= 
        peakEta3_9_2_reg_13815 when (tmp_74_2_fu_9826_p2(0) = '1') else 
        peakEta3_8_reg_13821;
    ClusterPhi64_0_Clust_fu_10675_p3 <= 
        p_read64_read_i_fu_10480_p3 when (tmp_301_1_i_fu_10629_p2(0) = '1') else 
        p_read65_read_i_fu_10510_p3;
    ClusterPhi65_0_Clust_fu_10667_p3 <= 
        p_read65_read_i_fu_10510_p3 when (tmp_301_1_i_fu_10629_p2(0) = '1') else 
        p_read64_read_i_fu_10480_p3;
    ClusterPhi66_0_read_fu_10729_p3 <= 
        p_read70_read_i_fu_10535_p3 when (tmp_306_i_fu_10683_p2(0) = '1') else 
        p_read71_read_i_fu_10565_p3;
    ClusterPhi68_0_read_fu_10783_p3 <= 
        p_read68_read_i_fu_10540_p3 when (tmp_306_1_i_fu_10737_p2(0) = '1') else 
        p_read69_read_i_fu_10570_p3;
    ClusterPhi_0_read_a_fu_9688_p3 <= 
        peakPhi3_0_reg_13254 when (tmp_s_fu_9666_p2(0) = '1') else 
        peakPhi3_1_2_reg_13248;
    ClusterPhi_1_read_a_fu_9682_p3 <= 
        peakPhi3_1_2_reg_13248 when (tmp_s_fu_9666_p2(0) = '1') else 
        peakPhi3_0_reg_13254;
    ClusterPhi_2_read_a_fu_9728_p3 <= 
        peakPhi3_2_reg_13266 when (tmp_19_fu_9706_p2(0) = '1') else 
        peakPhi3_3_2_reg_13260;
    ClusterPhi_3_read_a_fu_9722_p3 <= 
        peakPhi3_3_2_reg_13260 when (tmp_19_fu_9706_p2(0) = '1') else 
        peakPhi3_2_reg_13266;
    ClusterPhi_4_read_a_fu_9768_p3 <= 
        peakPhi3_4_reg_13827 when (tmp_74_1_fu_9746_p2(0) = '1') else 
        peakPhi3_5_2_reg_13272;
    ClusterPhi_5_read_a_fu_9762_p3 <= 
        peakPhi3_5_2_reg_13272 when (tmp_74_1_fu_9746_p2(0) = '1') else 
        peakPhi3_4_reg_13827;
    ClusterPhi_6_read_a_fu_9808_p3 <= 
        peakPhi3_6_reg_13839 when (tmp_79_1_fu_9786_p2(0) = '1') else 
        peakPhi3_7_2_reg_13833;
    ClusterPhi_7_read_a_fu_9802_p3 <= 
        peakPhi3_7_2_reg_13833 when (tmp_79_1_fu_9786_p2(0) = '1') else 
        peakPhi3_6_reg_13839;
    ClusterPhi_8_read_a_fu_9848_p3 <= 
        peakPhi3_8_reg_13851 when (tmp_74_2_fu_9826_p2(0) = '1') else 
        peakPhi3_9_2_reg_13845;
    ClusterPhi_9_read_a_fu_9842_p3 <= 
        peakPhi3_9_2_reg_13845 when (tmp_74_2_fu_9826_p2(0) = '1') else 
        peakPhi3_8_reg_13851;

    SortedCluster_ET_0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_0)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_0 <= grp_bitonic8_fu_9178_ap_return_0;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_0 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_0_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_1 <= grp_bitonic8_fu_9178_ap_return_1;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_1 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_10_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_10)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_10 <= grp_bitonic8_fu_9178_ap_return_10;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_10 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_10 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_10_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_10_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_11_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_11)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_11 <= grp_bitonic8_fu_9178_ap_return_11;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_11 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_11 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_11_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_11_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_12_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_12)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_12 <= grp_bitonic8_fu_9178_ap_return_12;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_12 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_12_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_12_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_13_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_13)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_13 <= grp_bitonic8_fu_9178_ap_return_13;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_13 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_13_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_13_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_14_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_14)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_14 <= grp_bitonic8_fu_9178_ap_return_14;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_14 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_14 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_14_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_14_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_15_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_15)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_15 <= grp_bitonic8_fu_9178_ap_return_15;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_15 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_15 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_15_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_15_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_16_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_16)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_16 <= grp_bitonic8_fu_9178_ap_return_16;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_16 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_16 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_16_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_16_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_17_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_17)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_17 <= grp_bitonic8_fu_9178_ap_return_17;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_17 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_17 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_17_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_17_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_18_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_18)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_18 <= grp_bitonic8_fu_9178_ap_return_18;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_18 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_18_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_18_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_19_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_19)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_19 <= grp_bitonic8_fu_9178_ap_return_19;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_19 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_19_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_19_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_1_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_2_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_2 <= grp_bitonic8_fu_9178_ap_return_2;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_2 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_20_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_20)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_20 <= grp_bitonic8_fu_9178_ap_return_20;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_20 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_20 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_20_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_20_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_21_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_21)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_21 <= grp_bitonic8_fu_9178_ap_return_21;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_21 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_21 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_21_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_21_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_22_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_22)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_22 <= grp_bitonic8_fu_9178_ap_return_22;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_22 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_22_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_22_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_23_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_23)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_23 <= grp_bitonic8_fu_9178_ap_return_23;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_23 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_23 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_23_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_23_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_24_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_24)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_24 <= grp_bitonic8_fu_9178_ap_return_24;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_24 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_24_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_24_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_25_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_25)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_25 <= grp_bitonic8_fu_9178_ap_return_25;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_25 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_25_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_25_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_26_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_26)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_26 <= grp_bitonic8_fu_9178_ap_return_26;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_26 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_26 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_26_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_26_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_27_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_27)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_27 <= grp_bitonic8_fu_9178_ap_return_27;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_27 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_27 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_27_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_27_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_28_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_28)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_28 <= grp_bitonic8_fu_9178_ap_return_28;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_28 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_28 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_28_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_28_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_29_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_29)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_29 <= grp_bitonic8_fu_9178_ap_return_29;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_29 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_29 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_29_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_29_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_2_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_3_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_3 <= grp_bitonic8_fu_9178_ap_return_3;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_3 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_3_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_4)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_4 <= grp_bitonic8_fu_9178_ap_return_4;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_4 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_4_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_5_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_5 <= grp_bitonic8_fu_9178_ap_return_5;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_5 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_5_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_6)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_6 <= grp_bitonic8_fu_9178_ap_return_6;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_6 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_6_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_7_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_7)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_7 <= grp_bitonic8_fu_9178_ap_return_7;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_7 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_7_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_8_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_8)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_8 <= grp_bitonic8_fu_9178_ap_return_8;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_8 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_8 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_8_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedCluster_ET_9_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_9)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedCluster_ET_9 <= grp_bitonic8_fu_9178_ap_return_9;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedCluster_ET_9 <= ap_const_lv16_0;
        else 
            SortedCluster_ET_9 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedCluster_ET_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedCluster_ET_9_ap_vld <= ap_const_logic_1;
        else 
            SortedCluster_ET_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_30)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_0 <= grp_bitonic8_fu_9178_ap_return_30;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_0 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_0_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_31)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_1 <= grp_bitonic8_fu_9178_ap_return_31;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_1 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_10_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_40)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_10 <= grp_bitonic8_fu_9178_ap_return_40;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_10 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_10 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_10_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_10_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_11_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_41)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_11 <= grp_bitonic8_fu_9178_ap_return_41;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_11 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_11 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_11_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_11_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_12_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_42)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_12 <= grp_bitonic8_fu_9178_ap_return_42;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_12 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_12_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_12_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_13_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_43)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_13 <= grp_bitonic8_fu_9178_ap_return_43;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_13 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_13_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_13_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_14_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_44)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_14 <= grp_bitonic8_fu_9178_ap_return_44;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_14 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_14 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_14_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_14_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_15_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_45)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_15 <= grp_bitonic8_fu_9178_ap_return_45;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_15 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_15 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_15_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_15_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_16_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_46)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_16 <= grp_bitonic8_fu_9178_ap_return_46;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_16 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_16 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_16_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_16_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_17_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_47)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_17 <= grp_bitonic8_fu_9178_ap_return_47;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_17 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_17 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_17_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_17_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_18_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_48)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_18 <= grp_bitonic8_fu_9178_ap_return_48;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_18 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_18_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_18_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_19_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_49)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_19 <= grp_bitonic8_fu_9178_ap_return_49;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_19 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_19_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_19_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_1_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_2_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_32)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_2 <= grp_bitonic8_fu_9178_ap_return_32;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_2 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_20_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_50)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_20 <= grp_bitonic8_fu_9178_ap_return_50;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_20 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_20 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_20_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_20_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_21_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_51)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_21 <= grp_bitonic8_fu_9178_ap_return_51;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_21 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_21 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_21_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_21_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_22_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_52)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_22 <= grp_bitonic8_fu_9178_ap_return_52;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_22 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_22_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_22_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_23_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_53)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_23 <= grp_bitonic8_fu_9178_ap_return_53;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_23 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_23 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_23_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_23_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_24_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_54)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_24 <= grp_bitonic8_fu_9178_ap_return_54;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_24 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_24_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_24_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_25_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_55)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_25 <= grp_bitonic8_fu_9178_ap_return_55;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_25 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_25_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_25_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_26_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_56)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_26 <= grp_bitonic8_fu_9178_ap_return_56;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_26 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_26 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_26_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_26_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_27_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_57)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_27 <= grp_bitonic8_fu_9178_ap_return_57;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_27 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_27 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_27_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_27_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_28_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_58)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_28 <= grp_bitonic8_fu_9178_ap_return_58;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_28 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_28 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_28_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_28_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_29_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_59)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_29 <= grp_bitonic8_fu_9178_ap_return_59;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_29 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_29 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_29_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_29_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_2_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_3_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_33)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_3 <= grp_bitonic8_fu_9178_ap_return_33;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_3 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_3_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_34)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_4 <= grp_bitonic8_fu_9178_ap_return_34;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_4 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_4_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_5_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_35)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_5 <= grp_bitonic8_fu_9178_ap_return_35;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_5 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_5_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_36)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_6 <= grp_bitonic8_fu_9178_ap_return_36;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_6 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_6_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_7_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_37)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_7 <= grp_bitonic8_fu_9178_ap_return_37;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_7 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_7_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_8_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_38)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_8 <= grp_bitonic8_fu_9178_ap_return_38;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_8 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_8 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_8_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Eta_9_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_39)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Eta_9 <= grp_bitonic8_fu_9178_ap_return_39;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Eta_9 <= ap_const_lv16_0;
        else 
            SortedPeak_Eta_9 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Eta_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Eta_9_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Eta_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_60)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_0 <= grp_bitonic8_fu_9178_ap_return_60;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_0 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_0_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_61)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_1 <= grp_bitonic8_fu_9178_ap_return_61;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_1 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_10_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_70)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_10 <= grp_bitonic8_fu_9178_ap_return_70;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_10 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_10 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_10_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_10_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_10_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_11_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_71)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_11 <= grp_bitonic8_fu_9178_ap_return_71;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_11 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_11 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_11_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_11_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_11_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_12_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_72)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_12 <= grp_bitonic8_fu_9178_ap_return_72;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_12 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_12_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_12_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_12_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_13_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_73)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_13 <= grp_bitonic8_fu_9178_ap_return_73;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_13 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_13_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_13_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_13_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_14_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_74)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_14 <= grp_bitonic8_fu_9178_ap_return_74;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_14 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_14 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_14_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_14_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_14_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_15_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_75)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_15 <= grp_bitonic8_fu_9178_ap_return_75;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_15 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_15 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_15_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_15_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_15_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_16_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_76)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_16 <= grp_bitonic8_fu_9178_ap_return_76;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_16 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_16 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_16_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_16_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_16_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_17_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_77)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_17 <= grp_bitonic8_fu_9178_ap_return_77;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_17 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_17 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_17_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_17_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_17_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_18_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_78)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_18 <= grp_bitonic8_fu_9178_ap_return_78;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_18 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_18_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_18_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_18_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_19_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_79)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_19 <= grp_bitonic8_fu_9178_ap_return_79;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_19 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_19_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_19_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_19_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_1_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_2_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_62)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_2 <= grp_bitonic8_fu_9178_ap_return_62;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_2 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_20_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_80)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_20 <= grp_bitonic8_fu_9178_ap_return_80;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_20 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_20 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_20_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_20_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_20_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_21_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_81)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_21 <= grp_bitonic8_fu_9178_ap_return_81;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_21 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_21 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_21_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_21_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_21_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_22_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_82)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_22 <= grp_bitonic8_fu_9178_ap_return_82;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_22 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_22 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_22_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_22_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_22_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_23_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_83)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_23 <= grp_bitonic8_fu_9178_ap_return_83;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_23 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_23 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_23_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_23_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_23_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_24_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_84)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_24 <= grp_bitonic8_fu_9178_ap_return_84;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_24 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_24_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_24_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_24_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_25_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_85)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_25 <= grp_bitonic8_fu_9178_ap_return_85;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_25 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_25_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_25_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_25_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_26_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_86)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_26 <= grp_bitonic8_fu_9178_ap_return_86;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_26 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_26 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_26_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_26_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_26_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_27_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_87)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_27 <= grp_bitonic8_fu_9178_ap_return_87;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_27 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_27 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_27_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_27_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_27_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_28_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_88)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_28 <= grp_bitonic8_fu_9178_ap_return_88;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_28 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_28 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_28_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_28_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_28_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_29_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_89)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_29 <= grp_bitonic8_fu_9178_ap_return_89;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_29 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_29 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_29_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_29_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_29_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_2_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_3_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_63)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_3 <= grp_bitonic8_fu_9178_ap_return_63;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_3 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_3 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_3_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_4_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_64)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_4 <= grp_bitonic8_fu_9178_ap_return_64;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_4 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_4 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_4_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_4_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_4_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_5_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_65)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_5 <= grp_bitonic8_fu_9178_ap_return_65;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_5 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_5 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_5_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_5_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_5_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_6_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_66)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_6 <= grp_bitonic8_fu_9178_ap_return_66;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_6 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_6_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_6_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_6_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_7_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_67)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_7 <= grp_bitonic8_fu_9178_ap_return_67;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_7 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_7_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_7_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_7_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_8_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_68)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_8 <= grp_bitonic8_fu_9178_ap_return_68;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_8 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_8 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_8_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_8_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_8_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    SortedPeak_Phi_9_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, grp_bitonic8_fu_9178_ap_return_69)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            SortedPeak_Phi_9 <= grp_bitonic8_fu_9178_ap_return_69;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            SortedPeak_Phi_9 <= ap_const_lv16_0;
        else 
            SortedPeak_Phi_9 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    SortedPeak_Phi_9_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2)
    begin
        if ((((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4)))) then 
            SortedPeak_Phi_9_ap_vld <= ap_const_logic_1;
        else 
            SortedPeak_Phi_9_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0 downto 0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1 downto 1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2 downto 2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3 downto 3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4 downto 4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5 downto 5);

    ap_done_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_preg)
    begin
        if ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_preg;
        end if; 
    end process;


    ap_grp_getClustersin3x4Regi_fu_7970_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_start = ap_const_logic_0)))) then 
            ap_grp_getClustersin3x4Regi_fu_7970_ap_start <= ap_const_logic_1;
        else 
            ap_grp_getClustersin3x4Regi_fu_7970_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_grp_getClustersin3x4Regi_fu_8574_ap_start_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0) and not((ap_start = ap_const_logic_0)))) then 
            ap_grp_getClustersin3x4Regi_fu_8574_ap_start <= ap_const_logic_1;
        else 
            ap_grp_getClustersin3x4Regi_fu_8574_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3) and (ap_const_logic_0 = ap_enable_reg_pp0_iter4))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_precharge_reg_pp0_iter2_clusterET_0_0_new_1_reg_6666 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_0_new_reg_6374 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_1_reg_6537 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_3_reg_6728 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_5_reg_6987 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_1_new_reg_6454 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_2_new_1_reg_6846 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_2_new_reg_6494 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_3_reg_6908 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_5_reg_7066 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_0_3_new_reg_6414 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_1_0_new_1_reg_6925 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_1_0_new_reg_6611 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_1_1_new_2_reg_7004 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_1_1_new_reg_6787 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_clusterET_1_2_new_reg_7125 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_0_new_1_reg_6621 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_0_new_reg_6344 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_1_reg_6504 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_3_reg_6683 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_5_reg_6942 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_1_new_reg_6424 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_2_new_1_reg_6801 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_2_new_reg_6464 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_1_reg_6548 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_3_reg_6863 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_5_reg_7021 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_0_3_new_reg_6384 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_1_0_new_reg_6581 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_1_1_new_reg_6745 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakEta_1_2_new_reg_7083 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_0_new_1_reg_6636 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_0_new_reg_6354 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_1_reg_6515 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_3_reg_6698 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_5_reg_6957 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_1_new_reg_6434 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_2_new_1_reg_6816 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_2_new_reg_6474 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_1_reg_6559 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_3_reg_6878 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_5_reg_7036 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_0_3_new_reg_6394 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_1_0_new_reg_6591 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_1_1_new_reg_6759 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_peakPhi_1_2_new_reg_7097 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_0_new_1_reg_6651 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_0_new_reg_6364 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_1_reg_6526 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_3_reg_6713 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_5_reg_6972 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_1_new_reg_6444 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_2_new_1_reg_6831 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_2_new_reg_6484 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_1_reg_6570 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_3_reg_6893 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_5_reg_7051 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_0_3_new_reg_6404 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_1_0_new_reg_6601 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_1_1_new_reg_6773 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter2_towerET_1_2_new_reg_7111 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_0_2_new_3_reg_7184 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_7_reg_7246 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_0_new_3_reg_7542 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_4_reg_7370 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_6_reg_7490 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_8_reg_7741 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_1_reg_7264 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_3_reg_7592 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_2_new_5_reg_7886 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_4_reg_7641 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_6_reg_7791 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_1_3_new_reg_7323 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_2_0_new_reg_7444 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_2_1_new_reg_7690 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_2_2_new_reg_7841 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_clusterET_2_3_new_reg_7960 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_3_reg_7139 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_7_reg_7201 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_0_new_3_reg_7503 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_4_reg_7337 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_6_reg_7454 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_1_new_8_reg_7702 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_3_reg_7556 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_2_new_5_reg_7853 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_2_reg_7381 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_4_reg_7605 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_6_reg_7755 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_8_reg_7897 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_1_3_new_reg_7281 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_2_0_new_reg_7414 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_2_1_new_reg_7654 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_2_2_new_reg_7805 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakEta_2_3_new_reg_7930 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_3_reg_7154 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_7_reg_7216 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_0_new_3_reg_7516 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_4_reg_7348 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_6_reg_7466 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_1_new_8_reg_7715 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_3_reg_7568 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_2_new_5_reg_7864 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_2_reg_7392 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_4_reg_7617 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_6_reg_7767 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_8_reg_7908 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_1_3_new_reg_7295 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_2_0_new_reg_7424 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_2_1_new_reg_7666 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_2_2_new_reg_7817 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_peakPhi_2_3_new_reg_7940 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_3_reg_7169 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_7_reg_7231 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_0_new_3_reg_7529 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_4_reg_7359 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_6_reg_7478 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_1_new_8_reg_7728 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_3_reg_7580 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_2_new_5_reg_7875 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_2_reg_7403 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_4_reg_7629 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_6_reg_7779 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_8_reg_7919 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_1_3_new_reg_7309 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_2_0_new_reg_7434 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_2_1_new_reg_7678 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_2_2_new_reg_7829 <= "XXXXXXXXXXXXXXXX";
    ap_phi_precharge_reg_pp0_iter3_towerET_2_3_new_reg_7950 <= "XXXXXXXXXXXXXXXX";

    ap_pipeline_idle_pp0_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_0 = ap_enable_reg_pp0_iter0) and (ap_const_logic_0 = ap_enable_reg_pp0_iter1) and (ap_const_logic_0 = ap_enable_reg_pp0_iter2) and (ap_const_logic_0 = ap_enable_reg_pp0_iter3))) then 
            ap_pipeline_idle_pp0 <= ap_const_logic_1;
        else 
            ap_pipeline_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_const_lv1_1;
    clusterET_0_0 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_0_new_1_reg_6666;

    clusterET_0_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage4)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            clusterET_0_0_ap_vld <= ap_const_logic_1;
        else 
            clusterET_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_0_1 <= ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_5_reg_6987;

    clusterET_0_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            clusterET_0_1_ap_vld <= ap_const_logic_1;
        else 
            clusterET_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_0_1_new_4_fu_12137_p3 <= 
        clusterET_addr_121_r_2_reg_14723 when (cond1_reg_14608(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_3_reg_6728;
    clusterET_0_2 <= ap_phi_precharge_reg_pp0_iter4_clusterET_0_2_new_3_reg_7184;

    clusterET_0_2_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_0_2_ap_vld <= ap_const_logic_1;
        else 
            clusterET_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_0_3 <= ap_phi_precharge_reg_pp0_iter4_clusterET_0_3_new_7_reg_7246;

    clusterET_0_3_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_0_3_ap_vld <= ap_const_logic_1;
        else 
            clusterET_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_0_3_new_4_fu_12143_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_clusterET_0_3_new_3_reg_6908 when (cond1_reg_14608(0) = '1') else 
        clusterET_addr_121_r_2_reg_14723;
    clusterET_1_0 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_0_new_3_reg_7542;

    clusterET_1_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_1_0_ap_vld <= ap_const_logic_1;
        else 
            clusterET_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_1_1 <= clusterET_1_1_new_8_phi_fu_7744_p6;

    clusterET_1_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_1_1_ap_vld <= ap_const_logic_1;
        else 
            clusterET_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_1_1_new_1_fu_12131_p3 <= 
        clusterET_addr_121_r_2_reg_14723 when (cond1_reg_14608(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_reg_6787;
    clusterET_1_1_new_7_fu_13077_p3 <= 
        clusterET_addr_121_r_6_reg_15010 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490;

    clusterET_1_1_new_8_phi_fu_7744_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490, ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_8_reg_7741, clusterET_1_1_new_7_fu_13077_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            clusterET_1_1_new_8_phi_fu_7744_p6 <= clusterET_1_1_new_7_fu_13077_p3;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            clusterET_1_1_new_8_phi_fu_7744_p6 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_6_reg_7490;
        else 
            clusterET_1_1_new_8_phi_fu_7744_p6 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_1_new_8_reg_7741;
        end if; 
    end process;

    clusterET_1_2 <= clusterET_1_2_new_5_phi_fu_7889_p4;

    clusterET_1_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_1_2_ap_vld <= ap_const_logic_1;
        else 
            clusterET_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    clusterET_1_2_new_5_phi_fu_7889_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592, ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_5_reg_7886, clusterET_addr_121_r_10_fu_13151_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                clusterET_1_2_new_5_phi_fu_7889_p4 <= clusterET_addr_121_r_10_fu_13151_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                clusterET_1_2_new_5_phi_fu_7889_p4 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592;
            else 
                clusterET_1_2_new_5_phi_fu_7889_p4 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_5_reg_7886;
            end if;
        else 
            clusterET_1_2_new_5_phi_fu_7889_p4 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_5_reg_7886;
        end if; 
    end process;

    clusterET_1_3 <= clusterET_1_3_new_6_phi_fu_7794_p6;

    clusterET_1_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_1_3_ap_vld <= ap_const_logic_1;
        else 
            clusterET_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_1_3_new_5_fu_13084_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        clusterET_addr_121_r_6_reg_15010;

    clusterET_1_3_new_6_phi_fu_7794_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641, ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_6_reg_7791, clusterET_1_3_new_5_fu_13084_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            clusterET_1_3_new_6_phi_fu_7794_p6 <= clusterET_1_3_new_5_fu_13084_p3;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            clusterET_1_3_new_6_phi_fu_7794_p6 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_4_reg_7641;
        else 
            clusterET_1_3_new_6_phi_fu_7794_p6 <= ap_phi_precharge_reg_pp0_iter4_clusterET_1_3_new_6_reg_7791;
        end if; 
    end process;

    clusterET_2_0 <= ap_phi_precharge_reg_pp0_iter4_clusterET_2_0_new_reg_7444;

    clusterET_2_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_2_0_ap_vld <= ap_const_logic_1;
        else 
            clusterET_2_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_2_1 <= ap_phi_precharge_reg_pp0_iter4_clusterET_2_1_new_reg_7690;

    clusterET_2_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_2_1_ap_vld <= ap_const_logic_1;
        else 
            clusterET_2_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_2_2 <= clusterET_2_2_new_phi_fu_7844_p6;

    clusterET_2_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_2_2_ap_vld <= ap_const_logic_1;
        else 
            clusterET_2_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    clusterET_2_2_new_phi_fu_7844_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_2_reg_13745, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, clusterET_addr19_ret_12_reg_14986, ap_phi_precharge_reg_pp0_iter4_clusterET_2_2_new_reg_7841)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            clusterET_2_2_new_phi_fu_7844_p6 <= clusterET_addr19_ret_12_reg_14986;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            clusterET_2_2_new_phi_fu_7844_p6 <= ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_2_reg_13745;
        else 
            clusterET_2_2_new_phi_fu_7844_p6 <= ap_phi_precharge_reg_pp0_iter4_clusterET_2_2_new_reg_7841;
        end if; 
    end process;

    clusterET_2_3 <= clusterET_2_3_new_phi_fu_7963_p4;

    clusterET_2_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            clusterET_2_3_ap_vld <= ap_const_logic_1;
        else 
            clusterET_2_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    clusterET_2_3_new_phi_fu_7963_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_3_reg_13754, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, clusterET_addr19_ret_10_reg_15054, ap_phi_precharge_reg_pp0_iter4_clusterET_2_3_new_reg_7960)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                clusterET_2_3_new_phi_fu_7963_p4 <= clusterET_addr19_ret_10_reg_15054;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                clusterET_2_3_new_phi_fu_7963_p4 <= ap_pipeline_reg_pp0_iter3_preMergeClusterET_2_3_reg_13754;
            else 
                clusterET_2_3_new_phi_fu_7963_p4 <= ap_phi_precharge_reg_pp0_iter4_clusterET_2_3_new_reg_7960;
            end if;
        else 
            clusterET_2_3_new_phi_fu_7963_p4 <= ap_phi_precharge_reg_pp0_iter4_clusterET_2_3_new_reg_7960;
        end if; 
    end process;

    clusterET_3_2 <= ap_pipeline_reg_pp0_iter2_clusterET_addr19_ret_11_reg_13177;

    clusterET_3_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            clusterET_3_2_ap_vld <= ap_const_logic_1;
        else 
            clusterET_3_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_4_2 <= ap_pipeline_reg_pp0_iter2_clusterET_addr19_ret_11_reg_13177;

    clusterET_4_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            clusterET_4_2_ap_vld <= ap_const_logic_1;
        else 
            clusterET_4_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    clusterET_addr_121_r_10_fu_13151_p3 <= 
        call_ret_2_3_reg_15031_7 when (cond3_reg_15020(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_clusterET_1_2_new_3_reg_7592;
    clusterET_addr_121_r_8_fu_11618_p3 <= 
        call_ret_1_reg_14669_7 when (sel_tmp4_reg_14469(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_clusterET_0_1_new_reg_6454;
    clusterET_addr_121_r_9_fu_12233_p3 <= 
        call_ret_2_reg_14247_7 when (cond9_reg_14236(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_clusterET_1_1_new_2_reg_7004;
    cond1_fu_11164_p2 <= "1" when (tmp_57_fu_10972_p1 = ap_const_lv2_1) else "0";
    cond2_fu_11558_p2 <= "1" when (nEta_1_2_2_fu_11476_p3 = ap_const_lv3_1) else "0";
    cond3_fu_11686_p2 <= "1" when (nEta_1_2_3_fu_11659_p3 = ap_const_lv3_1) else "0";
    cond9_fu_10449_p2 <= "1" when (nEta_1_2_fu_10422_p3 = ap_const_lv3_1) else "0";
    cond_fu_11528_p2 <= "1" when (tmp_63_fu_11524_p1 = ap_const_lv2_1) else "0";
    demorgan_fu_9945_p2 <= (tmp_49_fu_9937_p3 or not_tmp_87_0_1_fu_9932_p2);
    grp_bitonic8_fu_9178_ap_start <= ap_reg_grp_bitonic8_fu_9178_ap_start;

    grp_getClustersin3x4Regi_fu_7970_ap_start_assign_proc : process(ap_grp_getClustersin3x4Regi_fu_7970_ap_start)
    begin
        if ((ap_const_logic_1 = ap_grp_getClustersin3x4Regi_fu_7970_ap_start)) then 
            grp_getClustersin3x4Regi_fu_7970_ap_start <= ap_grp_getClustersin3x4Regi_fu_7970_ap_start;
        else 
            grp_getClustersin3x4Regi_fu_7970_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_getClustersin3x4Regi_fu_8574_ap_start_assign_proc : process(ap_grp_getClustersin3x4Regi_fu_8574_ap_start)
    begin
        if ((ap_const_logic_1 = ap_grp_getClustersin3x4Regi_fu_8574_ap_start)) then 
            grp_getClustersin3x4Regi_fu_8574_ap_start <= ap_grp_getClustersin3x4Regi_fu_8574_ap_start;
        else 
            grp_getClustersin3x4Regi_fu_8574_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_mergeClusters_fu_9212_icet1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergeClusterET_0_reg_13648, preMergeClusterET_0_1_reg_13655, preMergeClusterET_1_reg_13681, preMergeClusterET_2_1_reg_13736, demorgan_reg_14083, tmp_60_reg_14771, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_icet1 <= preMergeClusterET_2_1_reg_13736;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_icet1 <= preMergeClusterET_1_reg_13681;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_icet1 <= preMergeClusterET_0_1_reg_13655;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0))) then 
            grp_mergeClusters_fu_9212_icet1 <= preMergeClusterET_0_reg_13648;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_icet1 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_icet1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_icet2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergeClusterET_1_1_reg_13691, demorgan_reg_14083, preMergeClusterET_lo_reg_14102, sel_tmp10_reg_14495, tmp_60_reg_14771, preMergeClusterET_lo_4_reg_14826, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_icet2 <= preMergeClusterET_lo_4_reg_14826;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_icet2 <= sel_tmp10_reg_14495;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_icet2 <= preMergeClusterET_lo_reg_14102;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0))) then 
            grp_mergeClusters_fu_9212_icet2 <= preMergeClusterET_1_1_reg_13691;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_icet2 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_icet2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_ieta1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergePeakEta_1_0_reg_13311, preMergePeakEta_2_1_reg_13376, demorgan_reg_14083, tmp_60_reg_14771, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_ieta1 <= preMergePeakEta_2_1_reg_13376;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_ieta1 <= preMergePeakEta_1_0_reg_13311;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083)))) then 
            grp_mergeClusters_fu_9212_ieta1 <= ap_const_lv16_4;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_ieta1 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_ieta1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_ieta2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergePeakEta_1_1_reg_13323, demorgan_reg_14083, preMergePeakEta_load_reg_14087, sel_tmp5_reg_14480, tmp_60_reg_14771, preMergePeakEta_load_4_reg_14811, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_ieta2 <= preMergePeakEta_load_4_reg_14811;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_ieta2 <= sel_tmp5_reg_14480;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_ieta2 <= preMergePeakEta_load_reg_14087;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0))) then 
            grp_mergeClusters_fu_9212_ieta2 <= preMergePeakEta_1_1_reg_13323;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_ieta2 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_ieta2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_iphi1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergePeakPhi_0_1_reg_13415, preMergePeakPhi_2_1_reg_13504, demorgan_reg_14083, tmp_60_reg_14771, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_iphi1 <= preMergePeakPhi_2_1_reg_13504;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_iphi1 <= preMergePeakPhi_0_1_reg_13415;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0)) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465)))) then 
            grp_mergeClusters_fu_9212_iphi1 <= ap_const_lv16_4;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_iphi1 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_iphi1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_iphi2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergePeakPhi_1_1_reg_13455, demorgan_reg_14083, preMergePeakPhi_load_reg_14092, sel_tmp6_reg_14485, tmp_60_reg_14771, preMergePeakPhi_load_4_reg_14816, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_iphi2 <= preMergePeakPhi_load_4_reg_14816;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_iphi2 <= sel_tmp6_reg_14485;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_iphi2 <= preMergePeakPhi_load_reg_14092;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0))) then 
            grp_mergeClusters_fu_9212_iphi2 <= preMergePeakPhi_1_1_reg_13455;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_iphi2 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_iphi2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_itet1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergeTowerET_0_0_reg_13534, preMergeTowerET_0_1_reg_13541, preMergeTowerET_1_0_reg_13567, preMergeTowerET_2_1_reg_13622, demorgan_reg_14083, tmp_60_reg_14771, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_itet1 <= preMergeTowerET_2_1_reg_13622;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_itet1 <= preMergeTowerET_1_0_reg_13567;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_itet1 <= preMergeTowerET_0_1_reg_13541;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0))) then 
            grp_mergeClusters_fu_9212_itet1 <= preMergeTowerET_0_0_reg_13534;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_itet1 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_itet1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9212_itet2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, or_cond5_0_0_demorga_fu_9900_p2, ap_CS_fsm_pp0_stage1, or_cond5_1_demorgan_reg_14465, ap_CS_fsm_pp0_stage3, preMergeTowerET_1_1_reg_13577, demorgan_reg_14083, preMergeTowerET_load_reg_14097, sel_tmp7_reg_14490, tmp_60_reg_14771, preMergeTowerET_load_4_reg_14821, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_60_reg_14771))) then 
            grp_mergeClusters_fu_9212_itet2 <= preMergeTowerET_load_4_reg_14821;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_demorgan_reg_14465))) then 
            grp_mergeClusters_fu_9212_itet2 <= sel_tmp7_reg_14490;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = demorgan_reg_14083))) then 
            grp_mergeClusters_fu_9212_itet2 <= preMergeTowerET_load_reg_14097;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (or_cond5_0_0_demorga_fu_9900_p2 = ap_const_lv1_0))) then 
            grp_mergeClusters_fu_9212_itet2 <= preMergeTowerET_1_1_reg_13577;
        elsif (((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_mergeClusters_fu_9212_itet2 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9212_itet2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_icet1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeClusterET_0_2_reg_13664, preMergeClusterET_0_3_reg_13673, preMergeClusterET_1_2_reg_13705, preMergeClusterET_2_2_reg_13745, or_cond5_0_2_demorga_reg_14107, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_62_reg_14831, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_icet1 <= preMergeClusterET_2_2_reg_13745;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_icet1 <= preMergeClusterET_1_2_reg_13705;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_icet1 <= preMergeClusterET_0_2_reg_13664;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_icet1 <= preMergeClusterET_0_3_reg_13673;
        else 
            grp_mergeClusters_fu_9234_icet1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_icet2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeClusterET_1_2_reg_13705, or_cond5_0_2_demorga_reg_14107, tmp_31_reg_14126, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_39_reg_14603, tmp_62_reg_14831, sel_SEBB_reg_14862, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_icet2 <= sel_SEBB_reg_14862;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_icet2 <= tmp_39_reg_14603;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_icet2 <= tmp_31_reg_14126;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_icet2 <= preMergeClusterET_1_2_reg_13705;
        else 
            grp_mergeClusters_fu_9234_icet2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_ieta1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakEta_1_2_reg_13339, preMergePeakEta_2_2_reg_13387, or_cond5_0_2_demorga_reg_14107, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_62_reg_14831, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_ieta1 <= preMergePeakEta_2_2_reg_13387;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_ieta1 <= preMergePeakEta_1_2_reg_13339;
        elsif ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2)) or ((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107)))) then 
            grp_mergeClusters_fu_9234_ieta1 <= ap_const_lv16_4;
        else 
            grp_mergeClusters_fu_9234_ieta1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_ieta2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakEta_1_2_reg_13339, or_cond5_0_2_demorga_reg_14107, tmp_23_reg_14111, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_36_reg_14588, tmp_62_reg_14831, preMergePeakEta_1_1_1_reg_14847, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_ieta2 <= preMergePeakEta_1_1_1_reg_14847;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_ieta2 <= tmp_36_reg_14588;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_ieta2 <= tmp_23_reg_14111;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_ieta2 <= preMergePeakEta_1_2_reg_13339;
        else 
            grp_mergeClusters_fu_9234_ieta2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_iphi1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakPhi_0_2_reg_13426, preMergePeakPhi_1_2_reg_13471, preMergePeakPhi_2_2_reg_13515, or_cond5_0_2_demorga_reg_14107, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_62_reg_14831, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_iphi1 <= preMergePeakPhi_2_2_reg_13515;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_iphi1 <= preMergePeakPhi_1_2_reg_13471;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_iphi1 <= preMergePeakPhi_0_2_reg_13426;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_iphi1 <= ap_const_lv16_0;
        else 
            grp_mergeClusters_fu_9234_iphi1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_iphi2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakPhi_1_2_reg_13471, or_cond5_0_2_demorga_reg_14107, tmp_26_reg_14116, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_37_reg_14593, tmp_62_reg_14831, preMergePeakPhi_1_1_1_reg_14852, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_iphi2 <= preMergePeakPhi_1_1_1_reg_14852;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_iphi2 <= tmp_37_reg_14593;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_iphi2 <= tmp_26_reg_14116;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_iphi2 <= preMergePeakPhi_1_2_reg_13471;
        else 
            grp_mergeClusters_fu_9234_iphi2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_itet1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeTowerET_0_2_reg_13550, preMergeTowerET_0_3_reg_13559, preMergeTowerET_1_2_reg_13591, preMergeTowerET_2_2_reg_13631, or_cond5_0_2_demorga_reg_14107, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_62_reg_14831, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_itet1 <= preMergeTowerET_2_2_reg_13631;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_itet1 <= preMergeTowerET_1_2_reg_13591;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_itet1 <= preMergeTowerET_0_2_reg_13550;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_itet1 <= preMergeTowerET_0_3_reg_13559;
        else 
            grp_mergeClusters_fu_9234_itet1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9234_itet2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeTowerET_1_2_reg_13591, or_cond5_0_2_demorga_reg_14107, tmp_29_reg_14121, or_cond5_0_3_demorga_fu_10132_p2, tmp_56_reg_14584, tmp_38_reg_14598, tmp_62_reg_14831, preMergeTowerET_1_1_1_reg_14857, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = tmp_62_reg_14831))) then 
            grp_mergeClusters_fu_9234_itet2 <= preMergeTowerET_1_1_1_reg_14857;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_56_reg_14584))) then 
            grp_mergeClusters_fu_9234_itet2 <= tmp_38_reg_14598;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_0_2_demorga_reg_14107))) then 
            grp_mergeClusters_fu_9234_itet2 <= tmp_29_reg_14121;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_0_3_demorga_fu_10132_p2))) then 
            grp_mergeClusters_fu_9234_itet2 <= preMergeTowerET_1_2_reg_13591;
        else 
            grp_mergeClusters_fu_9234_itet2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_icet1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeClusterET_1_1_reg_13691, preMergeClusterET_1_3_reg_13718, preMergeClusterET_2_reg_13729, preMergeClusterET_2_3_reg_13754, tmp_54_reg_14170, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_icet1 <= preMergeClusterET_2_3_reg_13754;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_icet1 <= preMergeClusterET_1_3_reg_13718;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_icet1 <= preMergeClusterET_1_1_reg_13691;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_icet1 <= preMergeClusterET_2_reg_13729;
        else 
            grp_mergeClusters_fu_9248_icet1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_icet2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeClusterET_1_1_reg_13691, preMergeClusterET_1_2_reg_13705, tmp_54_reg_14170, tmp_35_reg_14217, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, sel_tmp17_reg_14654, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_icet2 <= preMergeClusterET_1_2_reg_13705;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_icet2 <= sel_tmp17_reg_14654;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_icet2 <= tmp_35_reg_14217;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_icet2 <= preMergeClusterET_1_1_reg_13691;
        else 
            grp_mergeClusters_fu_9248_icet2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_ieta1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakEta_1_1_reg_13323, preMergePeakEta_1_3_reg_13354, preMergePeakEta_2_0_reg_13367, preMergePeakEta_2_3_reg_13398, tmp_54_reg_14170, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_ieta1 <= preMergePeakEta_2_3_reg_13398;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_ieta1 <= preMergePeakEta_1_3_reg_13354;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_ieta1 <= preMergePeakEta_1_1_reg_13323;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_ieta1 <= preMergePeakEta_2_0_reg_13367;
        else 
            grp_mergeClusters_fu_9248_ieta1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_ieta2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakEta_1_1_reg_13323, preMergePeakEta_1_2_reg_13339, tmp_54_reg_14170, tmp_32_reg_14202, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, sel_tmp14_reg_14639, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_ieta2 <= preMergePeakEta_1_2_reg_13339;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_ieta2 <= sel_tmp14_reg_14639;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_ieta2 <= tmp_32_reg_14202;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_ieta2 <= preMergePeakEta_1_1_reg_13323;
        else 
            grp_mergeClusters_fu_9248_ieta2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_iphi1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakPhi_1_1_reg_13455, tmp_54_reg_14170, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625)) or ((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2)))) then 
            grp_mergeClusters_fu_9248_iphi1 <= ap_const_lv16_0;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_iphi1 <= preMergePeakPhi_1_1_reg_13455;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_iphi1 <= ap_const_lv16_4;
        else 
            grp_mergeClusters_fu_9248_iphi1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_iphi2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergePeakPhi_1_1_reg_13455, preMergePeakPhi_1_2_reg_13471, tmp_54_reg_14170, tmp_33_reg_14207, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, sel_tmp15_reg_14644, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_iphi2 <= preMergePeakPhi_1_2_reg_13471;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_iphi2 <= sel_tmp15_reg_14644;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_iphi2 <= tmp_33_reg_14207;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_iphi2 <= preMergePeakPhi_1_1_reg_13455;
        else 
            grp_mergeClusters_fu_9248_iphi2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_itet1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeTowerET_1_1_reg_13577, preMergeTowerET_1_3_reg_13604, preMergeTowerET_2_0_reg_13615, preMergeTowerET_2_3_reg_13640, tmp_54_reg_14170, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_itet1 <= preMergeTowerET_2_3_reg_13640;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_itet1 <= preMergeTowerET_1_3_reg_13604;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_itet1 <= preMergeTowerET_1_1_reg_13577;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_itet1 <= preMergeTowerET_2_0_reg_13615;
        else 
            grp_mergeClusters_fu_9248_itet1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_mergeClusters_fu_9248_itet2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage1, preMergeTowerET_1_1_reg_13577, preMergeTowerET_1_2_reg_13591, tmp_54_reg_14170, tmp_34_reg_14212, or_cond5_2_demorgan_fu_10443_p2, or_cond5_1_3_demorga_reg_14625, sel_tmp16_reg_14649, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_fu_11680_p2)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = or_cond5_2_3_demorga_fu_11680_p2))) then 
            grp_mergeClusters_fu_9248_itet2 <= preMergeTowerET_1_2_reg_13591;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = or_cond5_1_3_demorga_reg_14625))) then 
            grp_mergeClusters_fu_9248_itet2 <= sel_tmp16_reg_14649;
        elsif (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_0 = tmp_54_reg_14170))) then 
            grp_mergeClusters_fu_9248_itet2 <= tmp_34_reg_14212;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter2) and (ap_const_lv1_0 = or_cond5_2_demorgan_fu_10443_p2))) then 
            grp_mergeClusters_fu_9248_itet2 <= preMergeTowerET_1_1_reg_13577;
        else 
            grp_mergeClusters_fu_9248_itet2 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    nEta_1_1_1_fu_10166_p3 <= 
        nEta_2_1_1_cast_fu_10153_p3 when (tmp_87_1_1_fu_10161_p2(0) = '1') else 
        ap_const_lv3_2;
    nEta_1_1_2_fu_10924_p3 <= 
        nEta_2_1_2_cast_fu_10911_p3 when (tmp_87_1_2_fu_10919_p2(0) = '1') else 
        ap_const_lv3_2;
    nEta_1_1_3_fu_11177_p3 <= 
        nEta_2_1_3_cast_fu_11170_p3 when (tmp_87_1_3_reg_14227(0) = '1') else 
        ap_const_lv3_2;
    nEta_1_1_fu_10838_p3 <= 
        nEta_2_1_cast_fu_10831_p3 when (tmp_87_1_reg_14160(0) = '1') else 
        ap_const_lv3_2;
    nEta_1_2_1_fu_11277_p3 <= 
        nEta_2_2_1_cast_cast_fu_11270_p3 when (tmp_87_2_1_reg_14664(0) = '1') else 
        ap_const_lv3_3;
    nEta_1_2_2_fu_11476_p3 <= 
        nEta_2_2_2_cast_cast_fu_11463_p3 when (tmp_87_2_2_fu_11471_p2(0) = '1') else 
        ap_const_lv3_3;
    nEta_1_2_3_fu_11659_p3 <= 
        nEta_2_2_3_cast_cast_fu_11646_p3 when (tmp_87_2_3_fu_11654_p2(0) = '1') else 
        ap_const_lv3_3;
    nEta_1_2_fu_10422_p3 <= 
        nEta_2_2_cast_cast_fu_10409_p3 when (tmp_87_2_fu_10417_p2(0) = '1') else 
        ap_const_lv3_3;
    nEta_2_1_1_cast_fu_10153_p3 <= 
        ap_const_lv3_7 when (tmp_86_1_1_fu_10148_p2(0) = '1') else 
        ap_const_lv3_0;
    nEta_2_1_2_cast_fu_10911_p3 <= 
        ap_const_lv3_7 when (tmp_86_1_2_fu_10906_p2(0) = '1') else 
        ap_const_lv3_0;
    nEta_2_1_3_cast_fu_11170_p3 <= 
        ap_const_lv3_7 when (tmp_86_1_3_reg_14222(0) = '1') else 
        ap_const_lv3_0;
    nEta_2_1_cast_fu_10831_p3 <= 
        ap_const_lv3_7 when (tmp_86_1_reg_14155(0) = '1') else 
        ap_const_lv3_0;
    nEta_2_2_1_cast_cast_fu_11270_p3 <= 
        ap_const_lv3_7 when (tmp_86_2_1_reg_14659(0) = '1') else 
        ap_const_lv3_1;
    nEta_2_2_2_cast_cast_fu_11463_p3 <= 
        ap_const_lv3_7 when (tmp_86_2_2_fu_11458_p2(0) = '1') else 
        ap_const_lv3_1;
    nEta_2_2_3_cast_cast_fu_11646_p3 <= 
        ap_const_lv3_7 when (tmp_86_2_3_fu_11641_p2(0) = '1') else 
        ap_const_lv3_1;
    nEta_2_2_cast_cast_fu_10409_p3 <= 
        ap_const_lv3_7 when (tmp_86_2_fu_10404_p2(0) = '1') else 
        ap_const_lv3_1;
    nPhi_1_0_1_fu_9924_p3 <= 
        nPhi_2_0_1_cast_fu_9911_p3 when (tmp_90_0_1_fu_9919_p2(0) = '1') else 
        ap_const_lv3_2;
    nPhi_1_0_2_fu_10042_p3 <= 
        nPhi_2_0_2_cast_cast_fu_10029_p3 when (tmp_90_0_2_fu_10037_p2(0) = '1') else 
        ap_const_lv3_3;
    nPhi_1_1_1_fu_10192_p3 <= 
        nPhi_2_1_1_cast_fu_10179_p3 when (tmp_90_1_1_fu_10187_p2(0) = '1') else 
        ap_const_lv3_2;
    nPhi_1_1_2_fu_10950_p3 <= 
        nPhi_2_1_2_cast_cast_fu_10937_p3 when (tmp_90_1_2_fu_10945_p2(0) = '1') else 
        ap_const_lv3_3;
    nPhi_1_2_1_fu_11302_p3 <= 
        nPhi_2_2_1_cast_fu_11289_p3 when (tmp_90_2_1_fu_11297_p2(0) = '1') else 
        ap_const_lv3_2;
    nPhi_1_2_2_fu_11502_p3 <= 
        nPhi_2_2_2_cast_cast_fu_11489_p3 when (tmp_90_2_2_fu_11497_p2(0) = '1') else 
        ap_const_lv3_3;
    nPhi_2_0_1_cast_fu_9911_p3 <= 
        ap_const_lv3_7 when (tmp_88_0_1_fu_9906_p2(0) = '1') else 
        ap_const_lv3_0;
    nPhi_2_0_2_cast_cast_fu_10029_p3 <= 
        ap_const_lv3_7 when (tmp_88_0_2_fu_10024_p2(0) = '1') else 
        ap_const_lv3_1;
    nPhi_2_1_1_cast_fu_10179_p3 <= 
        ap_const_lv3_7 when (tmp_88_1_1_fu_10174_p2(0) = '1') else 
        ap_const_lv3_0;
    nPhi_2_1_2_cast_cast_fu_10937_p3 <= 
        ap_const_lv3_7 when (tmp_88_1_2_fu_10932_p2(0) = '1') else 
        ap_const_lv3_1;
    nPhi_2_2_1_cast_fu_11289_p3 <= 
        ap_const_lv3_7 when (tmp_88_2_1_fu_11284_p2(0) = '1') else 
        ap_const_lv3_0;
    nPhi_2_2_2_cast_cast_fu_11489_p3 <= 
        ap_const_lv3_7 when (tmp_88_2_2_fu_11484_p2(0) = '1') else 
        ap_const_lv3_1;
    not_tmp_87_0_1_fu_9932_p2 <= "0" when (preMergePeakEta_0_1_reg_13285 = ap_const_lv16_4) else "1";
    or_cond5_0_0_demorga_fu_9900_p2 <= (tmp_20_fu_9890_p2 or tmp_21_fu_9895_p2);
    or_cond5_0_2_demorga_fu_10058_p2 <= (tmp_51_fu_10050_p3 or tmp_87_0_2_fu_10019_p2);
    or_cond5_0_3_demorga_fu_10132_p2 <= (tmp_87_0_3_fu_10122_p2 or tmp_88_0_3_fu_10127_p2);
    or_cond5_1_3_demorga_fu_11197_p2 <= (tmp_58_fu_11189_p3 or tmp_88_1_3_fu_11184_p2);
    or_cond5_1_demorgan_fu_10858_p2 <= (tmp_53_fu_10850_p3 or tmp_90_1_fu_10845_p2);
    or_cond5_2_3_demorga_fu_11680_p2 <= (tmp_64_fu_11672_p3 or tmp_88_2_3_fu_11667_p2);
    or_cond5_2_demorgan_fu_10443_p2 <= (tmp_59_fu_10435_p3 or tmp_90_2_fu_10430_p2);
    p_read1_read3_i_fu_10490_p3 <= 
        ClusterDeposits_1_r_reg_13857 when (tmp_268_1_i_reg_14049(0) = '1') else 
        ClusterDeposits_3_r_reg_13893;
    p_read2_read_i_fu_10455_p3 <= 
        ClusterDeposits_2_r_reg_13899 when (tmp_268_i_reg_14039(0) = '1') else 
        ClusterDeposits_0_r_reg_13863;
    p_read2_read_read3_s_fu_10589_p3 <= 
        p_read2_read_i_fu_10455_p3 when (tmp_301_i_fu_10575_p2(0) = '1') else 
        p_read3_read1_i_fu_10485_p3;
    p_read32_read_i_fu_10470_p3 <= 
        ClusterEta_0_read_a_reg_13881 when (tmp_268_i_reg_14039(0) = '1') else 
        ClusterEta_2_read_a_reg_13917;
    p_read33_read_i_fu_10500_p3 <= 
        ClusterEta_1_read_a_reg_13887 when (tmp_268_1_i_reg_14049(0) = '1') else 
        ClusterEta_3_read_a_reg_13923;
    p_read34_read32_rea_fu_10605_p3 <= 
        p_read34_read_i_fu_10465_p3 when (tmp_301_i_fu_10575_p2(0) = '1') else 
        p_read35_read_i_fu_10495_p3;
    p_read34_read_i_fu_10465_p3 <= 
        ClusterEta_2_read_a_reg_13917 when (tmp_268_i_reg_14039(0) = '1') else 
        ClusterEta_0_read_a_reg_13881;
    p_read35_read33_rea_fu_10597_p3 <= 
        p_read35_read_i_fu_10495_p3 when (tmp_301_i_fu_10575_p2(0) = '1') else 
        p_read34_read_i_fu_10465_p3;
    p_read35_read_i_fu_10495_p3 <= 
        ClusterEta_3_read_a_reg_13923 when (tmp_268_1_i_reg_14049(0) = '1') else 
        ClusterEta_1_read_a_reg_13887;
    p_read36_read_i_fu_10530_p3 <= 
        ClusterEta_4_read_a_reg_13953 when (tmp_272_i_reg_14059(0) = '1') else 
        ClusterEta_6_read_a_reg_13989;
    p_read37_read39_Clus_fu_10759_p3 <= 
        p_read37_read_i_fu_10560_p3 when (tmp_306_1_i_fu_10737_p2(0) = '1') else 
        p_read36_read_i_fu_10530_p3;
    p_read37_read_i_fu_10560_p3 <= 
        ClusterEta_5_read_a_reg_13959 when (tmp_272_1_i_reg_14069(0) = '1') else 
        ClusterEta_7_read_a_reg_13995;
    p_read38_read_i_fu_10525_p3 <= 
        ClusterEta_6_read_a_reg_13989 when (tmp_272_i_reg_14059(0) = '1') else 
        ClusterEta_4_read_a_reg_13953;
    p_read39_read37_Clus_fu_10705_p3 <= 
        p_read39_read_i_fu_10555_p3 when (tmp_306_i_fu_10683_p2(0) = '1') else 
        p_read38_read_i_fu_10525_p3;
    p_read39_read_i_fu_10555_p3 <= 
        ClusterEta_7_read_a_reg_13995 when (tmp_272_1_i_reg_14069(0) = '1') else 
        ClusterEta_5_read_a_reg_13959;
    p_read3_read1_i_fu_10485_p3 <= 
        ClusterDeposits_3_r_reg_13893 when (tmp_268_1_i_reg_14049(0) = '1') else 
        ClusterDeposits_1_r_reg_13857;
    p_read3_read1_read2_fu_10581_p3 <= 
        p_read3_read1_i_fu_10485_p3 when (tmp_301_i_fu_10575_p2(0) = '1') else 
        p_read2_read_i_fu_10455_p3;
    p_read40_read_i_fu_10813_p3 <= 
        ClusterEta_8_read_a_reg_14027 when (tmp_311_i_fu_10791_p2(0) = '1') else 
        ClusterEta_9_read_a_reg_14033;
    p_read41_read_i_fu_10807_p3 <= 
        ClusterEta_9_read_a_reg_14033 when (tmp_311_i_fu_10791_p2(0) = '1') else 
        ClusterEta_8_read_a_reg_14027;
    p_read4_read6_i_fu_10520_p3 <= 
        ClusterDeposits_4_r_reg_13935 when (tmp_272_i_reg_14059(0) = '1') else 
        ClusterDeposits_6_r_reg_13971;
    p_read5_read7_Cluste_fu_10743_p3 <= 
        p_read5_read7_i_fu_10550_p3 when (tmp_306_1_i_fu_10737_p2(0) = '1') else 
        p_read4_read6_i_fu_10520_p3;
    p_read5_read7_i_fu_10550_p3 <= 
        ClusterDeposits_5_r_reg_13929 when (tmp_272_1_i_reg_14069(0) = '1') else 
        ClusterDeposits_7_r_reg_13965;
    p_read64_read_i_fu_10480_p3 <= 
        ClusterPhi_0_read_a_reg_13875 when (tmp_268_i_reg_14039(0) = '1') else 
        ClusterPhi_2_read_a_reg_13911;
    p_read65_read_i_fu_10510_p3 <= 
        ClusterPhi_1_read_a_reg_13869 when (tmp_268_1_i_reg_14049(0) = '1') else 
        ClusterPhi_3_read_a_reg_13905;
    p_read66_read64_rea_fu_10621_p3 <= 
        p_read66_read_i_fu_10475_p3 when (tmp_301_i_fu_10575_p2(0) = '1') else 
        p_read67_read_i_fu_10505_p3;
    p_read66_read_i_fu_10475_p3 <= 
        ClusterPhi_2_read_a_reg_13911 when (tmp_268_i_reg_14039(0) = '1') else 
        ClusterPhi_0_read_a_reg_13875;
    p_read67_read65_rea_fu_10613_p3 <= 
        p_read67_read_i_fu_10505_p3 when (tmp_301_i_fu_10575_p2(0) = '1') else 
        p_read66_read_i_fu_10475_p3;
    p_read67_read_i_fu_10505_p3 <= 
        ClusterPhi_3_read_a_reg_13905 when (tmp_268_1_i_reg_14049(0) = '1') else 
        ClusterPhi_1_read_a_reg_13869;
    p_read68_read_i_fu_10540_p3 <= 
        ClusterPhi_4_read_a_reg_13947 when (tmp_272_i_reg_14059(0) = '1') else 
        ClusterPhi_6_read_a_reg_13983;
    p_read69_read71_Clus_fu_10775_p3 <= 
        p_read69_read_i_fu_10570_p3 when (tmp_306_1_i_fu_10737_p2(0) = '1') else 
        p_read68_read_i_fu_10540_p3;
    p_read69_read_i_fu_10570_p3 <= 
        ClusterPhi_5_read_a_reg_13941 when (tmp_272_1_i_reg_14069(0) = '1') else 
        ClusterPhi_7_read_a_reg_13977;
    p_read6_read4_i_fu_10515_p3 <= 
        ClusterDeposits_6_r_reg_13971 when (tmp_272_i_reg_14059(0) = '1') else 
        ClusterDeposits_4_r_reg_13935;
    p_read70_read_i_fu_10535_p3 <= 
        ClusterPhi_6_read_a_reg_13983 when (tmp_272_i_reg_14059(0) = '1') else 
        ClusterPhi_4_read_a_reg_13947;
    p_read71_read69_Clus_fu_10721_p3 <= 
        p_read71_read_i_fu_10565_p3 when (tmp_306_i_fu_10683_p2(0) = '1') else 
        p_read70_read_i_fu_10535_p3;
    p_read71_read_i_fu_10565_p3 <= 
        ClusterPhi_7_read_a_reg_13977 when (tmp_272_1_i_reg_14069(0) = '1') else 
        ClusterPhi_5_read_a_reg_13941;
    p_read72_read_i_fu_10825_p3 <= 
        ClusterPhi_8_read_a_reg_14021 when (tmp_311_i_fu_10791_p2(0) = '1') else 
        ClusterPhi_9_read_a_reg_14015;
    p_read73_read_i_fu_10819_p3 <= 
        ClusterPhi_9_read_a_reg_14015 when (tmp_311_i_fu_10791_p2(0) = '1') else 
        ClusterPhi_8_read_a_reg_14021;
    p_read7_read5_Cluste_fu_10689_p3 <= 
        p_read7_read5_i_fu_10545_p3 when (tmp_306_i_fu_10683_p2(0) = '1') else 
        p_read6_read4_i_fu_10515_p3;
    p_read7_read5_i_fu_10545_p3 <= 
        ClusterDeposits_7_r_reg_13965 when (tmp_272_1_i_reg_14069(0) = '1') else 
        ClusterDeposits_5_r_reg_13929;
    p_read8_read9_i_fu_10801_p3 <= 
        ClusterDeposits_8_r_reg_14008 when (tmp_311_i_fu_10791_p2(0) = '1') else 
        ClusterDeposits_9_r_reg_14001;
    p_read9_read8_i_fu_10795_p3 <= 
        ClusterDeposits_9_r_reg_14001 when (tmp_311_i_fu_10791_p2(0) = '1') else 
        ClusterDeposits_8_r_reg_14008;
    p_read_read2_i_fu_10460_p3 <= 
        ClusterDeposits_0_r_reg_13863 when (tmp_268_i_reg_14039(0) = '1') else 
        ClusterDeposits_2_r_reg_13899;
    peakEta_0_0 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_0_new_1_reg_6621;

    peakEta_0_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage4)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            peakEta_0_0_ap_vld <= ap_const_logic_1;
        else 
            peakEta_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_0_0_new_2_fu_11757_p3 <= 
        peakEta_0_0_new_3_fu_11728_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        peakEta_0_0_new_reg_6344;
    peakEta_0_1 <= ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_5_reg_6942;

    peakEta_0_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            peakEta_0_1_ap_vld <= ap_const_logic_1;
        else 
            peakEta_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_0_1_new_2_fu_11567_p3 <= 
        call_ret_1_reg_14669_4 when (sel_tmp4_reg_14469(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_reg_6424;
    peakEta_0_1_new_4_fu_11765_p3 <= 
        peakEta_0_1_new_s_fu_11716_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_1_reg_6504;
    peakEta_0_1_new_6_fu_12059_p3 <= 
        peakEta_0_1_new_7_fu_12042_p3 when (sel_tmp12_fu_12054_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683;
    peakEta_0_1_new_7_fu_12042_p3 <= 
        peakEta_addr_16_ret_1_5_reg_14705 when (cond1_reg_14608(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_1_new_3_reg_6683;
    peakEta_0_2 <= ap_phi_precharge_reg_pp0_iter4_peakEta_0_2_new_3_reg_7139;

    peakEta_0_2_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_0_2_ap_vld <= ap_const_logic_1;
        else 
            peakEta_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_0_2_new_2_fu_11773_p3 <= 
        peakEta_0_2_new_7_fu_11704_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        peakEta_0_2_new_reg_6464;
    peakEta_0_2_new_4_fu_12152_p3 <= 
        call_ret_1_3_reg_14730_4 when (sel_tmp13_reg_14629(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_2_new_1_reg_6801;
    peakEta_0_3 <= ap_phi_precharge_reg_pp0_iter4_peakEta_0_3_new_7_reg_7201;

    peakEta_0_3_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_0_3_ap_vld <= ap_const_logic_1;
        else 
            peakEta_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_0_3_new_2_fu_11574_p3 <= 
        peakEta_0_3_new_reg_6384 when (sel_tmp4_reg_14469(0) = '1') else 
        peakEta_0_3_new_reg_6384;
    peakEta_0_3_new_4_fu_11781_p3 <= 
        peakEta_0_3_new_9_fu_11692_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_1_reg_6548;
    peakEta_0_3_new_6_fu_12067_p3 <= 
        peakEta_0_3_new_s_fu_12048_p3 when (sel_tmp12_fu_12054_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863;
    peakEta_0_3_new_8_fu_12179_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021 when (sel_tmp13_reg_14629(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_5_reg_7021;
    peakEta_0_3_new_s_fu_12048_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_peakEta_0_3_new_3_reg_6863 when (cond1_reg_14608(0) = '1') else 
        peakEta_addr_16_ret_1_5_reg_14705;
    peakEta_1_0 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_0_new_3_reg_7503;

    peakEta_1_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_1_0_ap_vld <= ap_const_logic_1;
        else 
            peakEta_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_1_0_new_4_fu_12316_p3 <= 
        peakEta_1_0_new_6_fu_12285_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        peakEta_1_0_new_reg_6581;
    peakEta_1_1 <= peakEta_1_1_new_8_phi_fu_7705_p6;

    peakEta_1_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_1_1_ap_vld <= ap_const_logic_1;
        else 
            peakEta_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_1_1_new_3_fu_12987_p3 <= 
        peakEta_addr_16_ret_4_reg_14992 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454;
    peakEta_1_1_new_5_fu_12203_p3 <= 
        call_ret_2_reg_14247_4 when (cond9_reg_14236(0) = '1') else 
        peakEta_1_1_new_reg_6745;
    peakEta_1_1_new_7_fu_12309_p3 <= 
        peakEta_1_1_new_2_fu_12297_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_4_reg_7337;

    peakEta_1_1_new_8_phi_fu_7705_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454, ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_8_reg_7702, peakEta_1_1_new_9_fu_12999_p3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            peakEta_1_1_new_8_phi_fu_7705_p6 <= peakEta_1_1_new_9_fu_12999_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            peakEta_1_1_new_8_phi_fu_7705_p6 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454;
        else 
            peakEta_1_1_new_8_phi_fu_7705_p6 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_8_reg_7702;
        end if; 
    end process;

    peakEta_1_1_new_9_fu_12999_p3 <= 
        peakEta_1_1_new_3_fu_12987_p3 when (ap_pipeline_reg_pp0_iter4_cond2_reg_14867(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_1_new_6_reg_7454;
    peakEta_1_2 <= peakEta_1_2_new_5_phi_fu_7856_p4;

    peakEta_1_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_1_2_ap_vld <= ap_const_logic_1;
        else 
            peakEta_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_1_2_new_4_fu_12323_p3 <= 
        peakEta_1_2_new_s_fu_12273_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        peakEta_1_2_new_reg_7083;

    peakEta_1_2_new_5_phi_fu_7856_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556, ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_5_reg_7853, peakEta_1_2_new_6_fu_13094_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                peakEta_1_2_new_5_phi_fu_7856_p4 <= peakEta_1_2_new_6_fu_13094_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                peakEta_1_2_new_5_phi_fu_7856_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556;
            else 
                peakEta_1_2_new_5_phi_fu_7856_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_5_reg_7853;
            end if;
        else 
            peakEta_1_2_new_5_phi_fu_7856_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_5_reg_7853;
        end if; 
    end process;

    peakEta_1_2_new_6_fu_13094_p3 <= 
        call_ret_2_3_reg_15031_4 when (cond3_reg_15020(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_2_new_3_reg_7556;
    peakEta_1_3 <= peakEta_1_3_new_8_phi_fu_7900_p4;

    peakEta_1_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_1_3_ap_vld <= ap_const_logic_1;
        else 
            peakEta_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_1_3_new_3_fu_12240_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281 when (ap_pipeline_reg_pp0_iter3_cond9_reg_14236(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_reg_7281;
    peakEta_1_3_new_5_fu_12330_p3 <= 
        peakEta_1_3_new_1_fu_12261_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_2_reg_7381;

    peakEta_1_3_new_6_phi_fu_7758_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605, ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_6_reg_7755, peakEta_1_3_new_7_fu_13008_p3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            peakEta_1_3_new_6_phi_fu_7758_p6 <= peakEta_1_3_new_7_fu_13008_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            peakEta_1_3_new_6_phi_fu_7758_p6 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605;
        else 
            peakEta_1_3_new_6_phi_fu_7758_p6 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_6_reg_7755;
        end if; 
    end process;

    peakEta_1_3_new_7_fu_13008_p3 <= 
        peakEta_1_3_new_s_fu_12993_p3 when (ap_pipeline_reg_pp0_iter4_cond2_reg_14867(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605;

    peakEta_1_3_new_8_phi_fu_7900_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, peakEta_1_3_new_6_phi_fu_7758_p6, ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_8_reg_7897, peakEta_1_3_new_9_fu_13102_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                peakEta_1_3_new_8_phi_fu_7900_p4 <= peakEta_1_3_new_9_fu_13102_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                peakEta_1_3_new_8_phi_fu_7900_p4 <= peakEta_1_3_new_6_phi_fu_7758_p6;
            else 
                peakEta_1_3_new_8_phi_fu_7900_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_8_reg_7897;
            end if;
        else 
            peakEta_1_3_new_8_phi_fu_7900_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_8_reg_7897;
        end if; 
    end process;

    peakEta_1_3_new_9_fu_13102_p3 <= 
        peakEta_1_3_new_6_phi_fu_7758_p6 when (cond3_reg_15020(0) = '1') else 
        peakEta_1_3_new_6_phi_fu_7758_p6;
    peakEta_1_3_new_s_fu_12993_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_peakEta_1_3_new_4_reg_7605 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        peakEta_addr_16_ret_4_reg_14992;
    peakEta_2_0 <= ap_phi_precharge_reg_pp0_iter4_peakEta_2_0_new_reg_7414;

    peakEta_2_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_2_0_ap_vld <= ap_const_logic_1;
        else 
            peakEta_2_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_2_1 <= ap_phi_precharge_reg_pp0_iter4_peakEta_2_1_new_reg_7654;

    peakEta_2_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_2_1_ap_vld <= ap_const_logic_1;
        else 
            peakEta_2_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_2_2 <= peakEta_2_2_new_phi_fu_7808_p6;

    peakEta_2_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_2_2_ap_vld <= ap_const_logic_1;
        else 
            peakEta_2_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    peakEta_2_2_new_phi_fu_7808_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_2_reg_13387, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, peakEta_addr4_ret_2_2_reg_14968, ap_phi_precharge_reg_pp0_iter4_peakEta_2_2_new_reg_7805)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            peakEta_2_2_new_phi_fu_7808_p6 <= peakEta_addr4_ret_2_2_reg_14968;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            peakEta_2_2_new_phi_fu_7808_p6 <= ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_2_reg_13387;
        else 
            peakEta_2_2_new_phi_fu_7808_p6 <= ap_phi_precharge_reg_pp0_iter4_peakEta_2_2_new_reg_7805;
        end if; 
    end process;

    peakEta_2_3 <= peakEta_2_3_new_phi_fu_7933_p4;

    peakEta_2_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakEta_2_3_ap_vld <= ap_const_logic_1;
        else 
            peakEta_2_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    peakEta_2_3_new_phi_fu_7933_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_3_reg_13398, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, peakEta_addr4_ret_2_3_reg_15039, ap_phi_precharge_reg_pp0_iter4_peakEta_2_3_new_reg_7930)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                peakEta_2_3_new_phi_fu_7933_p4 <= peakEta_addr4_ret_2_3_reg_15039;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                peakEta_2_3_new_phi_fu_7933_p4 <= ap_pipeline_reg_pp0_iter3_preMergePeakEta_2_3_reg_13398;
            else 
                peakEta_2_3_new_phi_fu_7933_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_2_3_new_reg_7930;
            end if;
        else 
            peakEta_2_3_new_phi_fu_7933_p4 <= ap_phi_precharge_reg_pp0_iter4_peakEta_2_3_new_reg_7930;
        end if; 
    end process;

    peakEta_3_2 <= ap_pipeline_reg_pp0_iter2_peakEta_addr4_ret_3_2_reg_13159;

    peakEta_3_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            peakEta_3_2_ap_vld <= ap_const_logic_1;
        else 
            peakEta_3_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakEta_4_2 <= ap_pipeline_reg_pp0_iter2_peakEta_addr4_ret_3_2_reg_13159;

    peakEta_4_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            peakEta_4_2_ap_vld <= ap_const_logic_1;
        else 
            peakEta_4_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_0_0 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_0_new_1_reg_6636;

    peakPhi_0_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage4)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            peakPhi_0_0_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_0_0_new_2_fu_11849_p3 <= 
        peakPhi_0_0_new_3_fu_11825_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        peakPhi_0_0_new_reg_6354;
    peakPhi_0_1 <= ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_5_reg_6957;

    peakPhi_0_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            peakPhi_0_1_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_0_1_new_2_fu_11584_p3 <= 
        call_ret_1_reg_14669_5 when (sel_tmp4_reg_14469(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_reg_6434;
    peakPhi_0_1_new_4_fu_11857_p3 <= 
        peakPhi_0_1_new_7_fu_11813_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_1_reg_6515;
    peakPhi_0_1_new_6_fu_12087_p3 <= 
        peakPhi_0_1_new_8_fu_12075_p3 when (sel_tmp12_fu_12054_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698;
    peakPhi_0_1_new_8_fu_12075_p3 <= 
        peakPhi_addr_111_ret_3_reg_14711 when (cond1_reg_14608(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_1_new_3_reg_6698;
    peakPhi_0_2 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_0_2_new_3_reg_7154;

    peakPhi_0_2_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_0_2_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_0_2_new_2_fu_11865_p3 <= 
        peakPhi_0_2_new_9_fu_11801_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        peakPhi_0_2_new_reg_6474;
    peakPhi_0_2_new_4_fu_12162_p3 <= 
        call_ret_1_3_reg_14730_5 when (sel_tmp13_reg_14629(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_2_new_1_reg_6816;
    peakPhi_0_3 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_0_3_new_7_reg_7216;

    peakPhi_0_3_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_0_3_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_0_3_new_2_fu_11591_p3 <= 
        peakPhi_0_3_new_reg_6394 when (sel_tmp4_reg_14469(0) = '1') else 
        peakPhi_0_3_new_reg_6394;
    peakPhi_0_3_new_4_fu_11873_p3 <= 
        peakPhi_0_3_new_9_fu_11789_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_1_reg_6559;
    peakPhi_0_3_new_6_fu_12095_p3 <= 
        peakPhi_0_3_new_s_fu_12081_p3 when (sel_tmp12_fu_12054_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878;
    peakPhi_0_3_new_8_fu_12186_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036 when (sel_tmp13_reg_14629(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_5_reg_7036;
    peakPhi_0_3_new_s_fu_12081_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_peakPhi_0_3_new_3_reg_6878 when (cond1_reg_14608(0) = '1') else 
        peakPhi_addr_111_ret_3_reg_14711;
    peakPhi_1_0 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_0_new_3_reg_7516;

    peakPhi_1_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_1_0_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_1_0_new_4_fu_12392_p3 <= 
        peakPhi_1_0_new_5_fu_12361_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        peakPhi_1_0_new_reg_6591;
    peakPhi_1_1 <= peakPhi_1_1_new_8_phi_fu_7718_p6;

    peakPhi_1_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_1_1_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_1_1_new_3_fu_13017_p3 <= 
        peakPhi_addr_111_ret_6_reg_14998 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466;
    peakPhi_1_1_new_5_fu_12213_p3 <= 
        call_ret_2_reg_14247_5 when (cond9_reg_14236(0) = '1') else 
        peakPhi_1_1_new_reg_6759;
    peakPhi_1_1_new_7_fu_12385_p3 <= 
        peakPhi_1_1_new_2_fu_12373_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_4_reg_7348;

    peakPhi_1_1_new_8_phi_fu_7718_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_8_reg_7715, peakPhi_1_1_new_9_fu_13029_p3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            peakPhi_1_1_new_8_phi_fu_7718_p6 <= peakPhi_1_1_new_9_fu_13029_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            peakPhi_1_1_new_8_phi_fu_7718_p6 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466;
        else 
            peakPhi_1_1_new_8_phi_fu_7718_p6 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_8_reg_7715;
        end if; 
    end process;

    peakPhi_1_1_new_9_fu_13029_p3 <= 
        peakPhi_1_1_new_3_fu_13017_p3 when (ap_pipeline_reg_pp0_iter4_cond2_reg_14867(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_1_new_6_reg_7466;
    peakPhi_1_2 <= peakPhi_1_2_new_5_phi_fu_7867_p4;

    peakPhi_1_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_1_2_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_1_2_new_4_fu_12399_p3 <= 
        peakPhi_1_2_new_s_fu_12349_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        peakPhi_1_2_new_reg_7097;

    peakPhi_1_2_new_5_phi_fu_7867_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_5_reg_7864, peakPhi_1_2_new_6_fu_13113_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                peakPhi_1_2_new_5_phi_fu_7867_p4 <= peakPhi_1_2_new_6_fu_13113_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                peakPhi_1_2_new_5_phi_fu_7867_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568;
            else 
                peakPhi_1_2_new_5_phi_fu_7867_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_5_reg_7864;
            end if;
        else 
            peakPhi_1_2_new_5_phi_fu_7867_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_5_reg_7864;
        end if; 
    end process;

    peakPhi_1_2_new_6_fu_13113_p3 <= 
        call_ret_2_3_reg_15031_5 when (cond3_reg_15020(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_2_new_3_reg_7568;
    peakPhi_1_3 <= peakPhi_1_3_new_8_phi_fu_7911_p4;

    peakPhi_1_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_1_3_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_1_3_new_3_fu_12247_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295 when (ap_pipeline_reg_pp0_iter3_cond9_reg_14236(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_reg_7295;
    peakPhi_1_3_new_5_fu_12406_p3 <= 
        peakPhi_1_3_new_1_fu_12337_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_2_reg_7392;

    peakPhi_1_3_new_6_phi_fu_7770_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_6_reg_7767, peakPhi_1_3_new_7_fu_13038_p3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            peakPhi_1_3_new_6_phi_fu_7770_p6 <= peakPhi_1_3_new_7_fu_13038_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            peakPhi_1_3_new_6_phi_fu_7770_p6 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617;
        else 
            peakPhi_1_3_new_6_phi_fu_7770_p6 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_6_reg_7767;
        end if; 
    end process;

    peakPhi_1_3_new_7_fu_13038_p3 <= 
        peakPhi_1_3_new_s_fu_13023_p3 when (ap_pipeline_reg_pp0_iter4_cond2_reg_14867(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617;

    peakPhi_1_3_new_8_phi_fu_7911_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, peakPhi_1_3_new_6_phi_fu_7770_p6, ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_8_reg_7908, peakPhi_1_3_new_9_fu_13121_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                peakPhi_1_3_new_8_phi_fu_7911_p4 <= peakPhi_1_3_new_9_fu_13121_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                peakPhi_1_3_new_8_phi_fu_7911_p4 <= peakPhi_1_3_new_6_phi_fu_7770_p6;
            else 
                peakPhi_1_3_new_8_phi_fu_7911_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_8_reg_7908;
            end if;
        else 
            peakPhi_1_3_new_8_phi_fu_7911_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_8_reg_7908;
        end if; 
    end process;

    peakPhi_1_3_new_9_fu_13121_p3 <= 
        peakPhi_1_3_new_6_phi_fu_7770_p6 when (cond3_reg_15020(0) = '1') else 
        peakPhi_1_3_new_6_phi_fu_7770_p6;
    peakPhi_1_3_new_s_fu_13023_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_peakPhi_1_3_new_4_reg_7617 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        peakPhi_addr_111_ret_6_reg_14998;
    peakPhi_2_0 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_2_0_new_reg_7424;

    peakPhi_2_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_2_0_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_2_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_2_1 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_2_1_new_reg_7666;

    peakPhi_2_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_2_1_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_2_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_2_2 <= peakPhi_2_2_new_phi_fu_7820_p6;

    peakPhi_2_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_2_2_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_2_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    peakPhi_2_2_new_phi_fu_7820_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_2_reg_13515, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, peakPhi_addr9_ret_2_2_reg_14974, ap_phi_precharge_reg_pp0_iter4_peakPhi_2_2_new_reg_7817)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            peakPhi_2_2_new_phi_fu_7820_p6 <= peakPhi_addr9_ret_2_2_reg_14974;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            peakPhi_2_2_new_phi_fu_7820_p6 <= ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_2_reg_13515;
        else 
            peakPhi_2_2_new_phi_fu_7820_p6 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_2_2_new_reg_7817;
        end if; 
    end process;

    peakPhi_2_3 <= peakPhi_2_3_new_phi_fu_7943_p4;

    peakPhi_2_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            peakPhi_2_3_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_2_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    peakPhi_2_3_new_phi_fu_7943_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_3_reg_13526, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, peakPhi_addr9_ret_2_3_reg_15044, ap_phi_precharge_reg_pp0_iter4_peakPhi_2_3_new_reg_7940)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                peakPhi_2_3_new_phi_fu_7943_p4 <= peakPhi_addr9_ret_2_3_reg_15044;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                peakPhi_2_3_new_phi_fu_7943_p4 <= ap_pipeline_reg_pp0_iter3_preMergePeakPhi_2_3_reg_13526;
            else 
                peakPhi_2_3_new_phi_fu_7943_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_2_3_new_reg_7940;
            end if;
        else 
            peakPhi_2_3_new_phi_fu_7943_p4 <= ap_phi_precharge_reg_pp0_iter4_peakPhi_2_3_new_reg_7940;
        end if; 
    end process;

    peakPhi_3_2 <= ap_pipeline_reg_pp0_iter2_peakPhi_addr9_ret_3_2_reg_13165;

    peakPhi_3_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            peakPhi_3_2_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_3_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    peakPhi_4_2 <= ap_pipeline_reg_pp0_iter2_peakPhi_addr9_ret_3_2_reg_13165;

    peakPhi_4_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            peakPhi_4_2_ap_vld <= ap_const_logic_1;
        else 
            peakPhi_4_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    preMergeClusterET_lo_4_fu_11450_p3 <= 
        tmp_40_fu_11328_p6 when (sel_tmp20_fu_11366_p2(0) = '1') else 
        sel_tmp23_fu_11442_p3;
    preMergeClusterET_lo_fu_10012_p3 <= 
        preMergeClusterET_1_reg_13681 when (sel_tmp8_fu_9967_p2(0) = '1') else 
        sel_tmp2_fu_10006_p3;
    preMergePeakEta_1_1_1_fu_11534_p3 <= 
        preMergePeakEta_1_1_reg_13323 when (cond_fu_11528_p2(0) = '1') else 
        preMergePeakEta_1_3_reg_13354;
    preMergePeakEta_load_4_fu_11372_p3 <= 
        tmp_40_fu_11328_p6 when (sel_tmp20_fu_11366_p2(0) = '1') else 
        sel_tmp19_fu_11358_p3;
    preMergePeakEta_load_fu_9973_p3 <= 
        preMergePeakEta_1_0_reg_13311 when (sel_tmp8_fu_9967_p2(0) = '1') else 
        sel_tmp3_fu_9961_p3;
    preMergePeakPhi_1_1_1_fu_11540_p3 <= 
        preMergePeakPhi_1_1_reg_13455 when (cond_fu_11528_p2(0) = '1') else 
        preMergePeakPhi_1_3_reg_13486;
    preMergePeakPhi_load_4_fu_11398_p3 <= 
        tmp_40_fu_11328_p6 when (sel_tmp20_fu_11366_p2(0) = '1') else 
        sel_tmp21_fu_11390_p3;
    preMergePeakPhi_load_fu_9986_p3 <= 
        preMergePeakPhi_1_0_reg_13445 when (sel_tmp8_fu_9967_p2(0) = '1') else 
        sel_tmp9_fu_9980_p3;
    preMergeTowerET_1_1_1_fu_11546_p3 <= 
        preMergeTowerET_1_1_reg_13577 when (cond_fu_11528_p2(0) = '1') else 
        preMergeTowerET_1_3_reg_13604;
    preMergeTowerET_load_4_fu_11424_p3 <= 
        tmp_40_fu_11328_p6 when (sel_tmp20_fu_11366_p2(0) = '1') else 
        sel_tmp22_fu_11416_p3;
    preMergeTowerET_load_fu_9999_p3 <= 
        preMergeTowerET_1_0_reg_13567 when (sel_tmp8_fu_9967_p2(0) = '1') else 
        sel_tmp1_fu_9993_p3;
    sel_SEBB_fu_11552_p3 <= 
        preMergeClusterET_1_1_reg_13691 when (cond_fu_11528_p2(0) = '1') else 
        preMergeClusterET_1_3_reg_13718;
    sel_tmp10_fu_10888_p3 <= 
        preMergeClusterET_0_1_reg_13655 when (sel_tmp4_fu_10864_p2(0) = '1') else 
        preMergeClusterET_2_1_reg_13736;
    sel_tmp11_fu_11752_p2 <= "1" when (nEta_1_1_1_reg_14165 = ap_const_lv3_0) else "0";
    sel_tmp12_fu_12054_p2 <= "1" when (nEta_1_1_2_reg_14579 = ap_const_lv3_0) else "0";
    sel_tmp13_fu_11203_p2 <= "1" when (nEta_1_1_3_fu_11177_p3 = ap_const_lv3_0) else "0";
    sel_tmp14_fu_11209_p3 <= 
        preMergePeakEta_0_2_reg_13294 when (sel_tmp13_fu_11203_p2(0) = '1') else 
        preMergePeakEta_2_2_reg_13387;
    sel_tmp15_fu_11215_p3 <= 
        preMergePeakPhi_0_2_reg_13426 when (sel_tmp13_fu_11203_p2(0) = '1') else 
        preMergePeakPhi_2_2_reg_13515;
    sel_tmp16_fu_11221_p3 <= 
        preMergeTowerET_0_2_reg_13550 when (sel_tmp13_fu_11203_p2(0) = '1') else 
        preMergeTowerET_2_2_reg_13631;
    sel_tmp17_fu_11227_p3 <= 
        preMergeClusterET_0_2_reg_13664 when (sel_tmp13_fu_11203_p2(0) = '1') else 
        preMergeClusterET_2_2_reg_13745;
    sel_tmp18_fu_11352_p2 <= "1" when (nEta_1_2_1_fu_11277_p3 = ap_const_lv3_1) else "0";
    sel_tmp19_fu_11358_p3 <= 
        tmp_41_fu_11342_p6 when (sel_tmp18_fu_11352_p2(0) = '1') else 
        tmp_40_fu_11328_p6;
    sel_tmp1_fu_9993_p3 <= 
        preMergeTowerET_1_1_reg_13577 when (sel_tmp_fu_9955_p2(0) = '1') else 
        preMergeTowerET_1_2_reg_13591;
    sel_tmp20_fu_11366_p2 <= "1" when (nEta_1_2_1_fu_11277_p3 = ap_const_lv3_3) else "0";
    sel_tmp21_fu_11390_p3 <= 
        tmp_42_fu_11380_p6 when (sel_tmp18_fu_11352_p2(0) = '1') else 
        tmp_40_fu_11328_p6;
    sel_tmp22_fu_11416_p3 <= 
        tmp_43_fu_11406_p6 when (sel_tmp18_fu_11352_p2(0) = '1') else 
        tmp_40_fu_11328_p6;
    sel_tmp23_fu_11442_p3 <= 
        tmp_44_fu_11432_p6 when (sel_tmp18_fu_11352_p2(0) = '1') else 
        tmp_40_fu_11328_p6;
    sel_tmp2_fu_10006_p3 <= 
        preMergeClusterET_1_1_reg_13691 when (sel_tmp_fu_9955_p2(0) = '1') else 
        preMergeClusterET_1_2_reg_13705;
    sel_tmp3_fu_9961_p3 <= 
        preMergePeakEta_1_1_reg_13323 when (sel_tmp_fu_9955_p2(0) = '1') else 
        preMergePeakEta_1_2_reg_13339;
    sel_tmp4_fu_10864_p2 <= "1" when (nEta_1_1_fu_10838_p3 = ap_const_lv3_0) else "0";
    sel_tmp5_fu_10870_p3 <= 
        preMergePeakEta_0_1_reg_13285 when (sel_tmp4_fu_10864_p2(0) = '1') else 
        preMergePeakEta_2_1_reg_13376;
    sel_tmp6_fu_10876_p3 <= 
        preMergePeakPhi_0_1_reg_13415 when (sel_tmp4_fu_10864_p2(0) = '1') else 
        preMergePeakPhi_2_1_reg_13504;
    sel_tmp7_fu_10882_p3 <= 
        preMergeTowerET_0_1_reg_13541 when (sel_tmp4_fu_10864_p2(0) = '1') else 
        preMergeTowerET_2_1_reg_13622;
    sel_tmp8_fu_9967_p2 <= "1" when (tmp_50_fu_9951_p1 = ap_const_lv2_0) else "0";
    sel_tmp9_fu_9980_p3 <= 
        preMergePeakPhi_1_1_reg_13455 when (sel_tmp_fu_9955_p2(0) = '1') else 
        preMergePeakPhi_1_2_reg_13471;
    sel_tmp_fu_9955_p2 <= "1" when (tmp_50_fu_9951_p1 = ap_const_lv2_1) else "0";
    tmp_19_fu_9706_p2 <= "1" when (unsigned(clusterET3_3_2_reg_13197) < unsigned(clusterET3_2_reg_13204)) else "0";
    tmp_20_fu_9890_p2 <= "0" when (preMergePeakEta_0_0_reg_13278 = ap_const_lv16_4) else "1";
    tmp_21_fu_9895_p2 <= "0" when (preMergePeakPhi_0_0_reg_13408 = ap_const_lv16_4) else "1";
    tmp_22_fu_10200_p2 <= (nEta_1_1_1_fu_10166_p3 or nPhi_1_1_1_fu_10192_p3);
    tmp_24_fu_10218_p3 <= (nEta_1_1_1_fu_10166_p3 & tmp_55_fu_10214_p1);
    tmp_25_fu_10958_p2 <= (nEta_1_1_2_fu_10924_p3 or nPhi_1_1_2_fu_10950_p3);
    tmp_268_1_i_fu_9872_p2 <= "1" when (unsigned(ClusterDeposits_1_r_fu_9670_p3) < unsigned(ClusterDeposits_3_r_fu_9710_p3)) else "0";
    tmp_268_i_fu_9866_p2 <= "1" when (unsigned(ClusterDeposits_0_r_fu_9676_p3) < unsigned(ClusterDeposits_2_r_fu_9716_p3)) else "0";
    tmp_272_1_i_fu_9884_p2 <= "1" when (unsigned(ClusterDeposits_5_r_fu_9750_p3) > unsigned(ClusterDeposits_7_r_fu_9790_p3)) else "0";
    tmp_272_i_fu_9878_p2 <= "1" when (unsigned(ClusterDeposits_4_r_fu_9756_p3) > unsigned(ClusterDeposits_6_r_fu_9796_p3)) else "0";
    tmp_27_fu_10976_p3 <= (nEta_1_1_2_fu_10924_p3 & tmp_57_fu_10972_p1);
    tmp_28_fu_11310_p2 <= (nEta_1_2_1_fu_11277_p3 or nPhi_1_2_1_fu_11302_p3);
    tmp_301_1_i_fu_10629_p2 <= "1" when (unsigned(p_read_read2_i_fu_10460_p3) < unsigned(p_read1_read3_i_fu_10490_p3)) else "0";
    tmp_301_i_fu_10575_p2 <= "1" when (unsigned(p_read2_read_i_fu_10455_p3) < unsigned(p_read3_read1_i_fu_10485_p3)) else "0";
    tmp_306_1_i_fu_10737_p2 <= "1" when (unsigned(p_read4_read6_i_fu_10520_p3) > unsigned(p_read5_read7_i_fu_10550_p3)) else "0";
    tmp_306_i_fu_10683_p2 <= "1" when (unsigned(p_read6_read4_i_fu_10515_p3) > unsigned(p_read7_read5_i_fu_10545_p3)) else "0";
    tmp_30_fu_11510_p2 <= (nEta_1_2_2_fu_11476_p3 or nPhi_1_2_2_fu_11502_p3);
    tmp_311_i_fu_10791_p2 <= "1" when (unsigned(ClusterDeposits_8_r_reg_14008) < unsigned(ClusterDeposits_9_r_reg_14001)) else "0";
    tmp_49_fu_9937_p3 <= nPhi_1_0_1_fu_9924_p3(2 downto 2);
    tmp_50_fu_9951_p1 <= nPhi_1_0_1_fu_9924_p3(2 - 1 downto 0);
    tmp_51_fu_10050_p3 <= nPhi_1_0_2_fu_10042_p3(2 downto 2);
    tmp_52_fu_10064_p1 <= nPhi_1_0_2_fu_10042_p3(2 - 1 downto 0);
    tmp_53_fu_10850_p3 <= nEta_1_1_fu_10838_p3(2 downto 2);
    tmp_54_fu_10206_p3 <= tmp_22_fu_10200_p2(2 downto 2);
    tmp_55_fu_10214_p1 <= nPhi_1_1_1_fu_10192_p3(2 - 1 downto 0);
    tmp_56_fu_10964_p3 <= tmp_25_fu_10958_p2(2 downto 2);
    tmp_57_fu_10972_p1 <= nPhi_1_1_2_fu_10950_p3(2 - 1 downto 0);
    tmp_58_fu_11189_p3 <= nEta_1_1_3_fu_11177_p3(2 downto 2);
    tmp_59_fu_10435_p3 <= nEta_1_2_fu_10422_p3(2 downto 2);
    tmp_60_fu_11316_p3 <= tmp_28_fu_11310_p2(2 downto 2);
    tmp_61_fu_11324_p1 <= nPhi_1_2_1_fu_11302_p3(2 - 1 downto 0);
    tmp_62_fu_11516_p3 <= tmp_30_fu_11510_p2(2 downto 2);
    tmp_63_fu_11524_p1 <= nPhi_1_2_2_fu_11502_p3(2 - 1 downto 0);
    tmp_64_fu_11672_p3 <= nEta_1_2_3_fu_11659_p3(2 downto 2);
    tmp_74_1_fu_9746_p2 <= "1" when (unsigned(clusterET3_5_2_reg_13211) > unsigned(clusterET3_4_reg_13762)) else "0";
    tmp_74_2_fu_9826_p2 <= "1" when (unsigned(clusterET3_9_2_reg_13783) > unsigned(clusterET3_8_reg_13790)) else "0";
    tmp_79_1_fu_9786_p2 <= "1" when (unsigned(clusterET3_7_2_reg_13769) < unsigned(clusterET3_6_reg_13776)) else "0";
    tmp_86_1_1_fu_10148_p2 <= "0" when (preMergePeakEta_1_1_reg_13323 = ap_const_lv16_0) else "1";
    tmp_86_1_2_fu_10906_p2 <= "0" when (preMergePeakEta_1_2_reg_13339 = ap_const_lv16_0) else "1";
    tmp_86_1_3_fu_10394_p2 <= "0" when (preMergePeakEta_1_3_reg_13354 = ap_const_lv16_0) else "1";
    tmp_86_1_fu_10138_p2 <= "0" when (preMergePeakEta_1_0_reg_13311 = ap_const_lv16_0) else "1";
    tmp_86_2_1_fu_11233_p2 <= "0" when (preMergePeakEta_2_1_reg_13376 = ap_const_lv16_0) else "1";
    tmp_86_2_2_fu_11458_p2 <= "0" when (preMergePeakEta_2_2_reg_13387 = ap_const_lv16_0) else "1";
    tmp_86_2_3_fu_11641_p2 <= "0" when (preMergePeakEta_2_3_reg_13398 = ap_const_lv16_0) else "1";
    tmp_86_2_fu_10404_p2 <= "0" when (preMergePeakEta_2_0_reg_13367 = ap_const_lv16_0) else "1";
    tmp_87_0_2_fu_10019_p2 <= "0" when (preMergePeakEta_0_2_reg_13294 = ap_const_lv16_4) else "1";
    tmp_87_0_3_fu_10122_p2 <= "0" when (preMergePeakEta_0_3_reg_13303 = ap_const_lv16_4) else "1";
    tmp_87_1_1_fu_10161_p2 <= "0" when (preMergePeakEta_1_1_reg_13323 = ap_const_lv16_4) else "1";
    tmp_87_1_2_fu_10919_p2 <= "0" when (preMergePeakEta_1_2_reg_13339 = ap_const_lv16_4) else "1";
    tmp_87_1_3_fu_10399_p2 <= "0" when (preMergePeakEta_1_3_reg_13354 = ap_const_lv16_4) else "1";
    tmp_87_1_fu_10143_p2 <= "0" when (preMergePeakEta_1_0_reg_13311 = ap_const_lv16_4) else "1";
    tmp_87_2_1_fu_11238_p2 <= "0" when (preMergePeakEta_2_1_reg_13376 = ap_const_lv16_4) else "1";
    tmp_87_2_2_fu_11471_p2 <= "0" when (preMergePeakEta_2_2_reg_13387 = ap_const_lv16_4) else "1";
    tmp_87_2_3_fu_11654_p2 <= "0" when (preMergePeakEta_2_3_reg_13398 = ap_const_lv16_4) else "1";
    tmp_87_2_fu_10417_p2 <= "0" when (preMergePeakEta_2_0_reg_13367 = ap_const_lv16_4) else "1";
    tmp_88_0_1_fu_9906_p2 <= "0" when (preMergePeakPhi_0_1_reg_13415 = ap_const_lv16_0) else "1";
    tmp_88_0_2_fu_10024_p2 <= "0" when (preMergePeakPhi_0_2_reg_13426 = ap_const_lv16_0) else "1";
    tmp_88_0_3_fu_10127_p2 <= "0" when (preMergePeakPhi_0_3_reg_13437 = ap_const_lv16_0) else "1";
    tmp_88_1_1_fu_10174_p2 <= "0" when (preMergePeakPhi_1_1_reg_13455 = ap_const_lv16_0) else "1";
    tmp_88_1_2_fu_10932_p2 <= "0" when (preMergePeakPhi_1_2_reg_13471 = ap_const_lv16_0) else "1";
    tmp_88_1_3_fu_11184_p2 <= "0" when (preMergePeakPhi_1_3_reg_13486 = ap_const_lv16_0) else "1";
    tmp_88_2_1_fu_11284_p2 <= "0" when (preMergePeakPhi_2_1_reg_13504 = ap_const_lv16_0) else "1";
    tmp_88_2_2_fu_11484_p2 <= "0" when (preMergePeakPhi_2_2_reg_13515 = ap_const_lv16_0) else "1";
    tmp_88_2_3_fu_11667_p2 <= "0" when (preMergePeakPhi_2_3_reg_13526 = ap_const_lv16_0) else "1";
    tmp_90_0_1_fu_9919_p2 <= "0" when (preMergePeakPhi_0_1_reg_13415 = ap_const_lv16_4) else "1";
    tmp_90_0_2_fu_10037_p2 <= "0" when (preMergePeakPhi_0_2_reg_13426 = ap_const_lv16_4) else "1";
    tmp_90_1_1_fu_10187_p2 <= "0" when (preMergePeakPhi_1_1_reg_13455 = ap_const_lv16_4) else "1";
    tmp_90_1_2_fu_10945_p2 <= "0" when (preMergePeakPhi_1_2_reg_13471 = ap_const_lv16_4) else "1";
    tmp_90_1_fu_10845_p2 <= "0" when (preMergePeakPhi_1_0_reg_13445 = ap_const_lv16_4) else "1";
    tmp_90_2_1_fu_11297_p2 <= "0" when (preMergePeakPhi_2_1_reg_13504 = ap_const_lv16_4) else "1";
    tmp_90_2_2_fu_11497_p2 <= "0" when (preMergePeakPhi_2_2_reg_13515 = ap_const_lv16_4) else "1";
    tmp_90_2_fu_10430_p2 <= "0" when (preMergePeakPhi_2_0_reg_13497 = ap_const_lv16_4) else "1";
    tmp_s_fu_9666_p2 <= "1" when (unsigned(clusterET3_1_2_reg_13183) > unsigned(clusterET3_0_reg_13190)) else "0";
    towerET_0_0 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_0_new_1_reg_6651;

    towerET_0_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage4)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage4))) then 
            towerET_0_0_ap_vld <= ap_const_logic_1;
        else 
            towerET_0_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_0_0_new_2_fu_11941_p3 <= 
        towerET_0_0_new_3_fu_11917_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        towerET_0_0_new_reg_6364;
    towerET_0_1 <= ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_5_reg_6972;

    towerET_0_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage5)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage5) and (ap_const_logic_1 = ap_enable_reg_pp0_iter3))) then 
            towerET_0_1_ap_vld <= ap_const_logic_1;
        else 
            towerET_0_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_0_1_new_2_fu_11601_p3 <= 
        call_ret_1_reg_14669_6 when (sel_tmp4_reg_14469(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_reg_6444;
    towerET_0_1_new_4_fu_11949_p3 <= 
        towerET_0_1_new_s_fu_11905_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_1_reg_6526;
    towerET_0_1_new_6_fu_12115_p3 <= 
        towerET_0_1_new_7_fu_12103_p3 when (sel_tmp12_fu_12054_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713;
    towerET_0_1_new_7_fu_12103_p3 <= 
        towerET_addr_116_ret_3_reg_14717 when (cond1_reg_14608(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_1_new_3_reg_6713;
    towerET_0_2 <= ap_phi_precharge_reg_pp0_iter4_towerET_0_2_new_3_reg_7169;

    towerET_0_2_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_0_2_ap_vld <= ap_const_logic_1;
        else 
            towerET_0_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_0_2_new_2_fu_11957_p3 <= 
        towerET_0_2_new_7_fu_11893_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        towerET_0_2_new_reg_6484;
    towerET_0_2_new_4_fu_12172_p3 <= 
        call_ret_1_3_reg_14730_6 when (sel_tmp13_reg_14629(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_2_new_1_reg_6831;
    towerET_0_3 <= ap_phi_precharge_reg_pp0_iter4_towerET_0_3_new_7_reg_7231;

    towerET_0_3_ap_vld_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_CS_fsm_pp0_stage0 = ap_const_lv1_1) and not(((ap_const_logic_1 = ap_enable_reg_pp0_iter0) and (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_0_3_ap_vld <= ap_const_logic_1;
        else 
            towerET_0_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_0_3_new_2_fu_11608_p3 <= 
        towerET_0_3_new_reg_6404 when (sel_tmp4_reg_14469(0) = '1') else 
        towerET_0_3_new_reg_6404;
    towerET_0_3_new_4_fu_11965_p3 <= 
        towerET_0_3_new_9_fu_11881_p6 when (sel_tmp11_fu_11752_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_1_reg_6570;
    towerET_0_3_new_6_fu_12123_p3 <= 
        towerET_0_3_new_s_fu_12109_p3 when (sel_tmp12_fu_12054_p2(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893;
    towerET_0_3_new_8_fu_12193_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051 when (sel_tmp13_reg_14629(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_5_reg_7051;
    towerET_0_3_new_s_fu_12109_p3 <= 
        ap_phi_precharge_reg_pp0_iter3_towerET_0_3_new_3_reg_6893 when (cond1_reg_14608(0) = '1') else 
        towerET_addr_116_ret_3_reg_14717;
    towerET_1_0 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_0_new_3_reg_7529;

    towerET_1_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_1_0_ap_vld <= ap_const_logic_1;
        else 
            towerET_1_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_1_0_new_4_fu_12468_p3 <= 
        towerET_1_0_new_6_fu_12437_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        towerET_1_0_new_reg_6601;
    towerET_1_1 <= towerET_1_1_new_8_phi_fu_7731_p6;

    towerET_1_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_1_1_ap_vld <= ap_const_logic_1;
        else 
            towerET_1_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_1_1_new_3_fu_13047_p3 <= 
        towerET_addr_116_ret_6_reg_15004 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478;
    towerET_1_1_new_5_fu_12223_p3 <= 
        call_ret_2_reg_14247_6 when (cond9_reg_14236(0) = '1') else 
        towerET_1_1_new_reg_6773;
    towerET_1_1_new_7_fu_12461_p3 <= 
        towerET_1_1_new_2_fu_12449_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_4_reg_7359;

    towerET_1_1_new_8_phi_fu_7731_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478, ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_8_reg_7728, towerET_1_1_new_9_fu_13059_p3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            towerET_1_1_new_8_phi_fu_7731_p6 <= towerET_1_1_new_9_fu_13059_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            towerET_1_1_new_8_phi_fu_7731_p6 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478;
        else 
            towerET_1_1_new_8_phi_fu_7731_p6 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_8_reg_7728;
        end if; 
    end process;

    towerET_1_1_new_9_fu_13059_p3 <= 
        towerET_1_1_new_3_fu_13047_p3 when (ap_pipeline_reg_pp0_iter4_cond2_reg_14867(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_1_new_6_reg_7478;
    towerET_1_2 <= towerET_1_2_new_5_phi_fu_7878_p4;

    towerET_1_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_1_2_ap_vld <= ap_const_logic_1;
        else 
            towerET_1_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_1_2_new_4_fu_12475_p3 <= 
        towerET_1_2_new_s_fu_12425_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        towerET_1_2_new_reg_7111;

    towerET_1_2_new_5_phi_fu_7878_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580, ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_5_reg_7875, towerET_1_2_new_6_fu_13132_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                towerET_1_2_new_5_phi_fu_7878_p4 <= towerET_1_2_new_6_fu_13132_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                towerET_1_2_new_5_phi_fu_7878_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580;
            else 
                towerET_1_2_new_5_phi_fu_7878_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_5_reg_7875;
            end if;
        else 
            towerET_1_2_new_5_phi_fu_7878_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_5_reg_7875;
        end if; 
    end process;

    towerET_1_2_new_6_fu_13132_p3 <= 
        call_ret_2_3_reg_15031_6 when (cond3_reg_15020(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_2_new_3_reg_7580;
    towerET_1_3 <= towerET_1_3_new_8_phi_fu_7922_p4;

    towerET_1_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_1_3_ap_vld <= ap_const_logic_1;
        else 
            towerET_1_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_1_3_new_3_fu_12254_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309 when (ap_pipeline_reg_pp0_iter3_cond9_reg_14236(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_reg_7309;
    towerET_1_3_new_5_fu_12482_p3 <= 
        towerET_1_3_new_1_fu_12413_p6 when (sel_tmp18_reg_14795(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_2_reg_7403;

    towerET_1_3_new_6_phi_fu_7782_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629, ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_6_reg_7779, towerET_1_3_new_7_fu_13068_p3)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            towerET_1_3_new_6_phi_fu_7782_p6 <= towerET_1_3_new_7_fu_13068_p3;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            towerET_1_3_new_6_phi_fu_7782_p6 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629;
        else 
            towerET_1_3_new_6_phi_fu_7782_p6 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_6_reg_7779;
        end if; 
    end process;

    towerET_1_3_new_7_fu_13068_p3 <= 
        towerET_1_3_new_s_fu_13053_p3 when (ap_pipeline_reg_pp0_iter4_cond2_reg_14867(0) = '1') else 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629;

    towerET_1_3_new_8_phi_fu_7922_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, towerET_1_3_new_6_phi_fu_7782_p6, ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_8_reg_7919, towerET_1_3_new_9_fu_13140_p3)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                towerET_1_3_new_8_phi_fu_7922_p4 <= towerET_1_3_new_9_fu_13140_p3;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                towerET_1_3_new_8_phi_fu_7922_p4 <= towerET_1_3_new_6_phi_fu_7782_p6;
            else 
                towerET_1_3_new_8_phi_fu_7922_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_8_reg_7919;
            end if;
        else 
            towerET_1_3_new_8_phi_fu_7922_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_8_reg_7919;
        end if; 
    end process;

    towerET_1_3_new_9_fu_13140_p3 <= 
        towerET_1_3_new_6_phi_fu_7782_p6 when (cond3_reg_15020(0) = '1') else 
        towerET_1_3_new_6_phi_fu_7782_p6;
    towerET_1_3_new_s_fu_13053_p3 <= 
        ap_phi_precharge_reg_pp0_iter4_towerET_1_3_new_4_reg_7629 when (ap_pipeline_reg_pp0_iter4_cond_reg_14835(0) = '1') else 
        towerET_addr_116_ret_6_reg_15004;
    towerET_2_0 <= ap_phi_precharge_reg_pp0_iter4_towerET_2_0_new_reg_7434;

    towerET_2_0_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage1)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage1) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_2_0_ap_vld <= ap_const_logic_1;
        else 
            towerET_2_0_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_2_1 <= ap_phi_precharge_reg_pp0_iter4_towerET_2_1_new_reg_7678;

    towerET_2_1_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_2_1_ap_vld <= ap_const_logic_1;
        else 
            towerET_2_1_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_2_2 <= towerET_2_2_new_phi_fu_7832_p6;

    towerET_2_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_2_2_ap_vld <= ap_const_logic_1;
        else 
            towerET_2_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    towerET_2_2_new_phi_fu_7832_p6_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_2_reg_13631, ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831, ap_pipeline_reg_pp0_iter4_cond2_reg_14867, ap_CS_fsm_pp0_stage2, towerET_addr14_ret_2_2_reg_14980, ap_phi_precharge_reg_pp0_iter4_towerET_2_2_new_reg_7829)
    begin
        if ((((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867))) or ((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831) and (ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_cond2_reg_14867)))) then 
            towerET_2_2_new_phi_fu_7832_p6 <= towerET_addr14_ret_2_2_reg_14980;
        elsif (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4) and not((ap_const_lv1_0 = ap_pipeline_reg_pp0_iter4_tmp_62_reg_14831)))) then 
            towerET_2_2_new_phi_fu_7832_p6 <= ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_2_reg_13631;
        else 
            towerET_2_2_new_phi_fu_7832_p6 <= ap_phi_precharge_reg_pp0_iter4_towerET_2_2_new_reg_7829;
        end if; 
    end process;

    towerET_2_3 <= towerET_2_3_new_phi_fu_7953_p4;

    towerET_2_3_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter4, ap_CS_fsm_pp0_stage2)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then 
            towerET_2_3_ap_vld <= ap_const_logic_1;
        else 
            towerET_2_3_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    towerET_2_3_new_phi_fu_7953_p4_assign_proc : process(ap_enable_reg_pp0_iter4, ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_3_reg_13640, ap_CS_fsm_pp0_stage2, or_cond5_2_3_demorga_reg_15016, towerET_addr14_ret_2_3_reg_15049, ap_phi_precharge_reg_pp0_iter4_towerET_2_3_new_reg_7950)
    begin
        if (((ap_const_lv1_1 = ap_CS_fsm_pp0_stage2) and (ap_const_logic_1 = ap_enable_reg_pp0_iter4))) then
            if ((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016)) then 
                towerET_2_3_new_phi_fu_7953_p4 <= towerET_addr14_ret_2_3_reg_15049;
            elsif (not((ap_const_lv1_0 = or_cond5_2_3_demorga_reg_15016))) then 
                towerET_2_3_new_phi_fu_7953_p4 <= ap_pipeline_reg_pp0_iter3_preMergeTowerET_2_3_reg_13640;
            else 
                towerET_2_3_new_phi_fu_7953_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_2_3_new_reg_7950;
            end if;
        else 
            towerET_2_3_new_phi_fu_7953_p4 <= ap_phi_precharge_reg_pp0_iter4_towerET_2_3_new_reg_7950;
        end if; 
    end process;

    towerET_3_2 <= ap_pipeline_reg_pp0_iter2_towerET_addr14_ret_3_2_reg_13171;

    towerET_3_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            towerET_3_2_ap_vld <= ap_const_logic_1;
        else 
            towerET_3_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    towerET_4_2 <= ap_pipeline_reg_pp0_iter2_towerET_addr14_ret_3_2_reg_13171;

    towerET_4_2_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3)
    begin
        if (((ap_const_logic_1 = ap_enable_reg_pp0_iter3) and (ap_const_lv1_1 = ap_CS_fsm_pp0_stage3))) then 
            towerET_4_2_ap_vld <= ap_const_logic_1;
        else 
            towerET_4_2_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

end behav;
