

================================================================
== Vitis HLS Report for 'infer_Pipeline_VITIS_LOOP_141_12_VITIS_LOOP_141_13'
================================================================
* Date:           Thu May 22 16:58:31 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lstm_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     7688|     7688|  76.880 us|  76.880 us|  7686|  7686|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_12_VITIS_LOOP_141_13  |     7686|     7686|        13|          6|          1|  1280|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 6, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.84>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [lstm_hls/rnn.cpp:141]   --->   Operation 16 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [lstm_hls/rnn.cpp:141]   --->   Operation 17 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten32 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add18229 = alloca i32 1"   --->   Operation 19 'alloca' 'add18229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten32"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln141 = store i4 0, i4 %r" [lstm_hls/rnn.cpp:141]   --->   Operation 21 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln141 = store i8 0, i8 %c" [lstm_hls/rnn.cpp:141]   --->   Operation 22 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc183"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten32_load = load i11 %indvar_flatten32" [lstm_hls/rnn.cpp:141]   --->   Operation 24 'load' 'indvar_flatten32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.63ns)   --->   "%icmp_ln141 = icmp_eq  i11 %indvar_flatten32_load, i11 1280" [lstm_hls/rnn.cpp:141]   --->   Operation 25 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.63ns)   --->   "%add_ln141_3 = add i11 %indvar_flatten32_load, i11 1" [lstm_hls/rnn.cpp:141]   --->   Operation 26 'add' 'add_ln141_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc186, void %for.inc.i211.preheader.exitStub" [lstm_hls/rnn.cpp:141]   --->   Operation 27 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%c_load = load i8 %c" [lstm_hls/rnn.cpp:141]   --->   Operation 28 'load' 'c_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_load = load i4 %r" [lstm_hls/rnn.cpp:141]   --->   Operation 29 'load' 'r_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.73ns)   --->   "%add_ln141 = add i4 %r_load, i4 1" [lstm_hls/rnn.cpp:141]   --->   Operation 30 'add' 'add_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.91ns)   --->   "%icmp_ln141_1 = icmp_eq  i8 %c_load, i8 128" [lstm_hls/rnn.cpp:141]   --->   Operation 31 'icmp' 'icmp_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.24ns)   --->   "%select_ln141 = select i1 %icmp_ln141_1, i8 0, i8 %c_load" [lstm_hls/rnn.cpp:141]   --->   Operation 32 'select' 'select_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.02ns)   --->   "%select_ln141_1 = select i1 %icmp_ln141_1, i4 %add_ln141, i4 %r_load" [lstm_hls/rnn.cpp:141]   --->   Operation 33 'select' 'select_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.91ns)   --->   "%first_iter_4 = icmp_eq  i8 %select_ln141, i8 0" [lstm_hls/rnn.cpp:141]   --->   Operation 34 'icmp' 'first_iter_4' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i4 %select_ln141_1" [lstm_hls/rnn.cpp:141]   --->   Operation 35 'zext' 'zext_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i32 %res, i64 0, i64 %zext_ln141" [lstm_hls/rnn.cpp:141]   --->   Operation 36 'getelementptr' 'res_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %first_iter_4, void %for.inc183.split, void %for.first.iter.for.inc183" [lstm_hls/rnn.cpp:141]   --->   Operation 37 'br' 'br_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%res_load = load i4 %res_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 38 'load' 'res_load' <Predicate = (!icmp_ln141 & first_iter_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln141 = store i11 %add_ln141_3, i11 %indvar_flatten32" [lstm_hls/rnn.cpp:141]   --->   Operation 39 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.89>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_12_VITIS_LOOP_141_13_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1280, i64 1280, i64 1280"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %select_ln141_1, i7 0" [lstm_hls/rnn.cpp:141]   --->   Operation 42 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 43 [1/2] ( I:2.32ns O:2.32ns )   --->   "%res_load = load i4 %res_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 43 'load' 'res_load' <Predicate = (!icmp_ln141 & first_iter_4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln141_1 = zext i8 %select_ln141" [lstm_hls/rnn.cpp:141]   --->   Operation 44 'zext' 'zext_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln141_2 = zext i8 %select_ln141" [lstm_hls/rnn.cpp:141]   --->   Operation 45 'zext' 'zext_ln141_2' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.63ns)   --->   "%add_ln141_2 = add i11 %tmp_5, i11 %zext_ln141_2" [lstm_hls/rnn.cpp:141]   --->   Operation 46 'add' 'add_ln141_2' <Predicate = (!icmp_ln141)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln141_3 = zext i11 %add_ln141_2" [lstm_hls/rnn.cpp:141]   --->   Operation 47 'zext' 'zext_ln141_3' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%Weight_lc_addr = getelementptr i32 %Weight_lc, i64 0, i64 %zext_ln141_3" [lstm_hls/rnn.cpp:141]   --->   Operation 48 'getelementptr' 'Weight_lc_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%Weight_lc_load = load i11 %Weight_lc_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 49 'load' 'Weight_lc_load' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1280> <ROM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%h_t_addr = getelementptr i32 %h_t, i64 0, i64 %zext_ln141_1" [lstm_hls/rnn.cpp:141]   --->   Operation 50 'getelementptr' 'h_t_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (3.25ns)   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 51 'load' 'h_t_load' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_2 : Operation 52 [1/1] (1.91ns)   --->   "%add_ln141_1 = add i8 %select_ln141, i8 1" [lstm_hls/rnn.cpp:141]   --->   Operation 52 'add' 'add_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.91ns)   --->   "%icmp_ln141_2 = icmp_eq  i8 %add_ln141_1, i8 128" [lstm_hls/rnn.cpp:141]   --->   Operation 53 'icmp' 'icmp_ln141_2' <Predicate = (!icmp_ln141)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141_2, void %new.latch.for.inc183.split, void %last.iter.for.inc183.split" [lstm_hls/rnn.cpp:141]   --->   Operation 54 'br' 'br_ln141' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln141 = store i4 %select_ln141_1, i4 %r" [lstm_hls/rnn.cpp:141]   --->   Operation 55 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln141 = store i8 %add_ln141_1, i8 %c" [lstm_hls/rnn.cpp:141]   --->   Operation 56 'store' 'store_ln141' <Predicate = (!icmp_ln141)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 57 [1/2] ( I:3.25ns O:3.25ns )   --->   "%Weight_lc_load = load i11 %Weight_lc_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 57 'load' 'Weight_lc_load' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1280> <ROM>
ST_3 : Operation 58 [1/2] ( I:3.25ns O:3.25ns )   --->   "%h_t_load = load i7 %h_t_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 58 'load' 'h_t_load' <Predicate = (!icmp_ln141)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 59 [4/4] (5.70ns)   --->   "%mul = fmul i32 %Weight_lc_load, i32 %h_t_load" [lstm_hls/rnn.cpp:141]   --->   Operation 59 'fmul' 'mul' <Predicate = (!icmp_ln141)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 60 [3/4] (5.70ns)   --->   "%mul = fmul i32 %Weight_lc_load, i32 %h_t_load" [lstm_hls/rnn.cpp:141]   --->   Operation 60 'fmul' 'mul' <Predicate = (!icmp_ln141)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 61 [2/4] (5.70ns)   --->   "%mul = fmul i32 %Weight_lc_load, i32 %h_t_load" [lstm_hls/rnn.cpp:141]   --->   Operation 61 'fmul' 'mul' <Predicate = (!icmp_ln141)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 %res_load, i32 %add18229" [lstm_hls/rnn.cpp:141]   --->   Operation 62 'store' 'store_ln141' <Predicate = (first_iter_4)> <Delay = 1.58>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc183.split" [lstm_hls/rnn.cpp:141]   --->   Operation 63 'br' 'br_ln141' <Predicate = (first_iter_4)> <Delay = 0.00>
ST_7 : Operation 64 [1/4] (5.70ns)   --->   "%mul = fmul i32 %Weight_lc_load, i32 %h_t_load" [lstm_hls/rnn.cpp:141]   --->   Operation 64 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 76 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 1.58>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%add18229_load = load i32 %add18229" [lstm_hls/rnn.cpp:141]   --->   Operation 65 'load' 'add18229_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [5/5] (7.25ns)   --->   "%add = fadd i32 %add18229_load, i32 %mul" [lstm_hls/rnn.cpp:141]   --->   Operation 66 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 67 [4/5] (7.25ns)   --->   "%add = fadd i32 %add18229_load, i32 %mul" [lstm_hls/rnn.cpp:141]   --->   Operation 67 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 68 [3/5] (7.25ns)   --->   "%add = fadd i32 %add18229_load, i32 %mul" [lstm_hls/rnn.cpp:141]   --->   Operation 68 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 69 [2/5] (7.25ns)   --->   "%add = fadd i32 %add18229_load, i32 %mul" [lstm_hls/rnn.cpp:141]   --->   Operation 69 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln141 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lstm_hls/rnn.cpp:141]   --->   Operation 70 'specpipeline' 'specpipeline_ln141' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/5] (7.25ns)   --->   "%add = fadd i32 %add18229_load, i32 %mul" [lstm_hls/rnn.cpp:141]   --->   Operation 71 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.32>
ST_13 : Operation 72 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln141 = store i32 %add, i4 %res_addr" [lstm_hls/rnn.cpp:141]   --->   Operation 72 'store' 'store_ln141' <Predicate = (icmp_ln141_2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln141 = br void %new.latch.for.inc183.split" [lstm_hls/rnn.cpp:141]   --->   Operation 73 'br' 'br_ln141' <Predicate = (icmp_ln141_2)> <Delay = 0.00>
ST_13 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln141 = store i32 %add, i32 %add18229" [lstm_hls/rnn.cpp:141]   --->   Operation 74 'store' 'store_ln141' <Predicate = true> <Delay = 1.58>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln141 = br void %for.inc183" [lstm_hls/rnn.cpp:141]   --->   Operation 75 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.849ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', lstm_hls/rnn.cpp:141) of constant 0 on local variable 'c', lstm_hls/rnn.cpp:141 [10]  (1.588 ns)
	'load' operation 8 bit ('c_load', lstm_hls/rnn.cpp:141) on local variable 'c', lstm_hls/rnn.cpp:141 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln141_1', lstm_hls/rnn.cpp:141) [23]  (1.915 ns)
	'select' operation 4 bit ('select_ln141_1', lstm_hls/rnn.cpp:141) [25]  (1.024 ns)
	'getelementptr' operation 4 bit ('res_addr', lstm_hls/rnn.cpp:141) [29]  (0.000 ns)
	'load' operation 32 bit ('res_load', lstm_hls/rnn.cpp:141) on array 'res' [32]  (2.322 ns)

 <State 2>: 4.893ns
The critical path consists of the following:
	'add' operation 11 bit ('add_ln141_2', lstm_hls/rnn.cpp:141) [39]  (1.639 ns)
	'getelementptr' operation 11 bit ('Weight_lc_addr', lstm_hls/rnn.cpp:141) [41]  (0.000 ns)
	'load' operation 32 bit ('Weight_lc_load', lstm_hls/rnn.cpp:141) on array 'Weight_lc' [43]  (3.254 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('Weight_lc_load', lstm_hls/rnn.cpp:141) on array 'Weight_lc' [43]  (3.254 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', lstm_hls/rnn.cpp:141) [46]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', lstm_hls/rnn.cpp:141) [46]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', lstm_hls/rnn.cpp:141) [46]  (5.702 ns)

 <State 7>: 5.702ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul', lstm_hls/rnn.cpp:141) [46]  (5.702 ns)

 <State 8>: 7.256ns
The critical path consists of the following:
	'load' operation 32 bit ('add18229_load', lstm_hls/rnn.cpp:141) on local variable 'add18229' [36]  (0.000 ns)
	'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141) [47]  (7.256 ns)

 <State 9>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141) [47]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141) [47]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141) [47]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', lstm_hls/rnn.cpp:141) [47]  (7.256 ns)

 <State 13>: 2.322ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln141', lstm_hls/rnn.cpp:141) of variable 'add', lstm_hls/rnn.cpp:141 on array 'res' [52]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
