{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1577365584723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577365584728 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 21:06:24 2019 " "Processing started: Thu Dec 26 21:06:24 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577365584728 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365584728 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ep12 -c ep12 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ep12 -c ep12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365584728 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1577365585238 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1577365585238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkgen.v 1 1 " "Found 1 design units, including 1 entities, in source file clkgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkgen " "Found entity 1: clkgen" {  } { { "clkgen.v" "" { Text "F:/FPGA Project/ep12/clkgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture.v 1 1 " "Found 1 design units, including 1 entities, in source file picture.v" { { "Info" "ISGN_ENTITY_NAME" "1 picture " "Found entity 1: picture" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ctrl " "Found entity 1: vga_ctrl" {  } { { "vga_ctrl.v" "" { Text "F:/FPGA Project/ep12/vga_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock " "Found entity 1: my_clock" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep12/my_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file my_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_hex " "Found entity 1: my_hex" {  } { { "my_hex.v" "" { Text "F:/FPGA Project/ep12/my_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2_keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.v" "" { Text "F:/FPGA Project/ep12/ps2_keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_hour.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_hour.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_hour " "Found entity 1: clock_hour" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_minute.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_minute.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_minute " "Found entity 1: clock_minute" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_second.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_second " "Found entity 1: clock_second" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "F:/FPGA Project/ep12/ROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin19.v 1 1 " "Found 1 design units, including 1 entities, in source file sin19.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin19 " "Found entity 1: sin19" {  } { { "sin19.v" "" { Text "F:/FPGA Project/ep12/sin19.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin240.v 1 1 " "Found 1 design units, including 1 entities, in source file sin240.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin240 " "Found entity 1: sin240" {  } { { "sin240.v" "" { Text "F:/FPGA Project/ep12/sin240.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin320.v 1 1 " "Found 1 design units, including 1 entities, in source file sin320.v" { { "Info" "ISGN_ENTITY_NAME" "1 sin320 " "Found entity 1: sin320" {  } { { "sin320.v" "" { Text "F:/FPGA Project/ep12/sin320.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "audio_clk.v" "" { Text "F:/FPGA Project/ep12/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_audio_config.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_audio_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Audio_Config " "Found entity 1: I2C_Audio_Config" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594340 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "I2C_Controller I2C_Controller.v(14) " "Verilog Module Declaration warning at I2C_Controller.v(14): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"I2C_Controller\"" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep12/I2C_Controller.v" 14 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep12/I2C_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_audio.v 1 1 " "Found 1 design units, including 1 entities, in source file i2s_audio.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2S_Audio " "Found entity 1: I2S_Audio" {  } { { "I2S_Audio.v" "" { Text "F:/FPGA Project/ep12/I2S_Audio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sin_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file sin_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sin_Generator " "Found entity 1: Sin_Generator" {  } { { "Sin_Generator.v" "" { Text "F:/FPGA Project/ep12/Sin_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk " "Found entity 1: audio_clk" {  } { { "audio_clk.v" "" { Text "F:/FPGA Project/ep12/audio_clk.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_clk/audio_clk_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_clk/audio_clk_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_clk_0002 " "Found entity 1: audio_clk_0002" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "F:/FPGA Project/ep12/audio_clk/audio_clk_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_clock_key.v 1 1 " "Found 1 design units, including 1 entities, in source file my_clock_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_clock_key " "Found entity 1: my_clock_key" {  } { { "my_clock_key.v" "" { Text "F:/FPGA Project/ep12/my_clock_key.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM2 " "Found entity 1: ROM2" {  } { { "ROM2.v" "" { Text "F:/FPGA Project/ep12/ROM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_char.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_char.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_char " "Found entity 1: ROM_char" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep12/ROM_char.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "day.v 1 1 " "Found 1 design units, including 1 entities, in source file day.v" { { "Info" "ISGN_ENTITY_NAME" "1 day " "Found entity 1: day" {  } { { "day.v" "" { Text "F:/FPGA Project/ep12/day.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594357 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ep12.v 1 1 " "Using design file ep12.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ep12 " "Found entity 1: ep12" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594493 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1577365594493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ep12 " "Elaborating entity \"ep12\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1577365594495 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8..3\] ep12.v(21) " "Output port \"LEDR\[8..3\]\" at ep12.v(21) has no driver" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1577365594497 "|ep12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_second clock_second:clk_sec " "Elaborating entity \"clock_second\" for hierarchy \"clock_second:clk_sec\"" {  } { { "ep12.v" "clk_sec" { Text "F:/FPGA Project/ep12/ep12.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594498 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_second.v(40) " "Verilog HDL assignment warning at clock_second.v(40): truncated value with size 32 to match size of target (4)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_second.v(41) " "Verilog HDL assignment warning at clock_second.v(41): truncated value with size 32 to match size of target (4)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 clock_second.v(75) " "Verilog HDL assignment warning at clock_second.v(75): truncated value with size 64 to match size of target (16)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 clock_second.v(85) " "Verilog HDL assignment warning at clock_second.v(85): truncated value with size 64 to match size of target (16)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 clock_second.v(87) " "Verilog HDL assignment warning at clock_second.v(87): truncated value with size 64 to match size of target (16)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_second.v(99) " "Verilog HDL assignment warning at clock_second.v(99): truncated value with size 32 to match size of target (4)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_second.v(99) " "Verilog HDL warning at clock_second.v(99): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 99 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1577365594499 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_second.v(100) " "Verilog HDL assignment warning at clock_second.v(100): truncated value with size 32 to match size of target (4)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594500 "|ep12|clock_second:clk_sec"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_second.v(100) " "Verilog HDL warning at clock_second.v(100): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 100 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1577365594500 "|ep12|clock_second:clk_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_second.v(113) " "Verilog HDL assignment warning at clock_second.v(113): truncated value with size 32 to match size of target (6)" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594500 "|ep12|clock_second:clk_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock clock_second:clk_sec\|my_clock:mclk " "Elaborating entity \"my_clock\" for hierarchy \"clock_second:clk_sec\|my_clock:mclk\"" {  } { { "clock_second.v" "mclk" { Text "F:/FPGA Project/ep12/clock_second.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594500 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 my_clock.v(13) " "Verilog HDL assignment warning at my_clock.v(13): truncated value with size 32 to match size of target (25)" {  } { { "my_clock.v" "" { Text "F:/FPGA Project/ep12/my_clock.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594501 "|ep12|clock_second:clk_sec|my_clock:mclk"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_hex clock_second:clk_sec\|my_hex:h0_clock " "Elaborating entity \"my_hex\" for hierarchy \"clock_second:clk_sec\|my_hex:h0_clock\"" {  } { { "clock_second.v" "h0_clock" { Text "F:/FPGA Project/ep12/clock_second.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_minute clock_minute:clk_min " "Elaborating entity \"clock_minute\" for hierarchy \"clock_minute:clk_min\"" {  } { { "ep12.v" "clk_min" { Text "F:/FPGA Project/ep12/ep12.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_minute.v(34) " "Verilog HDL assignment warning at clock_minute.v(34): truncated value with size 32 to match size of target (4)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_minute.v(35) " "Verilog HDL assignment warning at clock_minute.v(35): truncated value with size 32 to match size of target (4)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_minute.v(54) " "Verilog HDL assignment warning at clock_minute.v(54): truncated value with size 32 to match size of target (4)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_minute.v(54) " "Verilog HDL warning at clock_minute.v(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 54 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_minute.v(55) " "Verilog HDL assignment warning at clock_minute.v(55): truncated value with size 32 to match size of target (4)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_minute.v(55) " "Verilog HDL warning at clock_minute.v(55): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 55 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_minute.v(68) " "Verilog HDL assignment warning at clock_minute.v(68): truncated value with size 32 to match size of target (6)" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594504 "|ep12|clock_minute:clk_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_hour clock_hour:clk_h " "Elaborating entity \"clock_hour\" for hierarchy \"clock_hour:clk_h\"" {  } { { "ep12.v" "clk_h" { Text "F:/FPGA Project/ep12/ep12.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_hour.v(33) " "Verilog HDL assignment warning at clock_hour.v(33): truncated value with size 32 to match size of target (4)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_hour.v(34) " "Verilog HDL assignment warning at clock_hour.v(34): truncated value with size 32 to match size of target (4)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_hour.v(53) " "Verilog HDL assignment warning at clock_hour.v(53): truncated value with size 32 to match size of target (4)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_hour.v(53) " "Verilog HDL warning at clock_hour.v(53): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 53 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 clock_hour.v(54) " "Verilog HDL assignment warning at clock_hour.v(54): truncated value with size 32 to match size of target (4)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "clock_hour.v(54) " "Verilog HDL warning at clock_hour.v(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 54 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 clock_hour.v(65) " "Verilog HDL assignment warning at clock_hour.v(65): truncated value with size 32 to match size of target (6)" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594507 "|ep12|clock_hour:clk_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture picture:my_pic " "Elaborating entity \"picture\" for hierarchy \"picture:my_pic\"" {  } { { "ep12.v" "my_pic" { Text "F:/FPGA Project/ep12/ep12.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594509 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(91) " "Verilog HDL assignment warning at picture.v(91): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(92) " "Verilog HDL assignment warning at picture.v(92): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(93) " "Verilog HDL assignment warning at picture.v(93): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(94) " "Verilog HDL assignment warning at picture.v(94): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(96) " "Verilog HDL assignment warning at picture.v(96): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(97) " "Verilog HDL assignment warning at picture.v(97): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(99) " "Verilog HDL assignment warning at picture.v(99): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 picture.v(100) " "Verilog HDL assignment warning at picture.v(100): truncated value with size 32 to match size of target (4)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 picture.v(102) " "Verilog HDL assignment warning at picture.v(102): truncated value with size 32 to match size of target (3)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 picture.v(103) " "Verilog HDL assignment warning at picture.v(103): truncated value with size 10 to match size of target (8)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 picture.v(104) " "Verilog HDL assignment warning at picture.v(104): truncated value with size 10 to match size of target (8)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(115) " "Verilog HDL assignment warning at picture.v(115): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(121) " "Verilog HDL assignment warning at picture.v(121): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(122) " "Verilog HDL assignment warning at picture.v(122): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(128) " "Verilog HDL assignment warning at picture.v(128): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(129) " "Verilog HDL assignment warning at picture.v(129): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(135) " "Verilog HDL assignment warning at picture.v(135): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(136) " "Verilog HDL assignment warning at picture.v(136): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(147) " "Verilog HDL assignment warning at picture.v(147): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(153) " "Verilog HDL assignment warning at picture.v(153): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(154) " "Verilog HDL assignment warning at picture.v(154): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(160) " "Verilog HDL assignment warning at picture.v(160): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(161) " "Verilog HDL assignment warning at picture.v(161): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(167) " "Verilog HDL assignment warning at picture.v(167): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(168) " "Verilog HDL assignment warning at picture.v(168): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(180) " "Verilog HDL assignment warning at picture.v(180): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(181) " "Verilog HDL assignment warning at picture.v(181): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(185) " "Verilog HDL assignment warning at picture.v(185): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594516 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(186) " "Verilog HDL assignment warning at picture.v(186): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(195) " "Verilog HDL assignment warning at picture.v(195): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(196) " "Verilog HDL assignment warning at picture.v(196): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(200) " "Verilog HDL assignment warning at picture.v(200): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(201) " "Verilog HDL assignment warning at picture.v(201): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(210) " "Verilog HDL assignment warning at picture.v(210): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(211) " "Verilog HDL assignment warning at picture.v(211): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(215) " "Verilog HDL assignment warning at picture.v(215): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(216) " "Verilog HDL assignment warning at picture.v(216): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(225) " "Verilog HDL assignment warning at picture.v(225): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(226) " "Verilog HDL assignment warning at picture.v(226): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(230) " "Verilog HDL assignment warning at picture.v(230): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 picture.v(231) " "Verilog HDL assignment warning at picture.v(231): truncated value with size 32 to match size of target (6)" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365594517 "|ep12|picture:my_pic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen picture:my_pic\|clkgen:clk_ " "Elaborating entity \"clkgen\" for hierarchy \"picture:my_pic\|clkgen:clk_\"" {  } { { "picture.v" "clk_" { Text "F:/FPGA Project/ep12/picture.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ctrl picture:my_pic\|vga_ctrl:ctrl " "Elaborating entity \"vga_ctrl\" for hierarchy \"picture:my_pic\|vga_ctrl:ctrl\"" {  } { { "picture.v" "ctrl" { Text "F:/FPGA Project/ep12/picture.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM picture:my_pic\|ROM:rom " "Elaborating entity \"ROM\" for hierarchy \"picture:my_pic\|ROM:rom\"" {  } { { "picture.v" "rom" { Text "F:/FPGA Project/ep12/picture.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "altsyncram_component" { Text "F:/FPGA Project/ep12/ROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\"" {  } { { "ROM.v" "" { Text "F:/FPGA Project/ep12/ROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594567 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file clock2.mif " "Parameter \"init_file\" = \"clock2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 327680 " "Parameter \"numwords_a\" = \"327680\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594567 ""}  } { { "ROM.v" "" { Text "F:/FPGA Project/ep12/ROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365594567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8kf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8kf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8kf1 " "Found entity 1: altsyncram_8kf1" {  } { { "db/altsyncram_8kf1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_8kf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8kf1 picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_8kf1:auto_generated " "Elaborating entity \"altsyncram_8kf1\" for hierarchy \"picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_8kf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "F:/FPGA Project/ep12/db/decode_l2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_8kf1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_8kf1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_8kf1.tdf" "rden_decode" { Text "F:/FPGA Project/ep12/db/altsyncram_8kf1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_nib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nib " "Found entity 1: mux_nib" {  } { { "db/mux_nib.tdf" "" { Text "F:/FPGA Project/ep12/db/mux_nib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nib picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_8kf1:auto_generated\|mux_nib:mux2 " "Elaborating entity \"mux_nib\" for hierarchy \"picture:my_pic\|ROM:rom\|altsyncram:altsyncram_component\|altsyncram_8kf1:auto_generated\|mux_nib:mux2\"" {  } { { "db/altsyncram_8kf1.tdf" "mux2" { Text "F:/FPGA Project/ep12/db/altsyncram_8kf1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin19 picture:my_pic\|sin19:s19_sin_sec " "Elaborating entity \"sin19\" for hierarchy \"picture:my_pic\|sin19:s19_sin_sec\"" {  } { { "picture.v" "s19_sin_sec" { Text "F:/FPGA Project/ep12/picture.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component\"" {  } { { "sin19.v" "altsyncram_component" { Text "F:/FPGA Project/ep12/sin19.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component\"" {  } { { "sin19.v" "" { Text "F:/FPGA Project/ep12/sin19.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component " "Instantiated megafunction \"picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sin19.mif " "Parameter \"init_file\" = \"sin19.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365594923 ""}  } { { "sin19.v" "" { Text "F:/FPGA Project/ep12/sin19.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365594923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j7f1 " "Found entity 1: altsyncram_j7f1" {  } { { "db/altsyncram_j7f1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_j7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365594964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365594964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j7f1 picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component\|altsyncram_j7f1:auto_generated " "Elaborating entity \"altsyncram_j7f1\" for hierarchy \"picture:my_pic\|sin19:s19_sin_sec\|altsyncram:altsyncram_component\|altsyncram_j7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin240 picture:my_pic\|sin240:s2_sin_sec " "Elaborating entity \"sin240\" for hierarchy \"picture:my_pic\|sin240:s2_sin_sec\"" {  } { { "picture.v" "s2_sin_sec" { Text "F:/FPGA Project/ep12/picture.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365594993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component\"" {  } { { "sin240.v" "altsyncram_component" { Text "F:/FPGA Project/ep12/sin240.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component\"" {  } { { "sin240.v" "" { Text "F:/FPGA Project/ep12/sin240.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component " "Instantiated megafunction \"picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 240sin.mif " "Parameter \"init_file\" = \"240sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595001 ""}  } { { "sin240.v" "" { Text "F:/FPGA Project/ep12/sin240.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365595001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v8f1 " "Found entity 1: altsyncram_v8f1" {  } { { "db/altsyncram_v8f1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_v8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365595041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365595041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v8f1 picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component\|altsyncram_v8f1:auto_generated " "Elaborating entity \"altsyncram_v8f1\" for hierarchy \"picture:my_pic\|sin240:s2_sin_sec\|altsyncram:altsyncram_component\|altsyncram_v8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sin320 picture:my_pic\|sin320:s3_sin_sec " "Elaborating entity \"sin320\" for hierarchy \"picture:my_pic\|sin320:s3_sin_sec\"" {  } { { "picture.v" "s3_sin_sec" { Text "F:/FPGA Project/ep12/picture.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component\"" {  } { { "sin320.v" "altsyncram_component" { Text "F:/FPGA Project/ep12/sin320.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595076 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component\"" {  } { { "sin320.v" "" { Text "F:/FPGA Project/ep12/sin320.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595076 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component " "Instantiated megafunction \"picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 320sin.mif " "Parameter \"init_file\" = \"320sin.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595076 ""}  } { { "sin320.v" "" { Text "F:/FPGA Project/ep12/sin320.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365595076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8f1 " "Found entity 1: altsyncram_u8f1" {  } { { "db/altsyncram_u8f1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_u8f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365595118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365595118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8f1 picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component\|altsyncram_u8f1:auto_generated " "Elaborating entity \"altsyncram_u8f1\" for hierarchy \"picture:my_pic\|sin320:s3_sin_sec\|altsyncram:altsyncram_component\|altsyncram_u8f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_char picture:my_pic\|ROM_char:char " "Elaborating entity \"ROM_char\" for hierarchy \"picture:my_pic\|ROM_char:char\"" {  } { { "picture.v" "char" { Text "F:/FPGA Project/ep12/picture.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595326 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.data_a 0 ROM_char.v(9) " "Net \"ram.data_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep12/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595326 "|ep12|picture:my_pic|ROM_char:char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.waddr_a 0 ROM_char.v(9) " "Net \"ram.waddr_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep12/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595326 "|ep12|picture:my_pic|ROM_char:char"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ram.we_a 0 ROM_char.v(9) " "Net \"ram.we_a\" at ROM_char.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "ROM_char.v" "" { Text "F:/FPGA Project/ep12/ROM_char.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595326 "|ep12|picture:my_pic|ROM_char:char"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk audio_clk:u1 " "Elaborating entity \"audio_clk\" for hierarchy \"audio_clk:u1\"" {  } { { "ep12.v" "u1" { Text "F:/FPGA Project/ep12/ep12.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_clk_0002 audio_clk:u1\|audio_clk_0002:audio_clk_inst " "Elaborating entity \"audio_clk_0002\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\"" {  } { { "audio_clk.v" "audio_clk_inst" { Text "F:/FPGA Project/ep12/audio_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "altera_pll_i" { Text "F:/FPGA Project/ep12/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595357 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1577365595359 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\"" {  } { { "audio_clk/audio_clk_0002.v" "" { Text "F:/FPGA Project/ep12/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier true " "Parameter \"fractional_vco_multiplier\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 18.432000 MHz " "Parameter \"output_clock_frequency0\" = \"18.432000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365595359 ""}  } { { "audio_clk/audio_clk_0002.v" "" { Text "F:/FPGA Project/ep12/audio_clk/audio_clk_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365595359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkgen clkgen:my_i2c_clk " "Elaborating entity \"clkgen\" for hierarchy \"clkgen:my_i2c_clk\"" {  } { { "ep12.v" "my_i2c_clk" { Text "F:/FPGA Project/ep12/ep12.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Audio_Config I2C_Audio_Config:myconfig " "Elaborating entity \"I2C_Audio_Config\" for hierarchy \"I2C_Audio_Config:myconfig\"" {  } { { "ep12.v" "myconfig" { Text "F:/FPGA Project/ep12/ep12.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595364 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.data_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.data_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595365 "|ep12|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.waddr_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.waddr_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595365 "|ep12|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.data_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.data_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595365 "|ep12|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.waddr_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.waddr_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595365 "|ep12|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_reg.we_a 0 I2C_Audio_Config.v(24) " "Net \"audio_reg.we_a\" at I2C_Audio_Config.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595365 "|ep12|I2C_Audio_Config:myconfig"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "audio_cmd.we_a 0 I2C_Audio_Config.v(25) " "Net \"audio_cmd.we_a\" at I2C_Audio_Config.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "I2C_Audio_Config.v" "" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1577365595365 "|ep12|I2C_Audio_Config:myconfig"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_Audio_Config:myconfig\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_Audio_Config:myconfig\|I2C_Controller:u0\"" {  } { { "I2C_Audio_Config.v" "u0" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(37) " "Verilog HDL assignment warning at I2C_Controller.v(37): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep12/I2C_Controller.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595367 "|ep12|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(36) " "Verilog HDL assignment warning at I2C_Controller.v(36): truncated value with size 32 to match size of target (1)" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep12/I2C_Controller.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595367 "|ep12|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(48) " "Verilog HDL assignment warning at I2C_Controller.v(48): truncated value with size 32 to match size of target (6)" {  } { { "I2C_Controller.v" "" { Text "F:/FPGA Project/ep12/I2C_Controller.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595367 "|ep12|I2C_Audio_Config:myconfig|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S_Audio I2S_Audio:myaudio " "Elaborating entity \"I2S_Audio\" for hierarchy \"I2S_Audio:myaudio\"" {  } { { "ep12.v" "myaudio" { Text "F:/FPGA Project/ep12/ep12.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sin_Generator Sin_Generator:sin_wave " "Elaborating entity \"Sin_Generator\" for hierarchy \"Sin_Generator:sin_wave\"" {  } { { "ep12.v" "sin_wave" { Text "F:/FPGA Project/ep12/ep12.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595369 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sintable Sin_Generator.v(10) " "Verilog HDL warning at Sin_Generator.v(10): object sintable used but never assigned" {  } { { "Sin_Generator.v" "" { Text "F:/FPGA Project/ep12/Sin_Generator.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1577365595370 "|ep12|Sin_Generator:sin_wave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:my_k " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:my_k\"" {  } { { "ep12.v" "my_k" { Text "F:/FPGA Project/ep12/ep12.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 keyboard.v(105) " "Verilog HDL assignment warning at keyboard.v(105): truncated value with size 32 to match size of target (14)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(144) " "Verilog HDL assignment warning at keyboard.v(144): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(146) " "Verilog HDL assignment warning at keyboard.v(146): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(185) " "Verilog HDL assignment warning at keyboard.v(185): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(187) " "Verilog HDL assignment warning at keyboard.v(187): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(189) " "Verilog HDL assignment warning at keyboard.v(189): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(228) " "Verilog HDL assignment warning at keyboard.v(228): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(230) " "Verilog HDL assignment warning at keyboard.v(230): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 keyboard.v(232) " "Verilog HDL assignment warning at keyboard.v(232): truncated value with size 32 to match size of target (6)" {  } { { "keyboard.v" "" { Text "F:/FPGA Project/ep12/keyboard.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595373 "|ep12|keyboard:my_k"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_clock_key keyboard:my_k\|my_clock_key:mycl " "Elaborating entity \"my_clock_key\" for hierarchy \"keyboard:my_k\|my_clock_key:mycl\"" {  } { { "keyboard.v" "mycl" { Text "F:/FPGA Project/ep12/keyboard.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 my_clock_key.v(13) " "Verilog HDL assignment warning at my_clock_key.v(13): truncated value with size 32 to match size of target (7)" {  } { { "my_clock_key.v" "" { Text "F:/FPGA Project/ep12/my_clock_key.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1577365595374 "|ep12|keyboard:my_k|my_clock_key:mycl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyboard keyboard:my_k\|ps2_keyboard:key " "Elaborating entity \"ps2_keyboard\" for hierarchy \"keyboard:my_k\|ps2_keyboard:key\"" {  } { { "keyboard.v" "key" { Text "F:/FPGA Project/ep12/keyboard.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365595375 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "ep12.v" "reset" { Text "F:/FPGA Project/ep12/ep12.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1577365595569 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1577365595569 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "ep12.v" "reset" { Text "F:/FPGA Project/ep12/ep12.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1577365595577 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1577365595577 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "ep12.v" "reset" { Text "F:/FPGA Project/ep12/ep12.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1577365595578 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1577365595578 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "ep12.v" "reset" { Text "F:/FPGA Project/ep12/ep12.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1577365595579 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1577365595579 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset " "Net \"reset\" is missing source, defaulting to GND" {  } { { "ep12.v" "reset" { Text "F:/FPGA Project/ep12/ep12.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1577365595580 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1577365595580 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "keyboard:my_k\|ps2_keyboard:key\|fifo_rtl_0 " "Inferred RAM node \"keyboard:my_k\|ps2_keyboard:key\|fifo_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1577365596234 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I2C_Audio_Config:myconfig\|audio_reg " "RAM logic \"I2C_Audio_Config:myconfig\|audio_reg\" is uninferred due to inappropriate RAM size" {  } { { "I2C_Audio_Config.v" "audio_reg" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 24 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1577365596235 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "I2C_Audio_Config:myconfig\|audio_cmd " "RAM logic \"I2C_Audio_Config:myconfig\|audio_cmd\" is uninferred due to inappropriate RAM size" {  } { { "I2C_Audio_Config.v" "audio_cmd" { Text "F:/FPGA Project/ep12/I2C_Audio_Config.v" 25 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1577365596235 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1577365596235 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/FPGA Project/ep12/db/ep12.ram0_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/FPGA Project/ep12/db/ep12.ram0_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1577365596237 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/FPGA Project/ep12/db/ep12.ram1_I2C_Audio_Config_f19a1d43.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/FPGA Project/ep12/db/ep12.ram1_I2C_Audio_Config_f19a1d43.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1577365596237 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "keyboard:my_k\|ps2_keyboard:key\|fifo_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"keyboard:my_k\|ps2_keyboard:key\|fifo_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Sin_Generator:sin_wave\|sintable_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Sin_Generator:sin_wave\|sintable_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE sintable.mif " "Parameter INIT_FILE set to sintable.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picture:my_pic\|ROM_char:char\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picture:my_pic\|ROM_char:char\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ep12.ram0_ROM_char_ab09fc24.hdl.mif " "Parameter INIT_FILE set to db/ep12.ram0_ROM_char_ab09fc24.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1577365597126 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1577365597126 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1577365597126 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_second:clk_sec\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_second:clk_sec\|Mod1\"" {  } { { "clock_second.v" "Mod1" { Text "F:/FPGA Project/ep12/clock_second.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_second:clk_sec\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_second:clk_sec\|Div1\"" {  } { { "clock_second.v" "Div1" { Text "F:/FPGA Project/ep12/clock_second.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_minute:clk_min\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_minute:clk_min\|Mod1\"" {  } { { "clock_minute.v" "Mod1" { Text "F:/FPGA Project/ep12/clock_minute.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_minute:clk_min\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_minute:clk_min\|Div1\"" {  } { { "clock_minute.v" "Div1" { Text "F:/FPGA Project/ep12/clock_minute.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_hour:clk_h\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_hour:clk_h\|Mod1\"" {  } { { "clock_hour.v" "Mod1" { Text "F:/FPGA Project/ep12/clock_hour.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_hour:clk_h\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_hour:clk_h\|Div1\"" {  } { { "clock_hour.v" "Div1" { Text "F:/FPGA Project/ep12/clock_hour.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_second:clk_sec\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_second:clk_sec\|Mod0\"" {  } { { "clock_second.v" "Mod0" { Text "F:/FPGA Project/ep12/clock_second.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_second:clk_sec\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_second:clk_sec\|Div0\"" {  } { { "clock_second.v" "Div0" { Text "F:/FPGA Project/ep12/clock_second.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_minute:clk_min\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_minute:clk_min\|Mod0\"" {  } { { "clock_minute.v" "Mod0" { Text "F:/FPGA Project/ep12/clock_minute.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_minute:clk_min\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_minute:clk_min\|Div0\"" {  } { { "clock_minute.v" "Div0" { Text "F:/FPGA Project/ep12/clock_minute.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_hour:clk_h\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_hour:clk_h\|Mod0\"" {  } { { "clock_hour.v" "Mod0" { Text "F:/FPGA Project/ep12/clock_hour.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "clock_hour:clk_h\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"clock_hour:clk_h\|Div0\"" {  } { { "clock_hour.v" "Div0" { Text "F:/FPGA Project/ep12/clock_hour.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div0\"" {  } { { "picture.v" "Div0" { Text "F:/FPGA Project/ep12/picture.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Mod0\"" {  } { { "picture.v" "Mod0" { Text "F:/FPGA Project/ep12/picture.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div1\"" {  } { { "picture.v" "Div1" { Text "F:/FPGA Project/ep12/picture.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div5\"" {  } { { "picture.v" "Div5" { Text "F:/FPGA Project/ep12/picture.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Mod2\"" {  } { { "picture.v" "Mod2" { Text "F:/FPGA Project/ep12/picture.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Mod1\"" {  } { { "picture.v" "Mod1" { Text "F:/FPGA Project/ep12/picture.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div2\"" {  } { { "picture.v" "Div2" { Text "F:/FPGA Project/ep12/picture.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div3\"" {  } { { "picture.v" "Div3" { Text "F:/FPGA Project/ep12/picture.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div4\"" {  } { { "picture.v" "Div4" { Text "F:/FPGA Project/ep12/picture.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Mod3\"" {  } { { "picture.v" "Mod3" { Text "F:/FPGA Project/ep12/picture.v" 97 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Mod4\"" {  } { { "picture.v" "Mod4" { Text "F:/FPGA Project/ep12/picture.v" 100 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "picture:my_pic\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"picture:my_pic\|Div6\"" {  } { { "picture.v" "Div6" { Text "F:/FPGA Project/ep12/picture.v" 186 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365597128 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1577365597128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "keyboard:my_k\|ps2_keyboard:key\|altsyncram:fifo_rtl_0 " "Elaborated megafunction instantiation \"keyboard:my_k\|ps2_keyboard:key\|altsyncram:fifo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyboard:my_k\|ps2_keyboard:key\|altsyncram:fifo_rtl_0 " "Instantiated megafunction \"keyboard:my_k\|ps2_keyboard:key\|altsyncram:fifo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsj1 " "Found entity 1: altsyncram_lsj1" {  } { { "db/altsyncram_lsj1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_lsj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597190 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Elaborated megafunction instantiation \"Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597201 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0 " "Instantiated megafunction \"Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE sintable.mif " "Parameter \"INIT_FILE\" = \"sintable.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597201 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jta1 " "Found entity 1: altsyncram_jta1" {  } { { "db/altsyncram_jta1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_jta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597242 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|ROM_char:char\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"picture:my_pic\|ROM_char:char\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|ROM_char:char\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"picture:my_pic\|ROM_char:char\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ep12.ram0_ROM_char_ab09fc24.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ep12.ram0_ROM_char_ab09fc24.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597250 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsc1 " "Found entity 1: altsyncram_vsc1" {  } { { "db/altsyncram_vsc1.tdf" "" { Text "F:/FPGA Project/ep12/db/altsyncram_vsc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597296 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_second:clk_sec\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"clock_second:clk_sec\|lpm_divide:Mod1\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 99 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597323 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_second:clk_sec\|lpm_divide:Mod1 " "Instantiated megafunction \"clock_second:clk_sec\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597323 ""}  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 99 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_62m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_62m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_62m " "Found entity 1: lpm_divide_62m" {  } { { "db/lpm_divide_62m.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_62m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ose.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ose.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ose " "Found entity 1: alt_u_div_ose" {  } { { "db/alt_u_div_ose.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_ose.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_second:clk_sec\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"clock_second:clk_sec\|lpm_divide:Div1\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 100 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_second:clk_sec\|lpm_divide:Div1 " "Instantiated megafunction \"clock_second:clk_sec\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597394 ""}  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 100 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3am " "Found entity 1: lpm_divide_3am" {  } { { "db/lpm_divide_3am.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_3am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Div0\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 91 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Div0 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597551 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 91 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Mod0\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Mod0 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597628 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_25m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Div1\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 92 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Div1 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597677 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 92 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Div5\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 102 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Div5 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597757 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597757 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 102 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597822 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Mod2\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597833 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Mod2 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597833 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597833 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m3m " "Found entity 1: lpm_divide_m3m" {  } { { "db/lpm_divide_m3m.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_m3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nve " "Found entity 1: alt_u_div_nve" {  } { { "db/alt_u_div_nve.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_nve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Mod1\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Mod1 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597911 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o3m " "Found entity 1: lpm_divide_o3m" {  } { { "db/lpm_divide_o3m.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_o3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365597981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365597981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Div2\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365597992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Div2 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597992 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365597992 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365597992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365598030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365598030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365598043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365598043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_qse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365598058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365598058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture:my_pic\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"picture:my_pic\|lpm_divide:Div6\"" {  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 186 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365598114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture:my_pic\|lpm_divide:Div6 " "Instantiated megafunction \"picture:my_pic\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365598114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365598114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365598114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1577365598114 ""}  } { { "picture.v" "" { Text "F:/FPGA Project/ep12/picture.v" 186 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1577365598114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "F:/FPGA Project/ep12/db/lpm_divide_4am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365598154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365598154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "F:/FPGA Project/ep12/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365598166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365598166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_nse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_nse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_nse " "Found entity 1: alt_u_div_nse" {  } { { "db/alt_u_div_nse.tdf" "" { Text "F:/FPGA Project/ep12/db/alt_u_div_nse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1577365598180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365598180 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1577365598605 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_BCLK " "Inserted always-enabled tri-state buffer between \"AUD_BCLK\" and its non-tri-state driver." {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 44 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1577365598690 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "AUD_DACLRCK " "Inserted always-enabled tri-state buffer between \"AUD_DACLRCK\" and its non-tri-state driver." {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 46 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1577365598690 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1577365598690 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577365598691 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 52 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577365598691 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577365598691 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577365598691 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 53 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1577365598691 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1577365598691 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "AUD_DACLRCK " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"AUD_DACLRCK\" is moved to its source" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 46 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1577365598704 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1577365598704 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|sec\[0\] clock_second:clk_sec\|sec\[0\]~_emulated clock_second:clk_sec\|sec\[0\]~1 " "Register \"clock_second:clk_sec\|sec\[0\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|sec\[0\]~_emulated\" and latch \"clock_second:clk_sec\|sec\[0\]~1\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_second:clk_sec|sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|sec\[1\] clock_second:clk_sec\|sec\[1\]~_emulated clock_second:clk_sec\|sec\[1\]~5 " "Register \"clock_second:clk_sec\|sec\[1\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|sec\[1\]~_emulated\" and latch \"clock_second:clk_sec\|sec\[1\]~5\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_second:clk_sec|sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|sec\[2\] clock_second:clk_sec\|sec\[2\]~_emulated clock_second:clk_sec\|sec\[2\]~9 " "Register \"clock_second:clk_sec\|sec\[2\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|sec\[2\]~_emulated\" and latch \"clock_second:clk_sec\|sec\[2\]~9\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_second:clk_sec|sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|sec\[3\] clock_second:clk_sec\|sec\[3\]~_emulated clock_second:clk_sec\|sec\[3\]~13 " "Register \"clock_second:clk_sec\|sec\[3\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|sec\[3\]~_emulated\" and latch \"clock_second:clk_sec\|sec\[3\]~13\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_second:clk_sec|sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|min\[0\] clock_minute:clk_min\|min\[0\]~_emulated clock_minute:clk_min\|min\[0\]~1 " "Register \"clock_minute:clk_min\|min\[0\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|min\[0\]~_emulated\" and latch \"clock_minute:clk_min\|min\[0\]~1\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_minute:clk_min|min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|min\[1\] clock_minute:clk_min\|min\[1\]~_emulated clock_minute:clk_min\|min\[1\]~5 " "Register \"clock_minute:clk_min\|min\[1\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|min\[1\]~_emulated\" and latch \"clock_minute:clk_min\|min\[1\]~5\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_minute:clk_min|min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|min\[2\] clock_minute:clk_min\|min\[2\]~_emulated clock_minute:clk_min\|min\[2\]~9 " "Register \"clock_minute:clk_min\|min\[2\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|min\[2\]~_emulated\" and latch \"clock_minute:clk_min\|min\[2\]~9\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_minute:clk_min|min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|min\[3\] clock_minute:clk_min\|min\[3\]~_emulated clock_minute:clk_min\|min\[3\]~13 " "Register \"clock_minute:clk_min\|min\[3\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|min\[3\]~_emulated\" and latch \"clock_minute:clk_min\|min\[3\]~13\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_minute:clk_min|min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|hour\[0\] clock_hour:clk_h\|hour\[0\]~_emulated clock_hour:clk_h\|hour\[0\]~1 " "Register \"clock_hour:clk_h\|hour\[0\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|hour\[0\]~_emulated\" and latch \"clock_hour:clk_h\|hour\[0\]~1\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_hour:clk_h|hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|hour\[1\] clock_hour:clk_h\|hour\[1\]~_emulated clock_hour:clk_h\|hour\[1\]~5 " "Register \"clock_hour:clk_h\|hour\[1\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|hour\[1\]~_emulated\" and latch \"clock_hour:clk_h\|hour\[1\]~5\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_hour:clk_h|hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|hour\[2\] clock_hour:clk_h\|hour\[2\]~_emulated clock_hour:clk_h\|hour\[2\]~9 " "Register \"clock_hour:clk_h\|hour\[2\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|hour\[2\]~_emulated\" and latch \"clock_hour:clk_h\|hour\[2\]~9\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_hour:clk_h|hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|hour\[3\] clock_hour:clk_h\|hour\[3\]~_emulated clock_hour:clk_h\|hour\[3\]~13 " "Register \"clock_hour:clk_h\|hour\[3\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|hour\[3\]~_emulated\" and latch \"clock_hour:clk_h\|hour\[3\]~13\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_hour:clk_h|hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|sec\[5\] clock_second:clk_sec\|sec\[5\]~_emulated clock_second:clk_sec\|sec\[5\]~17 " "Register \"clock_second:clk_sec\|sec\[5\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|sec\[5\]~_emulated\" and latch \"clock_second:clk_sec\|sec\[5\]~17\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_second:clk_sec|sec[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_second:clk_sec\|sec\[4\] clock_second:clk_sec\|sec\[4\]~_emulated clock_second:clk_sec\|sec\[4\]~21 " "Register \"clock_second:clk_sec\|sec\[4\]\" is converted into an equivalent circuit using register \"clock_second:clk_sec\|sec\[4\]~_emulated\" and latch \"clock_second:clk_sec\|sec\[4\]~21\"" {  } { { "clock_second.v" "" { Text "F:/FPGA Project/ep12/clock_second.v" 105 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_second:clk_sec|sec[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|min\[5\] clock_minute:clk_min\|min\[5\]~_emulated clock_minute:clk_min\|min\[5\]~17 " "Register \"clock_minute:clk_min\|min\[5\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|min\[5\]~_emulated\" and latch \"clock_minute:clk_min\|min\[5\]~17\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_minute:clk_min|min[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_minute:clk_min\|min\[4\] clock_minute:clk_min\|min\[4\]~_emulated clock_minute:clk_min\|min\[4\]~21 " "Register \"clock_minute:clk_min\|min\[4\]\" is converted into an equivalent circuit using register \"clock_minute:clk_min\|min\[4\]~_emulated\" and latch \"clock_minute:clk_min\|min\[4\]~21\"" {  } { { "clock_minute.v" "" { Text "F:/FPGA Project/ep12/clock_minute.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_minute:clk_min|min[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|hour\[5\] clock_hour:clk_h\|hour\[5\]~_emulated clock_hour:clk_h\|hour\[5\]~17 " "Register \"clock_hour:clk_h\|hour\[5\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|hour\[5\]~_emulated\" and latch \"clock_hour:clk_h\|hour\[5\]~17\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_hour:clk_h|hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock_hour:clk_h\|hour\[4\] clock_hour:clk_h\|hour\[4\]~_emulated clock_hour:clk_h\|hour\[4\]~21 " "Register \"clock_hour:clk_h\|hour\[4\]\" is converted into an equivalent circuit using register \"clock_hour:clk_h\|hour\[4\]~_emulated\" and latch \"clock_hour:clk_h\|hour\[4\]~21\"" {  } { { "clock_hour.v" "" { Text "F:/FPGA Project/ep12/clock_hour.v" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1577365598733 "|ep12|clock_hour:clk_h|hour[4]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1577365598733 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "AUD_BCLK~synth " "Node \"AUD_BCLK~synth\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 44 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365600434 ""} { "Warning" "WMLS_MLS_NODE_NAME" "AUD_DACLRCK~synth " "Node \"AUD_DACLRCK~synth\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 46 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365600434 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1577365600434 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1577365600434 "|ep12|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1577365600434 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1577365600611 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1577365602217 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "7 0 1 0 0 " "Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1577365603117 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1577365603117 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1577365603265 ""}  } { { "altera_pll.v" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1577365603265 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365603552 "|ep12|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365603552 "|ep12|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365603552 "|ep12|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365603552 "|ep12|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365603552 "|ep12|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1577365603552 "|ep12|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1577365603552 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5113 " "Implemented 5113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1577365603563 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1577365603563 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1577365603563 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4256 " "Implemented 4256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1577365603563 ""} { "Info" "ICUT_CUT_TM_RAMS" "732 " "Implemented 732 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1577365603563 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1577365603563 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1577365603563 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1577365603563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 154 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 154 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4945 " "Peak virtual memory: 4945 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577365603636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 21:06:43 2019 " "Processing ended: Thu Dec 26 21:06:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577365603636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577365603636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577365603636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1577365603636 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1577365604859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577365604864 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 21:06:44 2019 " "Processing started: Thu Dec 26 21:06:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577365604864 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1577365604864 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ep12 -c ep12 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ep12 -c ep12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1577365604864 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1577365604954 ""}
{ "Info" "0" "" "Project  = ep12" {  } {  } 0 0 "Project  = ep12" 0 0 "Fitter" 0 0 1577365604954 ""}
{ "Info" "0" "" "Revision = ep12" {  } {  } 0 0 "Revision = ep12" 0 0 "Fitter" 0 0 1577365604954 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1577365605177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1577365605177 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ep12 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"ep12\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1577365605237 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1577365605295 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1577365605295 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1577365605437 ""}  } { { "altera_pll.v" "" { Text "f:/intelfpga_lite/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1577365605437 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1577365605912 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1577365605937 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1577365606304 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1577365606495 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1577365617978 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 10 global CLKCTRL_G7 " "audio_clk:u1\|audio_clk_0002:audio_clk_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 10 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1577365618286 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1577365618286 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 224 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 224 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1577365618287 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK2_50~inputCLKENA0 75 global CLKCTRL_G5 " "CLOCK2_50~inputCLKENA0 with 75 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1577365618287 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1577365618287 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577365618287 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1577365619529 ""}
{ "Info" "ISTA_SDC_FOUND" "ep12.SDC " "Reading SDC File: 'ep12.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1577365619534 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep12.sdc 15 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at ep12.sdc(15): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577365619548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ep12.sdc 15 Argument <targets> is not an object ID " "Ignored create_clock at ep12.sdc(15): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577365619548 ""}  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep12.sdc 16 altera_reserved_tdi port " "Ignored filter at ep12.sdc(16): altera_reserved_tdi could not be matched with a port" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577365619548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep12.sdc 16 altera_reserved_tck clock " "Ignored filter at ep12.sdc(16): altera_reserved_tck could not be matched with a clock" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577365619548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep12.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at ep12.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577365619548 ""}  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619548 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep12.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at ep12.sdc(16): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619548 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep12.sdc 17 altera_reserved_tms port " "Ignored filter at ep12.sdc(17): altera_reserved_tms could not be matched with a port" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577365619549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep12.sdc 17 Argument <targets> is an empty collection " "Ignored set_input_delay at ep12.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577365619549 ""}  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay ep12.sdc 17 Argument -clock is not an object ID " "Ignored set_input_delay at ep12.sdc(17): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619549 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ep12.sdc 18 altera_reserved_tdo port " "Ignored filter at ep12.sdc(18): altera_reserved_tdo could not be matched with a port" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1577365619549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ep12.sdc 18 Argument <targets> is an empty collection " "Ignored set_output_delay at ep12.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1577365619549 ""}  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619549 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay ep12.sdc 18 Argument -clock is not an object ID " "Ignored set_output_delay at ep12.sdc(18): Argument -clock is not an object ID" {  } { { "F:/FPGA Project/ep12/ep12.sdc" "" { Text "F:/FPGA Project/ep12/ep12.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1577365619549 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577365619550 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 22 -duty_cycle 50.00 -name \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1577365619550 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1577365619550 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1577365619550 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "picture:my_pic\|clkgen:clk_\|clkout " "Node: picture:my_pic\|clkgen:clk_\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register picture:my_pic\|vga_ctrl:ctrl\|y_cnt\[9\] picture:my_pic\|clkgen:clk_\|clkout " "Register picture:my_pic\|vga_ctrl:ctrl\|y_cnt\[9\] is being clocked by picture:my_pic\|clkgen:clk_\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|picture:my_pic|clkgen:clk_|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2S_Audio:myaudio\|AUD_LRCK " "Node: I2S_Audio:myaudio\|AUD_LRCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a15~porta_address_reg0 I2S_Audio:myaudio\|AUD_LRCK " "Register Sin_Generator:sin_wave\|altsyncram:sintable_rtl_0\|altsyncram_jta1:auto_generated\|ram_block1a15~porta_address_reg0 is being clocked by I2S_Audio:myaudio\|AUD_LRCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|I2S_Audio:myaudio|AUD_LRCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "keyboard:my_k\|my_clock_key:mycl\|clk_1s " "Node: keyboard:my_k\|my_clock_key:mycl\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register keyboard:my_k\|clock_result_min\[2\] keyboard:my_k\|my_clock_key:mycl\|clk_1s " "Register keyboard:my_k\|clock_result_min\[2\] is being clocked by keyboard:my_k\|my_clock_key:mycl\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|keyboard:my_k|my_clock_key:mycl|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[8\] " "Node: SW\[8\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch clock_minute:clk_min\|min\[3\]~13 SW\[8\] " "Latch clock_minute:clk_min\|min\[3\]~13 is being clocked by SW\[8\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|SW[8]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[9\] " "Node: SW\[9\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch clock_hour:clk_h\|hour\[0\]~1 SW\[9\] " "Latch clock_hour:clk_h\|hour\[0\]~1 is being clocked by SW\[9\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|SW[9]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_second:clk_sec\|carry " "Node: clock_second:clk_sec\|carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_minute:clk_min\|min\[2\]~_emulated clock_second:clk_sec\|carry " "Register clock_minute:clk_min\|min\[2\]~_emulated is being clocked by clock_second:clk_sec\|carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|clock_second:clk_sec|carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "SW\[7\] " "Node: SW\[7\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch clock_second:clk_sec\|sec\[5\]~17 SW\[7\] " "Latch clock_second:clk_sec\|sec\[5\]~17 is being clocked by SW\[7\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|SW[7]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_second:clk_sec\|my_clock:mclk\|clk_1s " "Node: clock_second:clk_sec\|my_clock:mclk\|clk_1s was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_second:clk_sec\|carry clock_second:clk_sec\|my_clock:mclk\|clk_1s " "Register clock_second:clk_sec\|carry is being clocked by clock_second:clk_sec\|my_clock:mclk\|clk_1s" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|clock_second:clk_sec|my_clock:mclk|clk_1s"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_minute:clk_min\|carry " "Node: clock_minute:clk_min\|carry was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clock_hour:clk_h\|hour\[4\]~_emulated clock_minute:clk_min\|carry " "Register clock_hour:clk_h\|hour\[4\]~_emulated is being clocked by clock_minute:clk_min\|carry" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|clock_minute:clk_min|carry"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2S_Audio:myaudio\|AUD_BCK " "Node: I2S_Audio:myaudio\|AUD_BCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2S_Audio:myaudio\|AUD_LRCK I2S_Audio:myaudio\|AUD_BCK " "Register I2S_Audio:myaudio\|AUD_LRCK is being clocked by I2S_Audio:myaudio\|AUD_BCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|I2S_Audio:myaudio|AUD_BCK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clkgen:my_i2c_clk\|clkout " "Node: clkgen:my_i2c_clk\|clkout was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD_COUNTER\[3\] clkgen:my_i2c_clk\|clkout " "Register I2C_Audio_Config:myconfig\|I2C_Controller:u0\|SD_COUNTER\[3\] is being clocked by clkgen:my_i2c_clk\|clkout" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1577365619565 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1577365619565 "|ep12|clkgen:my_i2c_clk|clkout"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577365619566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577365619566 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1577365619566 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1577365619566 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1577365619595 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1577365619600 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.466 u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.466 u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.258 u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  54.258 u1\|audio_clk_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1577365619600 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1577365619600 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1577365619773 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577365619776 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1577365619782 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1577365619788 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1577365619789 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1577365619791 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1577365620101 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1577365620105 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1577365620105 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577365620358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1577365625191 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1577365625974 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:20 " "Fitter placement preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577365645439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1577365685007 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1577365687348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577365687348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1577365689675 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X33_Y11 X44_Y22 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22" {  } { { "loc" "" { Generic "F:/FPGA Project/ep12/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X33_Y11 to location X44_Y22"} { { 12 { 0 ""} 33 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1577365698616 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1577365698616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1577365700878 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1577365700878 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1577365700878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577365700883 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.44 " "Total time spent on timing analysis during the Fitter is 2.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1577365707059 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577365707147 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577365710143 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1577365710146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1577365712780 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1577365720129 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "7 " "Following 7 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently enabled " "Pin AUD_BCLK has a permanently enabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently enabled " "Pin AUD_DACLRCK has a permanently enabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "ep12.v" "" { Text "F:/FPGA Project/ep12/ep12.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "F:/FPGA Project/ep12/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1577365720658 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1577365720658 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/FPGA Project/ep12/ep12.fit.smsg " "Generated suppressed messages file F:/FPGA Project/ep12/ep12.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1577365720943 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 29 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6918 " "Peak virtual memory: 6918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577365722826 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 21:08:42 2019 " "Processing ended: Thu Dec 26 21:08:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577365722826 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:58 " "Elapsed time: 00:01:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577365722826 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:33 " "Total CPU time (on all processors): 00:08:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577365722826 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1577365722826 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1577365724061 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577365724066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 21:08:43 2019 " "Processing started: Thu Dec 26 21:08:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577365724066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1577365724066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ep12 -c ep12 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ep12 -c ep12" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1577365724066 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1577365725363 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1577365736356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577365736856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 26 21:08:56 2019 " "Processing ended: Thu Dec 26 21:08:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577365736856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577365736856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577365736856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1577365736856 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1577365737589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1577365738117 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1577365738123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 26 21:08:57 2019 " "Processing started: Thu Dec 26 21:08:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1577365738123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577365738123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ep12 -c ep12 " "Command: quartus_sta ep12 -c ep12" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577365738123 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1577365738219 ""}
{ "Error" "EMSG_PDB_READ_PERMISSION_DENIED" "F:/FPGA Project/ep12/db/ep12.cmp.cdb " "Can't read database file F:/FPGA Project/ep12/db/ep12.cmp.cdb" {  } {  } 0 114012 "Can't read database file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577365738309 ""}
{ "Error" "EMSG_PDB_READ_PERMISSION_DENIED" "F:/FPGA Project/ep12/db/ep12.cmp.cdb " "Can't read database file F:/FPGA Project/ep12/db/ep12.cmp.cdb" {  } {  } 0 114012 "Can't read database file %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577365738309 ""}
{ "Error" "0" "" "Can't run TimeQuest Timing Analyzer (quartus_sta) -- Fitter (quartus_fit) failed or was not run. Run the Fitter (quartus_fit) successfully before running the TimeQuest analyzer (create_timing_netlist)." {  } {  } 0 0 "Can't run TimeQuest Timing Analyzer (quartus_sta) -- Fitter (quartus_fit) failed or was not run. Run the Fitter (quartus_fit) successfully before running the TimeQuest analyzer (create_timing_netlist)." 0 0 "TimeQuest Timing Analyzer" 0 0 1577365738317 ""}
{ "Error" "EQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 3 s 0 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4632 " "Peak virtual memory: 4632 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1577365738317 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 26 21:08:58 2019 " "Processing ended: Thu Dec 26 21:08:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1577365738317 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1577365738317 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1577365738317 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577365738317 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 184 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 184 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1577365738916 ""}
