
# RISC-V
Simple and non optimized implementation of a RISC-V processor. This RISC-V pipeline is based on the DLX architecture.

## Current state:
* IF Stage -> Done
* ID Stage -> Done for 32 Bits
* EXE Stage -> In progress
* MEM -> TODO
* WB -> TODO

## Schema
![Basic DLX schema](https://raw.githubusercontent.com/Oxmose/RISC-V/master/RISCV.png)
