##################################################################################################
##
##  Xilinx, Inc. 2010            www.xilinx.com
##  Generated by MIG Version 2.0
##
##################################################################################################
##  File name :       mig_7series_0.xdc
##  Details :     Constraints file
##                    FPGA Family:       KINTEX7
##                    FPGA Part:         XC7K325T-FFG900
##                    Speedgrade:        -2
##                    Design Entry:      VERILOG
##                    Frequency:         200 MHz
##                    Time Period:       5000 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: QDRIIPLUS_SRAM->Components-BL4->CY7C25652KV18-500BZC
## Data Width: 36
## Time Period: 5000
## Data Mask: 1
##################################################################################################

################ MeshSr ################
################ MeshSr ################

### create_clock -name sys_clk_i -period 5 [get_ports sys_clk_i]

create_clock -period 5.000 -name capt_clk [get_ports {qdriip_cq_p[*] qdriip_cq_n[*]}]

# Note: the following CLOCK_DEDICATED_ROUTE constraint will cause a warning in place similar
# to the following:
#   WARNING:Place:1402 - A clock IOB / PLL clock component pair have been found that are not
#   placed at an optimal clock IOB / PLL site pair.
# This warning can be ignored.  See the Users Guide for more information.

### set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets sys_clk_i]
set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_pins i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_infrastructure/plle2_i/CLKIN1]


set_property LOC PHASER_IN_PHY_X1Y27 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_IN_inst.phaser_in]
set_property LOC PHASER_IN_PHY_X1Y26 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_IN_inst.phaser_in]
set_property LOC PHASER_IN_PHY_X1Y25 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/PHASER_IN_inst.phaser_in]
set_property LOC PHASER_IN_PHY_X1Y24 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_IN_inst.phaser_in]

set_property LOC PHASER_OUT_PHY_X1Y23 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y22 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y21 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/PHASER_OUT_inst.phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y20 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/PHASER_OUT_inst.phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y19 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/PHASER_OUT_inst.phaser_out]
set_property LOC PHASER_OUT_PHY_X1Y18 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/PHASER_OUT_inst.phaser_out]

set_property LOC IN_FIFO_X1Y27 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/in_fifo_inst.in_fifo]
set_property LOC IN_FIFO_X1Y26 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/in_fifo_inst.in_fifo]
set_property LOC IN_FIFO_X1Y25 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/in_fifo_inst.in_fifo]
set_property LOC IN_FIFO_X1Y24 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/in_fifo_inst.in_fifo]

set_property LOC OUT_FIFO_X1Y23 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo]
set_property LOC OUT_FIFO_X1Y22 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo]
set_property LOC OUT_FIFO_X1Y21 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_B.qdr_rld_byte_lane_B/out_fifo_inst.out_fifo]
set_property LOC OUT_FIFO_X1Y20 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_A.qdr_rld_byte_lane_A/out_fifo_inst.out_fifo]
set_property LOC OUT_FIFO_X1Y19 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_D.qdr_rld_byte_lane_D/out_fifo_inst.out_fifo]
set_property LOC OUT_FIFO_X1Y18 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/qdr_rld_byte_lane_C.qdr_rld_byte_lane_C/out_fifo_inst.out_fifo]

set_property LOC PHY_CONTROL_X1Y5 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i]
set_property LOC PHY_CONTROL_X1Y4 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/PHY_CONTROL_INST.phy_control_i]

set_property LOC PHASER_REF_X1Y6 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_0.u_qdr_rld_phy_4lanes/phaser_ref_i]
set_property LOC PHASER_REF_X1Y5 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_1.u_qdr_rld_phy_4lanes/phaser_ref_i]
set_property LOC PHASER_REF_X1Y4 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_qdr_phy_top/u_qdr_rld_mc_phy/qdr_rld_phy_4lanes_2.u_qdr_rld_phy_4lanes/phaser_ref_i]

set_property LOC PLLE2_ADV_X1Y5 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_infrastructure/plle2_i]
set_property LOC MMCME2_ADV_X1Y5 [get_cells i_qdr_example_top/u_mig_7series_0/u_mig_7series_0_mig/u_infrastructure/gen_mmcm.mmcm_i]



current_instance i_qdr_example_top
set_multicycle_path -setup -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 2
set_multicycle_path -hold -start -through [get_pins -filter {NAME =~ */OSERDESRST} -of [get_cells -hier -filter {REF_NAME == PHASER_OUT_PHY}]] 1
set_max_delay -datapath_only -from [get_cells -hier *rstdiv0_sync_r1_reg*] -to [get_pins -filter {NAME =~ */RESET} -of [get_cells -hier -filter {REF_NAME == PHY_CONTROL}]] 3.000






############## NET - IOSTANDARD ##################

current_instance -quiet
set_property PACKAGE_PIN H3 [get_ports {qdriip_sa[0]}]
set_property PACKAGE_PIN K1 [get_ports {qdriip_sa[1]}]
set_property PACKAGE_PIN H4 [get_ports {qdriip_sa[2]}]
set_property PACKAGE_PIN E2 [get_ports {qdriip_sa[3]}]
set_property PACKAGE_PIN G4 [get_ports {qdriip_sa[4]}]
set_property PACKAGE_PIN D4 [get_ports {qdriip_sa[5]}]
set_property PACKAGE_PIN F3 [get_ports {qdriip_sa[6]}]
set_property PACKAGE_PIN F2 [get_ports {qdriip_sa[7]}]
set_property PACKAGE_PIN H1 [get_ports {qdriip_sa[8]}]
set_property PACKAGE_PIN E1 [get_ports {qdriip_sa[9]}]
set_property PACKAGE_PIN G1 [get_ports {qdriip_sa[10]}]
set_property PACKAGE_PIN J1 [get_ports {qdriip_sa[11]}]
set_property PACKAGE_PIN H2 [get_ports {qdriip_sa[12]}]
set_property PACKAGE_PIN C1 [get_ports {qdriip_sa[13]}]
set_property PACKAGE_PIN D1 [get_ports {qdriip_sa[14]}]
set_property PACKAGE_PIN G2 [get_ports {qdriip_sa[15]}]
set_property PACKAGE_PIN K2 [get_ports {qdriip_sa[16]}]
set_property PACKAGE_PIN D3 [get_ports {qdriip_sa[17]}]
set_property PACKAGE_PIN L3 [get_ports {qdriip_sa[18]}]
set_property PACKAGE_PIN J11 [get_ports {qdriip_d[0]}]
set_property PACKAGE_PIN H11 [get_ports {qdriip_d[1]}]
set_property PACKAGE_PIN J8 [get_ports {qdriip_d[2]}]
set_property PACKAGE_PIN J10 [get_ports {qdriip_d[3]}]
set_property PACKAGE_PIN J9 [get_ports {qdriip_d[4]}]
set_property PACKAGE_PIN H7 [get_ports {qdriip_d[5]}]
set_property PACKAGE_PIN G5 [get_ports {qdriip_d[6]}]
set_property PACKAGE_PIN H6 [get_ports {qdriip_d[7]}]
set_property PACKAGE_PIN G6 [get_ports {qdriip_d[8]}]
set_property PACKAGE_PIN F9 [get_ports {qdriip_d[9]}]
set_property PACKAGE_PIN F8 [get_ports {qdriip_d[10]}]
set_property PACKAGE_PIN E8 [get_ports {qdriip_d[11]}]
set_property PACKAGE_PIN D9 [get_ports {qdriip_d[12]}]
set_property PACKAGE_PIN D8 [get_ports {qdriip_d[13]}]
set_property PACKAGE_PIN E7 [get_ports {qdriip_d[14]}]
set_property PACKAGE_PIN E6 [get_ports {qdriip_d[15]}]
set_property PACKAGE_PIN D5 [get_ports {qdriip_d[16]}]
set_property PACKAGE_PIN G7 [get_ports {qdriip_d[17]}]
set_property PACKAGE_PIN B6 [get_ports {qdriip_d[18]}]
set_property PACKAGE_PIN A5 [get_ports {qdriip_d[19]}]
set_property PACKAGE_PIN B5 [get_ports {qdriip_d[20]}]
set_property PACKAGE_PIN A4 [get_ports {qdriip_d[21]}]
set_property PACKAGE_PIN B4 [get_ports {qdriip_d[22]}]
set_property PACKAGE_PIN A3 [get_ports {qdriip_d[23]}]
set_property PACKAGE_PIN C3 [get_ports {qdriip_d[24]}]
set_property PACKAGE_PIN C2 [get_ports {qdriip_d[25]}]
set_property PACKAGE_PIN B1 [get_ports {qdriip_d[26]}]
set_property PACKAGE_PIN A7 [get_ports {qdriip_d[27]}]
set_property PACKAGE_PIN A8 [get_ports {qdriip_d[28]}]
set_property PACKAGE_PIN B7 [get_ports {qdriip_d[29]}]
set_property PACKAGE_PIN A9 [get_ports {qdriip_d[30]}]
set_property PACKAGE_PIN A10 [get_ports {qdriip_d[31]}]
set_property PACKAGE_PIN B9 [get_ports {qdriip_d[32]}]
set_property PACKAGE_PIN B10 [get_ports {qdriip_d[33]}]
set_property PACKAGE_PIN D6 [get_ports {qdriip_d[34]}]
set_property PACKAGE_PIN C6 [get_ports {qdriip_d[35]}]
set_property PACKAGE_PIN E12 [get_ports {qdriip_q[0]}]
set_property PACKAGE_PIN E10 [get_ports {qdriip_q[1]}]
set_property PACKAGE_PIN G10 [get_ports {qdriip_q[2]}]
set_property PACKAGE_PIN F10 [get_ports {qdriip_q[3]}]
set_property PACKAGE_PIN E11 [get_ports {qdriip_q[4]}]
set_property PACKAGE_PIN D10 [get_ports {qdriip_q[5]}]
set_property PACKAGE_PIN D11 [get_ports {qdriip_q[6]}]
set_property PACKAGE_PIN F12 [get_ports {qdriip_q[7]}]
set_property PACKAGE_PIN G12 [get_ports {qdriip_q[8]}]
set_property PACKAGE_PIN G16 [get_ports {qdriip_q[9]}]
set_property PACKAGE_PIN G15 [get_ports {qdriip_q[10]}]
set_property PACKAGE_PIN K15 [get_ports {qdriip_q[11]}]
set_property PACKAGE_PIN J15 [get_ports {qdriip_q[12]}]
set_property PACKAGE_PIN K13 [get_ports {qdriip_q[13]}]
set_property PACKAGE_PIN J13 [get_ports {qdriip_q[14]}]
set_property PACKAGE_PIN H12 [get_ports {qdriip_q[15]}]
set_property PACKAGE_PIN H14 [get_ports {qdriip_q[16]}]
set_property PACKAGE_PIN H13 [get_ports {qdriip_q[17]}]
set_property PACKAGE_PIN D14 [get_ports {qdriip_q[18]}]
set_property PACKAGE_PIN B15 [get_ports {qdriip_q[19]}]
set_property PACKAGE_PIN B16 [get_ports {qdriip_q[20]}]
set_property PACKAGE_PIN A17 [get_ports {qdriip_q[21]}]
set_property PACKAGE_PIN B17 [get_ports {qdriip_q[22]}]
set_property PACKAGE_PIN C17 [get_ports {qdriip_q[23]}]
set_property PACKAGE_PIN C16 [get_ports {qdriip_q[24]}]
set_property PACKAGE_PIN D16 [get_ports {qdriip_q[25]}]
set_property PACKAGE_PIN E16 [get_ports {qdriip_q[26]}]
set_property PACKAGE_PIN A14 [get_ports {qdriip_q[27]}]
set_property PACKAGE_PIN B14 [get_ports {qdriip_q[28]}]
set_property PACKAGE_PIN D13 [get_ports {qdriip_q[29]}]
set_property PACKAGE_PIN B12 [get_ports {qdriip_q[30]}]
set_property PACKAGE_PIN C12 [get_ports {qdriip_q[31]}]
set_property PACKAGE_PIN B11 [get_ports {qdriip_q[32]}]
set_property PACKAGE_PIN C14 [get_ports {qdriip_q[33]}]
set_property PACKAGE_PIN C11 [get_ports {qdriip_q[34]}]
set_property PACKAGE_PIN A15 [get_ports {qdriip_q[35]}]
set_property PACKAGE_PIN F5 [get_ports {qdriip_bw_n[0]}]
set_property PACKAGE_PIN E5 [get_ports {qdriip_bw_n[1]}]
set_property PACKAGE_PIN C4 [get_ports {qdriip_bw_n[2]}]
set_property PACKAGE_PIN C9 [get_ports {qdriip_bw_n[3]}]
set_property PACKAGE_PIN J3 [get_ports qdriip_r_n]
set_property PACKAGE_PIN K3 [get_ports qdriip_w_n]
set_property PACKAGE_PIN G11 [get_ports qdriip_dll_off_n]
set_property PACKAGE_PIN D15 [get_ports {qdriip_cq_n[0]}]
set_property PACKAGE_PIN J14 [get_ports {qdriip_cq_p[0]}]
set_property PACKAGE_PIN H9 [get_ports {qdriip_k_p[0]}]

set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[0]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[1]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[2]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[3]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[4]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[5]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[6]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[7]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[8]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[9]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[10]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[11]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[12]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[13]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[14]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[15]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[16]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[17]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_sa[18]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[0]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[1]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[2]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[3]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[4]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[5]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[6]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[7]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[8]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[9]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[10]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[11]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[12]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[13]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[14]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[15]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[16]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[17]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[18]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[19]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[20]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[21]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[22]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[23]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[24]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[25]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[26]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[27]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[28]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[29]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[30]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[31]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[32]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[33]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[34]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_d[35]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[0]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[1]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[2]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[3]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[4]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[5]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[6]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[7]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[8]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[9]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[10]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[11]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[12]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[13]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[14]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[15]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[16]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[17]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[18]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[19]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[20]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[21]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[22]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[23]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[24]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[25]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[26]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[27]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[28]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[29]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[30]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[31]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[32]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[33]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[34]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_q[35]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_bw_n[0]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_bw_n[1]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_bw_n[2]}]
set_property IOSTANDARD HSTL_I [get_ports {qdriip_bw_n[3]}]
set_property IOSTANDARD HSTL_I [get_ports qdriip_r_n]
set_property IOSTANDARD HSTL_I [get_ports qdriip_w_n]
set_property IOSTANDARD HSTL_I [get_ports qdriip_dll_off_n]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_cq_n[0]}]
set_property IOSTANDARD HSTL_I_DCI [get_ports {qdriip_cq_p[0]}]
set_property IOSTANDARD DIFF_HSTL_I [get_ports {qdriip_k_n[0]}]
set_property IOSTANDARD DIFF_HSTL_I [get_ports {qdriip_k_p[0]}]

set_property SLEW FAST [get_ports {qdriip_sa[0]}]
set_property SLEW FAST [get_ports {qdriip_sa[1]}]
set_property SLEW FAST [get_ports {qdriip_sa[2]}]
set_property SLEW FAST [get_ports {qdriip_sa[3]}]
set_property SLEW FAST [get_ports {qdriip_sa[4]}]
set_property SLEW FAST [get_ports {qdriip_sa[5]}]
set_property SLEW FAST [get_ports {qdriip_sa[6]}]
set_property SLEW FAST [get_ports {qdriip_sa[7]}]
set_property SLEW FAST [get_ports {qdriip_sa[8]}]
set_property SLEW FAST [get_ports {qdriip_sa[9]}]
set_property SLEW FAST [get_ports {qdriip_sa[10]}]
set_property SLEW FAST [get_ports {qdriip_sa[11]}]
set_property SLEW FAST [get_ports {qdriip_sa[12]}]
set_property SLEW FAST [get_ports {qdriip_sa[13]}]
set_property SLEW FAST [get_ports {qdriip_sa[14]}]
set_property SLEW FAST [get_ports {qdriip_sa[15]}]
set_property SLEW FAST [get_ports {qdriip_sa[16]}]
set_property SLEW FAST [get_ports {qdriip_sa[17]}]
set_property SLEW FAST [get_ports {qdriip_sa[18]}]
set_property SLEW FAST [get_ports {qdriip_d[0]}]
set_property SLEW FAST [get_ports {qdriip_d[1]}]
set_property SLEW FAST [get_ports {qdriip_d[2]}]
set_property SLEW FAST [get_ports {qdriip_d[3]}]
set_property SLEW FAST [get_ports {qdriip_d[4]}]
set_property SLEW FAST [get_ports {qdriip_d[5]}]
set_property SLEW FAST [get_ports {qdriip_d[6]}]
set_property SLEW FAST [get_ports {qdriip_d[7]}]
set_property SLEW FAST [get_ports {qdriip_d[8]}]
set_property SLEW FAST [get_ports {qdriip_d[9]}]
set_property SLEW FAST [get_ports {qdriip_d[10]}]
set_property SLEW FAST [get_ports {qdriip_d[11]}]
set_property SLEW FAST [get_ports {qdriip_d[12]}]
set_property SLEW FAST [get_ports {qdriip_d[13]}]
set_property SLEW FAST [get_ports {qdriip_d[14]}]
set_property SLEW FAST [get_ports {qdriip_d[15]}]
set_property SLEW FAST [get_ports {qdriip_d[16]}]
set_property SLEW FAST [get_ports {qdriip_d[17]}]
set_property SLEW FAST [get_ports {qdriip_d[18]}]
set_property SLEW FAST [get_ports {qdriip_d[19]}]
set_property SLEW FAST [get_ports {qdriip_d[20]}]
set_property SLEW FAST [get_ports {qdriip_d[21]}]
set_property SLEW FAST [get_ports {qdriip_d[22]}]
set_property SLEW FAST [get_ports {qdriip_d[23]}]
set_property SLEW FAST [get_ports {qdriip_d[24]}]
set_property SLEW FAST [get_ports {qdriip_d[25]}]
set_property SLEW FAST [get_ports {qdriip_d[26]}]
set_property SLEW FAST [get_ports {qdriip_d[27]}]
set_property SLEW FAST [get_ports {qdriip_d[28]}]
set_property SLEW FAST [get_ports {qdriip_d[29]}]
set_property SLEW FAST [get_ports {qdriip_d[30]}]
set_property SLEW FAST [get_ports {qdriip_d[31]}]
set_property SLEW FAST [get_ports {qdriip_d[32]}]
set_property SLEW FAST [get_ports {qdriip_d[33]}]
set_property SLEW FAST [get_ports {qdriip_d[34]}]
set_property SLEW FAST [get_ports {qdriip_d[35]}]
set_property SLEW FAST [get_ports {qdriip_bw_n[0]}]
set_property SLEW FAST [get_ports {qdriip_bw_n[1]}]
set_property SLEW FAST [get_ports {qdriip_bw_n[2]}]
set_property SLEW FAST [get_ports {qdriip_bw_n[3]}]
set_property SLEW FAST [get_ports qdriip_r_n]
set_property SLEW FAST [get_ports qdriip_w_n]
set_property SLEW FAST [get_ports qdriip_dll_off_n]
set_property SLEW FAST [get_ports {qdriip_k_n[0]}]
set_property SLEW FAST [get_ports {qdriip_k_p[0]}]


set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[3]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[4]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[5]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[6]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[7]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[8]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[9]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[10]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[11]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[12]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[13]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[14]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[15]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[16]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[17]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_sa[18]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[3]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[4]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[5]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[6]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[7]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[8]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[9]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[10]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[11]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[12]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[13]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[14]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[15]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[16]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[17]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[18]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[19]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[20]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[21]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[22]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[23]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[24]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[25]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[26]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[27]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[28]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[29]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[30]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[31]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[32]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[33]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[34]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_d[35]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[3]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[4]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[5]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[6]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[7]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[8]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[9]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[10]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[11]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[12]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[13]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[14]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[15]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[16]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[17]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[18]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[19]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[20]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[21]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[22]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[23]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[24]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[25]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[26]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[27]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[28]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[29]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[30]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[31]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[32]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[33]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[34]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_q[35]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_bw_n[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_bw_n[1]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_bw_n[2]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_bw_n[3]}]
set_property VCCAUX_IO NORMAL [get_ports qdriip_r_n]
set_property VCCAUX_IO NORMAL [get_ports qdriip_w_n]
set_property VCCAUX_IO NORMAL [get_ports qdriip_dll_off_n]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_cq_n[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_cq_p[0]}]
set_property VCCAUX_IO NORMAL [get_ports {qdriip_k_n[0]}]


################ MeshSr ################
################ MeshSr ################


