/******************************************************************************
 *  Copyright (C) 2018 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.

 ******************************************************************************/

/******************************************************************************
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Tue Jan  9 16:23:04 2018
 *                 Full Compile MD5 Checksum  2ff608fe362eb86bea5ba570b815521f
 *                     (minus title and desc)
 *                 MD5 Checksum               f58b8ef6a7a1966baf956e0d7af563c5
 *
 * lock_release:   r_1777
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1859
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pt902453/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pt902453/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_BVNB_INTR2_1_H__
#define BCHP_BVNB_INTR2_1_H__

/***************************************************************************
 *BVNB_INTR2_1 - BVN Back Interrupt Controller 1 (BVN Error INTRs to CPU) Registers
 ***************************************************************************/
#define BCHP_BVNB_INTR2_1_CPU_STATUS             0x0003f100 /* [RO][32] R5f interrupt Status Register */
#define BCHP_BVNB_INTR2_1_CPU_SET                0x0003f104 /* [WO][32] R5f interrupt Set Register */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR              0x0003f108 /* [WO][32] R5f interrupt Clear Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS        0x0003f10c /* [RO][32] R5f interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET           0x0003f110 /* [WO][32] R5f interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR         0x0003f114 /* [WO][32] R5f interrupt Mask Clear Register */
#define BCHP_BVNB_INTR2_1_PCI_STATUS             0x0003f118 /* [RO][32] PCI interrupt Status Register */
#define BCHP_BVNB_INTR2_1_PCI_SET                0x0003f11c /* [WO][32] PCI interrupt Set Register */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR              0x0003f120 /* [WO][32] PCI interrupt Clear Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS        0x0003f124 /* [RO][32] PCI interrupt Mask Status Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET           0x0003f128 /* [WO][32] PCI interrupt Mask Set Register */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR         0x0003f12c /* [WO][32] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - R5f interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_STATUS :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved0_MASK                0xfffff000
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved0_SHIFT               12

/* BVNB_INTR2_1 :: CPU_STATUS :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP3_INTR_MASK                0x00000800
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP3_INTR_SHIFT               11
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP3_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP2_INTR_MASK                0x00000400
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP2_INTR_SHIFT               10
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP2_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP1_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP1_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_1_CPU_STATUS_CMP0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: CPU_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved1_MASK                0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_STATUS_reserved1_SHIFT               0

/***************************************************************************
 *CPU_SET - R5f interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_SET :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved0_MASK                   0xfffff000
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved0_SHIFT                  12

/* BVNB_INTR2_1 :: CPU_SET :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP3_INTR_MASK                   0x00000800
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP3_INTR_SHIFT                  11
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP2_INTR_MASK                   0x00000400
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP2_INTR_SHIFT                  10
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP1_INTR_MASK                   0x00000200
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP1_INTR_SHIFT                  9
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP0_INTR_MASK                   0x00000100
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP0_INTR_SHIFT                  8
#define BCHP_BVNB_INTR2_1_CPU_SET_CMP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: CPU_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved1_MASK                   0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_SET_reserved1_SHIFT                  0

/***************************************************************************
 *CPU_CLEAR - R5f interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_CLEAR :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved0_MASK                 0xfffff000
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved0_SHIFT                12

/* BVNB_INTR2_1 :: CPU_CLEAR :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP3_INTR_MASK                 0x00000800
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP3_INTR_SHIFT                11
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP3_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP2_INTR_MASK                 0x00000400
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP2_INTR_SHIFT                10
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP2_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP1_INTR_MASK                 0x00000200
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP1_INTR_SHIFT                9
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP1_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP0_INTR_MASK                 0x00000100
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP0_INTR_SHIFT                8
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_CMP0_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: CPU_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved1_MASK                 0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_CLEAR_reserved1_SHIFT                0

/***************************************************************************
 *CPU_MASK_STATUS - R5f interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved0_MASK           0xfffff000
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved0_SHIFT          12

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP3_INTR_MASK           0x00000800
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP3_INTR_SHIFT          11
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP3_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP2_INTR_MASK           0x00000400
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP2_INTR_SHIFT          10
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP2_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP1_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP1_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_CMP0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved1_MASK           0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_MASK_STATUS_reserved1_SHIFT          0

/***************************************************************************
 *CPU_MASK_SET - R5f interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_SET :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved0_MASK              0xfffff000
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved0_SHIFT             12

/* BVNB_INTR2_1 :: CPU_MASK_SET :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP3_INTR_MASK              0x00000800
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP3_INTR_SHIFT             11
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP2_INTR_MASK              0x00000400
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP2_INTR_SHIFT             10
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP1_INTR_MASK              0x00000200
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP1_INTR_SHIFT             9
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP0_INTR_MASK              0x00000100
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP0_INTR_SHIFT             8
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_CMP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved1_MASK              0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_MASK_SET_reserved1_SHIFT             0

/***************************************************************************
 *CPU_MASK_CLEAR - R5f interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved0_MASK            0xfffff000
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved0_SHIFT           12

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP3_INTR_MASK            0x00000800
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP3_INTR_SHIFT           11
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP3_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP2_INTR_MASK            0x00000400
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP2_INTR_SHIFT           10
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP2_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP1_INTR_MASK            0x00000200
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP1_INTR_SHIFT           9
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP1_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP0_INTR_MASK            0x00000100
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP0_INTR_SHIFT           8
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_CMP0_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: CPU_MASK_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved1_MASK            0x000000ff
#define BCHP_BVNB_INTR2_1_CPU_MASK_CLEAR_reserved1_SHIFT           0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_STATUS :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved0_MASK                0xfffff000
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved0_SHIFT               12

/* BVNB_INTR2_1 :: PCI_STATUS :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP3_INTR_MASK                0x00000800
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP3_INTR_SHIFT               11
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP3_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP2_INTR_MASK                0x00000400
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP2_INTR_SHIFT               10
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP2_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP1_INTR_MASK                0x00000200
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP1_INTR_SHIFT               9
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP1_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP0_INTR_MASK                0x00000100
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP0_INTR_SHIFT               8
#define BCHP_BVNB_INTR2_1_PCI_STATUS_CMP0_INTR_DEFAULT             0x00000000

/* BVNB_INTR2_1 :: PCI_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved1_MASK                0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_STATUS_reserved1_SHIFT               0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_SET :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved0_MASK                   0xfffff000
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved0_SHIFT                  12

/* BVNB_INTR2_1 :: PCI_SET :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP3_INTR_MASK                   0x00000800
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP3_INTR_SHIFT                  11
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP3_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP2_INTR_MASK                   0x00000400
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP2_INTR_SHIFT                  10
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP2_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP1_INTR_MASK                   0x00000200
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP1_INTR_SHIFT                  9
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP1_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP0_INTR_MASK                   0x00000100
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP0_INTR_SHIFT                  8
#define BCHP_BVNB_INTR2_1_PCI_SET_CMP0_INTR_DEFAULT                0x00000000

/* BVNB_INTR2_1 :: PCI_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved1_MASK                   0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_SET_reserved1_SHIFT                  0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_CLEAR :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved0_MASK                 0xfffff000
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved0_SHIFT                12

/* BVNB_INTR2_1 :: PCI_CLEAR :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP3_INTR_MASK                 0x00000800
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP3_INTR_SHIFT                11
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP3_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP2_INTR_MASK                 0x00000400
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP2_INTR_SHIFT                10
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP2_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP1_INTR_MASK                 0x00000200
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP1_INTR_SHIFT                9
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP1_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP0_INTR_MASK                 0x00000100
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP0_INTR_SHIFT                8
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_CMP0_INTR_DEFAULT              0x00000000

/* BVNB_INTR2_1 :: PCI_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved1_MASK                 0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_CLEAR_reserved1_SHIFT                0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved0_MASK           0xfffff000
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved0_SHIFT          12

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP3_INTR_MASK           0x00000800
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP3_INTR_SHIFT          11
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP3_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP2_INTR_MASK           0x00000400
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP2_INTR_SHIFT          10
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP2_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP1_INTR_MASK           0x00000200
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP1_INTR_SHIFT          9
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP1_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP0_INTR_MASK           0x00000100
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP0_INTR_SHIFT          8
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_CMP0_INTR_DEFAULT        0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_STATUS :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved1_MASK           0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_MASK_STATUS_reserved1_SHIFT          0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_SET :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved0_MASK              0xfffff000
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved0_SHIFT             12

/* BVNB_INTR2_1 :: PCI_MASK_SET :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP3_INTR_MASK              0x00000800
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP3_INTR_SHIFT             11
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP3_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP2_INTR_MASK              0x00000400
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP2_INTR_SHIFT             10
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP2_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP1_INTR_MASK              0x00000200
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP1_INTR_SHIFT             9
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP1_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP0_INTR_MASK              0x00000100
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP0_INTR_SHIFT             8
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_CMP0_INTR_DEFAULT           0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_SET :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved1_MASK              0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_MASK_SET_reserved1_SHIFT             0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: reserved0 [31:12] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved0_MASK            0xfffff000
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved0_SHIFT           12

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: CMP3_INTR [11:11] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP3_INTR_MASK            0x00000800
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP3_INTR_SHIFT           11
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP3_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: CMP2_INTR [10:10] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP2_INTR_MASK            0x00000400
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP2_INTR_SHIFT           10
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP2_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: CMP1_INTR [09:09] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP1_INTR_MASK            0x00000200
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP1_INTR_SHIFT           9
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP1_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: CMP0_INTR [08:08] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP0_INTR_MASK            0x00000100
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP0_INTR_SHIFT           8
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_CMP0_INTR_DEFAULT         0x00000001

/* BVNB_INTR2_1 :: PCI_MASK_CLEAR :: reserved1 [07:00] */
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved1_MASK            0x000000ff
#define BCHP_BVNB_INTR2_1_PCI_MASK_CLEAR_reserved1_SHIFT           0

#endif /* #ifndef BCHP_BVNB_INTR2_1_H__ */

/* End of File */
