#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 13 14:56:09 2022
# Process ID: 17224
# Current directory: C:/OpenHardware/UserProject/PuBeTrigger5/HDL
# Command line: vivado.exe -mode batch -source C:/OpenHardware/UserProject/PuBeTrigger5/HDL/PuBeTrigger5.tcl
# Log file: C:/OpenHardware/UserProject/PuBeTrigger5/HDL/vivado.log
# Journal file: C:/OpenHardware/UserProject/PuBeTrigger5/HDL\vivado.jou
#-----------------------------------------------------------
source C:/OpenHardware/UserProject/PuBeTrigger5/HDL/PuBeTrigger5.tcl
# set outputDir C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5
# file mkdir $outputDir
# create_project PuBeTrigger5 C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5 -part xc7z030fbg676-2 -force
# set_property source_mgmt_mode None [current_project]
# set_property target_language VHDL [current_project]
# set_property XPM_LIBRARIES {XPM_CDC XPM_MEMORY XPM_FIFO} [current_project]
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/clk_wiz_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/clk_wiz_0.xcix
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/clk_wiz_0.xcix' will not be added.
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/fifo_generator_0.xcix
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/fifo_generator_0.xcix
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/fifo_generator_0.xcix' will not be added.
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/main_clock.xci
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 491.355 ; gain = 192.680
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/subpage_TriggerWindow.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/top_PuBeTrigger5.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/ADC1.v
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/ADC2.v
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/adcs_top.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/adcs_top.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/adcs_top.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/adc_interface.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/adc_interface.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/adc_interface.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/avalon_wrapper.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/avalon_wrapper.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/avalon_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/MCRateMeter.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/MCRateMeter.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/MCRateMeter.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/polinvert.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/polinvert.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/polinvert.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/trigger_leading.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/trigger_leading.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/trigger_leading.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/xlx_delay.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/xlx_delay.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/xlx_delay.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/xlx_soft_gd.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/xlx_soft_gd.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/xlx_soft_gd.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/ZynqDesign_wrapper.vhd
# add_files -force C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/ZynqDesign_wrapper.vhd
WARNING: [filemgmt 56-12] File 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/ZynqDesign_wrapper.vhd' cannot be added to the project because it already exists in the project, skipping this file
# add_files -force -fileset constrs_1 C:/OpenHardware/UserProject/PuBeTrigger5/HDL/DT5560_pins.xdc
# import_files -force -norecurse
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
# import_files -fileset constrs_1 -force -norecurse C:/OpenHardware/UserProject/PuBeTrigger5/HDL/DT5560_pins.xdc
# foreach ip [get_ips] {
# upgrade_ip [get_ips $ip]
# set ip_filename [get_property IP_FILE $ip]
# set ip_dcp [file rootname $ip_filename]
# append ip_dcp ".dcp"
# set ip_xml [file rootname $ip_filename]
# append ip_xml ".xml"
# if {([file exists $ip_dcp] == 0) || [expr {[file mtime $ip_filename ] > [file mtime $ip_dcp ]}]} {
# reset_target all $ip
# file delete $ip_xml
# generate_target all $ip
# synth_ip $ip
# }
# }
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7z030fbg676-2
read_ip C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top clk_wiz_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13024 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 600.590 ; gain = 93.684
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:74]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:72]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 56.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 7.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 56 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 7 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (3#1) [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:72]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (4#1) [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 652.656 ; gain = 145.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 652.656 ; gain = 145.750
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 799.438 ; gain = 1.105
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 799.438 ; gain = 292.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 799.438 ; gain = 292.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 799.438 ; gain = 292.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 799.438 ; gain = 292.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 799.438 ; gain = 292.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 855.668 ; gain = 348.762
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 855.668 ; gain = 348.762
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     5|
|2     |MMCME2_ADV |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     6|
|2     |  inst   |clk_wiz_0_clk_wiz |     6|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 865.258 ; gain = 211.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 865.258 ; gain = 358.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 896.324 ; gain = 398.309
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/.Xil/Vivado-17224-PHYS-NC3124-D02/clk_wiz_0/clk_wiz_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1239.676 ; gain = 747.250
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'fifo_generator_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'fifo_generator_0'...
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7z030fbg676-2
read_ip C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0.xcix
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top fifo_generator_0 -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25768 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1239.676 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:73]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_SELECT_XPM bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 64 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 64 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 1kx36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 1kx18 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'fifo_generator_v13_2_1' declared at 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/hdl/fifo_generator_v13_2_vhsyn_rfs.vhd:38483' bound to instance 'U0' of component 'fifo_generator_v13_2_1' [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:543]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1228]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (1#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:390]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (7#1) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_0' (21#1) [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/synth/fifo_generator_0.vhd:73]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port SAFETY_CKT_WR_RST
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[3]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[2]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[1]
WARNING: [Synth 8-3331] design wr_status_flags_as has unconnected port WR_PNTR_PLUS3[0]
WARNING: [Synth 8-3331] design wr_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design wr_logic has unconnected port RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port SRST_FULL_FF
WARNING: [Synth 8-3331] design wr_logic has unconnected port WR_RST_BUSY
WARNING: [Synth 8-3331] design wr_logic has unconnected port EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port RAM_RD_EN
WARNING: [Synth 8-3331] design wr_logic has unconnected port ALMOST_EMPTY
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design wr_logic has unconnected port PROG_FULL_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SRST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[3]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[2]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[1]
WARNING: [Synth 8-3331] design rd_status_flags_as has unconnected port RD_PNTR_PLUS2[0]
WARNING: [Synth 8-3331] design rd_bin_cntr has unconnected port SRST
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_EN_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_INTO_LOGIC
WARNING: [Synth 8-3331] design rd_logic has unconnected port RD_RST_BUSY
WARNING: [Synth 8-3331] design rd_logic has unconnected port RAM_WR_EN
WARNING: [Synth 8-3331] design rd_logic has unconnected port RST_FULL_FF
WARNING: [Synth 8-3331] design rd_logic has unconnected port ALMOST_FULL_FB
WARNING: [Synth 8-3331] design rd_logic has unconnected port FULL
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port WR_PNTR_PLUS1_RD[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_ASSERT[0]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[3]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[2]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[1]
WARNING: [Synth 8-3331] design rd_logic has unconnected port PROG_EMPTY_THRESH_NEGATE[0]
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port WR_RST
WARNING: [Synth 8-3331] design clk_x_pntrs has unconnected port RD_RST
WARNING: [Synth 8-3331] design dmem has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port RAM_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port FAB_REGOUT_EN
WARNING: [Synth 8-3331] design memory has unconnected port SFT_RST
WARNING: [Synth 8-3331] design memory has unconnected port SRST
WARNING: [Synth 8-3331] design memory has unconnected port SAFETY_CKT_RD_RST
WARNING: [Synth 8-3331] design memory has unconnected port SLEEP
WARNING: [Synth 8-3331] design memory has unconnected port INJECTDBITERR
WARNING: [Synth 8-3331] design memory has unconnected port INJECTSBITERR
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_FULL_I
WARNING: [Synth 8-3331] design output_blk has unconnected port ALMOST_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port PROG_EMPTY_I
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_ACK_I
WARNING: [Synth 8-3331] design output_blk has unconnected port VALID_I
WARNING: [Synth 8-3331] design output_blk has unconnected port OVERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port UNDERFLOW_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port WR_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[4]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[3]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[2]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[1]
WARNING: [Synth 8-3331] design output_blk has unconnected port RD_DATA_COUNT_I[0]
WARNING: [Synth 8-3331] design output_blk has unconnected port SBITERR_I
WARNING: [Synth 8-3331] design output_blk has unconnected port DBITERR_I
WARNING: [Synth 8-3331] design input_blk has unconnected port CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port INT_CLK
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[3]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[2]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[1]
WARNING: [Synth 8-3331] design input_blk has unconnected port PROG_EMPTY_THRESH[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1336.422 ; gain = 96.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1336.422 ; gain = 96.746
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fifo_generator_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fifo_generator_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1406.977 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /rd_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /\gntv_or_sync_fifo.gcx.clkx /wr_pntr_cdc_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---XORs : 
	   2 Input      4 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 22    
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 16    
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_async_rst 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module dmem 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
Module xpm_cdc_gray 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|U0          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 64              | RAM32M x 11   | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|U0          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 16 x 64              | RAM32M x 11   | 
+------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |    14|
|3     |LUT3   |     5|
|4     |LUT4   |     9|
|5     |LUT5   |     1|
|6     |LUT6   |     4|
|7     |RAM32M |    11|
|8     |FDCE   |    87|
|9     |FDPE   |    17|
|10    |FDRE   |    40|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
|      |Instance                                                                             |Module                       |Cells |
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
|1     |top                                                                                  |                             |   190|
|2     |  U0                                                                                 |fifo_generator_v13_2_1       |   190|
|3     |    inst_fifo_gen                                                                    |fifo_generator_v13_2_1_synth |   190|
|4     |      \gconvfifo.rf                                                                  |fifo_generator_top           |   190|
|5     |        \grf.rf                                                                      |fifo_generator_ramfifo       |   190|
|6     |          \gntv_or_sync_fifo.gcx.clkx                                                |clk_x_pntrs                  |    52|
|7     |            wr_pntr_cdc_inst                                                         |xpm_cdc_gray__1              |    22|
|8     |            rd_pntr_cdc_inst                                                         |xpm_cdc_gray                 |    22|
|9     |          \gntv_or_sync_fifo.gl0.rd                                                  |rd_logic                     |    15|
|10    |            \gras.rsts                                                               |rd_status_flags_as           |     3|
|11    |            rpntr                                                                    |rd_bin_cntr                  |    12|
|12    |          \gntv_or_sync_fifo.gl0.wr                                                  |wr_logic                     |    20|
|13    |            \gwas.wsts                                                               |wr_status_flags_as           |     4|
|14    |            wpntr                                                                    |wr_bin_cntr                  |    16|
|15    |          \gntv_or_sync_fifo.mem                                                     |memory                       |    75|
|16    |            \gdm.dm_gen.dm                                                           |dmem                         |    75|
|17    |          rstblk                                                                     |reset_blk_ramfifo            |    28|
|18    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                     |xpm_cdc_async_rst__1         |     2|
|19    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst             |xpm_cdc_async_rst            |     2|
|20    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd  |xpm_cdc_single__1            |     4|
|21    |            \ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr  |xpm_cdc_single               |     4|
+------+-------------------------------------------------------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 439 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:54 . Memory (MB): peak = 1406.977 ; gain = 96.746
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 1406.977 ; gain = 167.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_ooc.xdc] for cell 'U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc:60]
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1443.645 ; gain = 203.969
INFO: [Coretcl 2-1174] Renamed 20 cell refs.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/HDL/.Xil/Vivado-17224-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:59 ; elapsed = 00:01:06 . Memory (MB): peak = 1447.488 ; gain = 207.812
WARNING: [Coretcl 2-1042] No IP was identified for upgrade.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'main_clock'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'main_clock'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'main_clock'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'main_clock'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'main_clock'...
generate_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1447.488 ; gain = 0.000
CRITICAL WARNING: [Vivado 12-5447] synth_ip is not supported in project mode, please use non-project mode.
create_project -in_memory generateNetlistIP -part xc7z030fbg676-2
read_ip C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
Command: synth_design -top main_clock -part xc7z030fbg676-2 -mode out_of_context
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25984 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_clock' [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.v:77]
INFO: [Synth 8-638] synthesizing module 'main_clock_clk_wiz' [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_clk_wiz.v:75]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-256] done synthesizing module 'main_clock_clk_wiz' (3#1) [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_clk_wiz.v:75]
INFO: [Synth 8-256] done synthesizing module 'main_clock' (4#1) [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.v:77]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |    10|
|2     |MMCME2_ADV |     1|
+------+-----------+------+

Report Instance Areas: 
+------+---------+-------------------+------+
|      |Instance |Module             |Cells |
+------+---------+-------------------+------+
|1     |top      |                   |    11|
|2     |  inst   |main_clock_clk_wiz |    11|
+------+---------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 1447.488 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1447.488 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 1447.488 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1447.488 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1447.488 ; gain = 0.000
# set_property "ip_repo_paths" "[file normalize "C:/OpenHardware/UserProject/PuBeTrigger5/HDL/ip_repo"]"  [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/OpenHardware/UserProject/PuBeTrigger5/HDL/ip_repo'.
# source "C:/OpenHardware/UserProject/PuBeTrigger5/HDL/pcores/ZynqDesign.tcl"
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2017.4
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xc7z030fbg676-2
## }
## variable design_name
## set design_name ZynqDesign
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <ZynqDesign> in project, so creating one...
Wrote  : <C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ZynqDesign.bd> 
INFO: [BD_TCL-4] Making design <ZynqDesign> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "ZynqDesign".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## NuclearInstruments:user:ADCSyncModule:1.0\
## xilinx.com:ip:xlconstant:1.1\
## xilinx.com:ip:axis_data_fifo:1.1\
## xilinx.com:user:FirmwareStatus:1.0\
## NuclearInstruments:user:DTFirmwareInfo:1.0\
## xilinx.com:user:NIDNAPort:1.0\
## xilinx.com:ip:aurora_64b66b:11.2\
## xilinx.com:ip:util_vector_logic:2.0\
## xilinx.com:ip:axi_amm_bridge:1.0\
## xilinx.com:ip:axi_iic:2.0\
## NuclearInstruments:hls:data_mover:1.0\
## xilinx.com:ip:processing_system7:5.5\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:user:tft_display:2.0\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
NuclearInstruments:user:ADCSyncModule:1.0 xilinx.com:ip:xlconstant:1.1 xilinx.com:ip:axis_data_fifo:1.1 xilinx.com:user:FirmwareStatus:1.0 NuclearInstruments:user:DTFirmwareInfo:1.0 xilinx.com:user:NIDNAPort:1.0 xilinx.com:ip:aurora_64b66b:11.2 xilinx.com:ip:util_vector_logic:2.0 xilinx.com:ip:axi_amm_bridge:1.0 xilinx.com:ip:axi_iic:2.0 NuclearInstruments:hls:data_mover:1.0 xilinx.com:ip:processing_system7:5.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:user:tft_display:2.0  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set DDR_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR_0 ]
##   set FIXED_IO_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO_0 ]
##   set FS_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 FS_0 ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_TKEEP {0} \
##    CONFIG.HAS_TLAST {0} \
##    CONFIG.HAS_TREADY {1} \
##    CONFIG.HAS_TSTRB {0} \
##    CONFIG.LAYERED_METADATA {xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 64} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}} \
##    CONFIG.TDATA_NUM_BYTES {8} \
##    CONFIG.TDEST_WIDTH {0} \
##    CONFIG.TID_WIDTH {0} \
##    CONFIG.TUSER_WIDTH {0} \
##    ] $FS_0
##   set GT_REFCLK_0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 GT_REFCLK_0 ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {156250000} \
##    ] $GT_REFCLK_0
##   set GT_RX_2 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0 GT_RX_2 ]
##   set GT_RX_3 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_RX_rtl:1.0 GT_RX_3 ]
##   set GT_TX_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0 GT_TX_2 ]
##   set GT_TX_3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_aurora:GT_Serial_Transceiver_Pins_TX_rtl:1.0 GT_TX_3 ]
##   set IIC_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_0 ]
##   set LINK0_FIFO_IN [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 LINK0_FIFO_IN ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_TKEEP {0} \
##    CONFIG.HAS_TLAST {0} \
##    CONFIG.HAS_TREADY {1} \
##    CONFIG.HAS_TSTRB {0} \
##    CONFIG.LAYERED_METADATA {undef} \
##    CONFIG.TDATA_NUM_BYTES {1} \
##    CONFIG.TDEST_WIDTH {0} \
##    CONFIG.TID_WIDTH {0} \
##    CONFIG.TUSER_WIDTH {0} \
##    ] $LINK0_FIFO_IN
##   set LINK0_FIFO_OUT [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 LINK0_FIFO_OUT ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {125000000} \
##    ] $LINK0_FIFO_OUT
##   set LINK1_FIFO_IN [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:axis_rtl:1.0 LINK1_FIFO_IN ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {125000000} \
##    CONFIG.HAS_TKEEP {0} \
##    CONFIG.HAS_TLAST {0} \
##    CONFIG.HAS_TREADY {1} \
##    CONFIG.HAS_TSTRB {0} \
##    CONFIG.LAYERED_METADATA {undef} \
##    CONFIG.TDATA_NUM_BYTES {1} \
##    CONFIG.TDEST_WIDTH {0} \
##    CONFIG.TID_WIDTH {0} \
##    CONFIG.TUSER_WIDTH {0} \
##    ] $LINK1_FIFO_IN
##   set LINK1_FIFO_OUT [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 LINK1_FIFO_OUT ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {125000000} \
##    ] $LINK1_FIFO_OUT
##   set M_AVALON_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:avalon_rtl:1.0 M_AVALON_0 ]
## 
##   # Create ports
##   set BOARDPOSITION [ create_bd_port -dir I -from 1 -to 0 BOARDPOSITION ]
##   set CLOCK_PL [ create_bd_port -dir I -type clk CLOCK_PL ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {LINK0_FIFO_IN:LINK1_FIFO_IN:LINK1_FIFO_OUT:LINK0_FIFO_OUT} \
##    CONFIG.FREQ_HZ {125000000} \
##  ] $CLOCK_PL
##   set CLOCK_RESET [ create_bd_port -dir O -type clk CLOCK_RESET ]
##   set CLOCK_SOURCE [ create_bd_port -dir I -from 3 -to 0 CLOCK_SOURCE ]
##   set FW_RELEASE_DATE_0 [ create_bd_port -dir I -from 31 -to 0 FW_RELEASE_DATE_0 ]
##   set FW_STRING_0 [ create_bd_port -dir I -from 127 -to 0 FW_STRING_0 ]
##   set FW_VER_0 [ create_bd_port -dir I -from 31 -to 0 FW_VER_0 ]
##   set INVALID_EXT_CLK [ create_bd_port -dir I -type clk INVALID_EXT_CLK ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {125000000} \
##  ] $INVALID_EXT_CLK
##   set LINK0_RXCLK [ create_bd_port -dir O -type clk LINK0_RXCLK ]
##   set MAIN_CLOCK [ create_bd_port -dir O -type clk MAIN_CLOCK ]
##   set MAIN_RESET [ create_bd_port -dir O -from 0 -to 0 MAIN_RESET ]
##   set SIRcClock [ create_bd_port -dir I -type clk SIRcClock ]
##   set_property -dict [ list \
##    CONFIG.FREQ_HZ {156250000} \
##  ] $SIRcClock
##   set SMADC_1_CSA_0 [ create_bd_port -dir O SMADC_1_CSA_0 ]
##   set SMADC_1_CSB_0 [ create_bd_port -dir O SMADC_1_CSB_0 ]
##   set SMADC_2_CSA_0 [ create_bd_port -dir O SMADC_2_CSA_0 ]
##   set SMADC_2_CSB_0 [ create_bd_port -dir O SMADC_2_CSB_0 ]
##   set SMADC_3_CSA_0 [ create_bd_port -dir O SMADC_3_CSA_0 ]
##   set SMADC_3_CSB_0 [ create_bd_port -dir O SMADC_3_CSB_0 ]
##   set SMADC_4_CSA_0 [ create_bd_port -dir O SMADC_4_CSA_0 ]
##   set SMADC_4_CSB_0 [ create_bd_port -dir O SMADC_4_CSB_0 ]
##   set SMADC_CLK_0 [ create_bd_port -dir O -type clk SMADC_CLK_0 ]
##   set SMADC_MOSI_0 [ create_bd_port -dir O SMADC_MOSI_0 ]
##   set SPI_CLK_0 [ create_bd_port -dir O SPI_CLK_0 ]
##   set SPI_CS_0 [ create_bd_port -dir O SPI_CS_0 ]
##   set SPI_MOSI_0_0 [ create_bd_port -dir O SPI_MOSI_0_0 ]
##   set SPI_MOSI_1_0 [ create_bd_port -dir O SPI_MOSI_1_0 ]
##   set cfg_abselector_0 [ create_bd_port -dir O cfg_abselector_0 ]
##   set cfg_channel_selector_0 [ create_bd_port -dir O -from 7 -to 0 cfg_channel_selector_0 ]
##   set cfg_pulse_bitsleep_0 [ create_bd_port -dir O cfg_pulse_bitsleep_0 ]
##   set cfg_selected_prw_0 [ create_bd_port -dir I -from 15 -to 0 cfg_selected_prw_0 ]
##   set cfg_serdes1_delay_0 [ create_bd_port -dir O -from 4 -to 0 cfg_serdes1_delay_0 ]
##   set cfg_serdes1_delay_exc_0 [ create_bd_port -dir O cfg_serdes1_delay_exc_0 ]
##   set clock_source_commutator [ create_bd_port -dir O -type clk clock_source_commutator ]
##   set serdes_reset_0 [ create_bd_port -dir O -from 7 -to 0 -type rst serdes_reset_0 ]
## 
##   # Create instance: ADCSyncModule_0, and set properties
##   set ADCSyncModule_0 [ create_bd_cell -type ip -vlnv NuclearInstruments:user:ADCSyncModule:1.0 ADCSyncModule_0 ]
## 
##   # Create instance: FIRMWAREBUILD, and set properties
##   set FIRMWAREBUILD [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 FIRMWAREBUILD ]
##   set_property -dict [ list \
##    CONFIG.CONST_VAL {0x19031100} \
##    CONFIG.CONST_WIDTH {32} \
##  ] $FIRMWAREBUILD
## 
##   # Create instance: FIRMWAREOPTIONS, and set properties
##   set FIRMWAREOPTIONS [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 FIRMWAREOPTIONS ]
##   set_property -dict [ list \
##    CONFIG.CONST_WIDTH {32} \
##  ] $FIRMWAREOPTIONS
## 
##   # Create instance: FIRMWAREVERSION, and set properties
##   set FIRMWAREVERSION [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 FIRMWAREVERSION ]
##   set_property -dict [ list \
##    CONFIG.CONST_WIDTH {32} \
##  ] $FIRMWAREVERSION
## 
##   # Create instance: FS_0_AXIFIFO, and set properties
##   set FS_0_AXIFIFO [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 FS_0_AXIFIFO ]
## 
##   # Create instance: FirmwareStatus_0, and set properties
##   set FirmwareStatus_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:FirmwareStatus:1.0 FirmwareStatus_0 ]
## 
##   # Create instance: IICBaseInterconnection_0, and set properties
##   set IICBaseInterconnection_0 [ create_bd_cell -type ip -vlnv NuclearInstruments:user:DTFirmwareInfo:1.0 IICBaseInterconnection_0 ]
## 
##   # Create instance: NIDNAPort_0, and set properties
##   set NIDNAPort_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:NIDNAPort:1.0 NIDNAPort_0 ]
## 
##   # Create instance: OPTOLINK_0, and set properties
##   set OPTOLINK_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:aurora_64b66b:11.2 OPTOLINK_0 ]
##   set_property -dict [ list \
##    CONFIG.C_GT_CLOCK_1 {GTXQ0} \
##    CONFIG.C_GT_LOC_1 {1} \
##    CONFIG.C_GT_LOC_2 {X} \
##    CONFIG.C_GT_LOC_3 {X} \
##    CONFIG.C_GT_LOC_9 {X} \
##    CONFIG.C_LINE_RATE {6.25} \
##    CONFIG.C_REFCLK_FREQUENCY {156.250} \
##    CONFIG.C_USER_K {false} \
##    CONFIG.C_USE_BYTESWAP {false} \
##    CONFIG.SINGLEEND_INITCLK {true} \
##    CONFIG.SupportLevel {1} \
##    CONFIG.TransceiverControl {true} \
##    CONFIG.dataflow_config {TX/RX_Simplex} \
##    CONFIG.drp_mode {Disabled} \
##    CONFIG.flow_mode {None} \
##    CONFIG.interface_mode {Streaming} \
##  ] $OPTOLINK_0
## 
##   # Create instance: OPTOLINK_1, and set properties
##   set OPTOLINK_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:aurora_64b66b:11.2 OPTOLINK_1 ]
##   set_property -dict [ list \
##    CONFIG.C_GT_CLOCK_1 {GTXQ0} \
##    CONFIG.C_GT_LOC_1 {1} \
##    CONFIG.C_GT_LOC_2 {X} \
##    CONFIG.C_GT_LOC_4 {X} \
##    CONFIG.C_GT_LOC_9 {X} \
##    CONFIG.C_LINE_RATE {6.25} \
##    CONFIG.C_REFCLK_FREQUENCY {156.250} \
##    CONFIG.C_USER_K {false} \
##    CONFIG.SupportLevel {0} \
##    CONFIG.TransceiverControl {true} \
##    CONFIG.dataflow_config {TX/RX_Simplex} \
##    CONFIG.drp_mode {Disabled} \
##    CONFIG.flow_mode {None} \
##    CONFIG.interface_mode {Streaming} \
##  ] $OPTOLINK_1
## 
##   # Create instance: RESET_RX, and set properties
##   set RESET_RX [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 RESET_RX ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {not} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_notgate.png} \
##  ] $RESET_RX
## 
##   # Create instance: RESET_TX, and set properties
##   set RESET_TX [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 RESET_TX ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {not} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_notgate.png} \
##  ] $RESET_TX
## 
##   # Create instance: axi_amm_bridge_0, and set properties
##   set axi_amm_bridge_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_amm_bridge:1.0 axi_amm_bridge_0 ]
##   set_property -dict [ list \
##    CONFIG.C_ADDRESS_MODE {1} \
##    CONFIG.C_AVM_BURST_WIDTH {1} \
##    CONFIG.C_BURST_SUPPORT {0} \
##    CONFIG.C_HAS_RESPONSE {0} \
##    CONFIG.C_HAS_WAIT_REQUEST {1} \
##    CONFIG.C_PROTOCOL {0} \
##    CONFIG.C_USE_BYTEENABLE {0} \
##  ] $axi_amm_bridge_0
## 
##   # Create instance: axi_iic_0, and set properties
##   set axi_iic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_iic:2.0 axi_iic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_SCL_INERTIAL_DELAY {5} \
##    CONFIG.C_SDA_INERTIAL_DELAY {5} \
##    CONFIG.IIC_FREQ_KHZ {100} \
##  ] $axi_iic_0
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {1} \
##  ] $axi_interconnect_0
## 
##   # Create instance: axis_data_fifo_0, and set properties
##   set axis_data_fifo_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_0 ]
##   set_property -dict [ list \
##    CONFIG.IS_ACLK_ASYNC {1} \
##    CONFIG.TDATA_NUM_BYTES {8} \
##  ] $axis_data_fifo_0
## 
##   # Create instance: axis_data_fifo_1, and set properties
##   set axis_data_fifo_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_1 ]
##   set_property -dict [ list \
##    CONFIG.IS_ACLK_ASYNC {1} \
##  ] $axis_data_fifo_1
## 
##   # Create instance: axis_data_fifo_2, and set properties
##   set axis_data_fifo_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_2 ]
##   set_property -dict [ list \
##    CONFIG.IS_ACLK_ASYNC {1} \
##    CONFIG.TDATA_NUM_BYTES {8} \
##  ] $axis_data_fifo_2
## 
##   # Create instance: axis_data_fifo_3, and set properties
##   set axis_data_fifo_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:1.1 axis_data_fifo_3 ]
##   set_property -dict [ list \
##    CONFIG.IS_ACLK_ASYNC {1} \
##  ] $axis_data_fifo_3
## 
##   # Create instance: data_mover_0, and set properties
##   set data_mover_0 [ create_bd_cell -type ip -vlnv NuclearInstruments:hls:data_mover:1.0 data_mover_0 ]
## 
##   # Create instance: processing_system7_0, and set properties
##   set processing_system7_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0 ]
##   set_property -dict [ list \
##    CONFIG.PCW_ACT_APU_PERIPHERAL_FREQMHZ {666.666687} \
##    CONFIG.PCW_ACT_CAN0_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN1_PERIPHERAL_FREQMHZ {23.8095} \
##    CONFIG.PCW_ACT_CAN_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_DCI_PERIPHERAL_FREQMHZ {10.158730} \
##    CONFIG.PCW_ACT_ENET0_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_ENET1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ {125.000000} \
##    CONFIG.PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_I2C_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_PCAP_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_QSPI_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_SDIO_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_SMC_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_SPI_PERIPHERAL_FREQMHZ {10.000000} \
##    CONFIG.PCW_ACT_TPIU_PERIPHERAL_FREQMHZ {200.000000} \
##    CONFIG.PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_ACT_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_ACT_UART_PERIPHERAL_FREQMHZ {50.000000} \
##    CONFIG.PCW_ACT_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_ACT_WDT_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_APU_CLK_RATIO_ENABLE {6:2:1} \
##    CONFIG.PCW_APU_PERIPHERAL_FREQMHZ {666.666666} \
##    CONFIG.PCW_ARMPLL_CTRL_FBDIV {40} \
##    CONFIG.PCW_CAN0_BASEADDR {0xE0008000} \
##    CONFIG.PCW_CAN0_GRP_CLK_ENABLE {0} \
##    CONFIG.PCW_CAN0_HIGHADDR {0xE0008FFF} \
##    CONFIG.PCW_CAN0_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_CAN0_PERIPHERAL_FREQMHZ {-1} \
##    CONFIG.PCW_CAN1_BASEADDR {0xE0009000} \
##    CONFIG.PCW_CAN1_GRP_CLK_ENABLE {0} \
##    CONFIG.PCW_CAN1_HIGHADDR {0xE0009FFF} \
##    CONFIG.PCW_CAN1_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_CAN1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_CAN1_PERIPHERAL_FREQMHZ {-1} \
##    CONFIG.PCW_CAN_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_CAN_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_CAN_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_CLK0_FREQ {125000000} \
##    CONFIG.PCW_CLK1_FREQ {10000000} \
##    CONFIG.PCW_CLK2_FREQ {10000000} \
##    CONFIG.PCW_CLK3_FREQ {10000000} \
##    CONFIG.PCW_CORE0_FIQ_INTR {0} \
##    CONFIG.PCW_CORE0_IRQ_INTR {0} \
##    CONFIG.PCW_CORE1_FIQ_INTR {0} \
##    CONFIG.PCW_CORE1_IRQ_INTR {0} \
##    CONFIG.PCW_CPU_CPU_6X4X_MAX_RANGE {800} \
##    CONFIG.PCW_CPU_CPU_PLL_FREQMHZ {1333.333} \
##    CONFIG.PCW_CPU_PERIPHERAL_CLKSRC {ARM PLL} \
##    CONFIG.PCW_CPU_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_CRYSTAL_PERIPHERAL_FREQMHZ {33.333333} \
##    CONFIG.PCW_DCI_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR0 {15} \
##    CONFIG.PCW_DCI_PERIPHERAL_DIVISOR1 {7} \
##    CONFIG.PCW_DCI_PERIPHERAL_FREQMHZ {10.159} \
##    CONFIG.PCW_DDRPLL_CTRL_FBDIV {32} \
##    CONFIG.PCW_DDR_DDR_PLL_FREQMHZ {1066.667} \
##    CONFIG.PCW_DDR_HPRLPR_QUEUE_PARTITION {HPR(0)/LPR(32)} \
##    CONFIG.PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL {15} \
##    CONFIG.PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DDR_PERIPHERAL_CLKSRC {DDR PLL} \
##    CONFIG.PCW_DDR_PERIPHERAL_DIVISOR0 {2} \
##    CONFIG.PCW_DDR_PORT0_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT1_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT2_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_PORT3_HPR_ENABLE {0} \
##    CONFIG.PCW_DDR_RAM_BASEADDR {0x00100000} \
##    CONFIG.PCW_DDR_RAM_HIGHADDR {0x3FFFFFFF} \
##    CONFIG.PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL {2} \
##    CONFIG.PCW_DM_WIDTH {4} \
##    CONFIG.PCW_DQS_WIDTH {4} \
##    CONFIG.PCW_DQ_WIDTH {32} \
##    CONFIG.PCW_ENET0_BASEADDR {0xE000B000} \
##    CONFIG.PCW_ENET0_ENET0_IO {MIO 16 .. 27} \
##    CONFIG.PCW_ENET0_GRP_MDIO_ENABLE {1} \
##    CONFIG.PCW_ENET0_GRP_MDIO_IO {MIO 52 .. 53} \
##    CONFIG.PCW_ENET0_HIGHADDR {0xE000BFFF} \
##    CONFIG.PCW_ENET0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR0 {8} \
##    CONFIG.PCW_ENET0_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_ENET0_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET0_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET0_RESET_IO {MIO 0} \
##    CONFIG.PCW_ENET1_BASEADDR {0xE000C000} \
##    CONFIG.PCW_ENET1_GRP_MDIO_ENABLE {0} \
##    CONFIG.PCW_ENET1_HIGHADDR {0xE000CFFF} \
##    CONFIG.PCW_ENET1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_ENET1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_ENET1_PERIPHERAL_FREQMHZ {1000 Mbps} \
##    CONFIG.PCW_ENET1_RESET_ENABLE {0} \
##    CONFIG.PCW_ENET_RESET_ENABLE {1} \
##    CONFIG.PCW_ENET_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_ENET_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_EN_4K_TIMER {0} \
##    CONFIG.PCW_EN_CAN0 {0} \
##    CONFIG.PCW_EN_CAN1 {0} \
##    CONFIG.PCW_EN_CLK0_PORT {1} \
##    CONFIG.PCW_EN_CLK1_PORT {0} \
##    CONFIG.PCW_EN_CLK2_PORT {0} \
##    CONFIG.PCW_EN_CLK3_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG0_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG1_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG2_PORT {0} \
##    CONFIG.PCW_EN_CLKTRIG3_PORT {0} \
##    CONFIG.PCW_EN_DDR {1} \
##    CONFIG.PCW_EN_EMIO_CAN0 {0} \
##    CONFIG.PCW_EN_EMIO_CAN1 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_CD_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_ENET0 {0} \
##    CONFIG.PCW_EN_EMIO_ENET1 {0} \
##    CONFIG.PCW_EN_EMIO_GPIO {0} \
##    CONFIG.PCW_EN_EMIO_I2C0 {0} \
##    CONFIG.PCW_EN_EMIO_I2C1 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_PJTAG {0} \
##    CONFIG.PCW_EN_EMIO_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_SDIO1 {0} \
##    CONFIG.PCW_EN_EMIO_SPI0 {0} \
##    CONFIG.PCW_EN_EMIO_SPI1 {0} \
##    CONFIG.PCW_EN_EMIO_SRAM_INT {0} \
##    CONFIG.PCW_EN_EMIO_TRACE {0} \
##    CONFIG.PCW_EN_EMIO_TTC0 {1} \
##    CONFIG.PCW_EN_EMIO_TTC1 {0} \
##    CONFIG.PCW_EN_EMIO_UART0 {0} \
##    CONFIG.PCW_EN_EMIO_UART1 {0} \
##    CONFIG.PCW_EN_EMIO_WDT {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO0 {0} \
##    CONFIG.PCW_EN_EMIO_WP_SDIO1 {0} \
##    CONFIG.PCW_EN_ENET0 {1} \
##    CONFIG.PCW_EN_ENET1 {0} \
##    CONFIG.PCW_EN_GPIO {1} \
##    CONFIG.PCW_EN_I2C0 {1} \
##    CONFIG.PCW_EN_I2C1 {0} \
##    CONFIG.PCW_EN_MODEM_UART0 {0} \
##    CONFIG.PCW_EN_MODEM_UART1 {0} \
##    CONFIG.PCW_EN_PJTAG {0} \
##    CONFIG.PCW_EN_PTP_ENET0 {1} \
##    CONFIG.PCW_EN_PTP_ENET1 {0} \
##    CONFIG.PCW_EN_QSPI {1} \
##    CONFIG.PCW_EN_RST0_PORT {1} \
##    CONFIG.PCW_EN_RST1_PORT {0} \
##    CONFIG.PCW_EN_RST2_PORT {0} \
##    CONFIG.PCW_EN_RST3_PORT {0} \
##    CONFIG.PCW_EN_SDIO0 {1} \
##    CONFIG.PCW_EN_SDIO1 {0} \
##    CONFIG.PCW_EN_SMC {0} \
##    CONFIG.PCW_EN_SPI0 {0} \
##    CONFIG.PCW_EN_SPI1 {0} \
##    CONFIG.PCW_EN_TRACE {0} \
##    CONFIG.PCW_EN_TTC0 {1} \
##    CONFIG.PCW_EN_TTC1 {0} \
##    CONFIG.PCW_EN_UART0 {1} \
##    CONFIG.PCW_EN_UART1 {1} \
##    CONFIG.PCW_EN_USB0 {1} \
##    CONFIG.PCW_EN_USB1 {0} \
##    CONFIG.PCW_EN_WDT {0} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR0 {4} \
##    CONFIG.PCW_FCLK0_PERIPHERAL_DIVISOR1 {2} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK1_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK2_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_FCLK3_PERIPHERAL_DIVISOR1 {1} \
##    CONFIG.PCW_FCLK_CLK0_BUF {TRUE} \
##    CONFIG.PCW_FCLK_CLK1_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK2_BUF {FALSE} \
##    CONFIG.PCW_FCLK_CLK3_BUF {FALSE} \
##    CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {125} \
##    CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_FPGA2_PERIPHERAL_FREQMHZ {33.333333} \
##    CONFIG.PCW_FPGA3_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_FPGA_FCLK0_ENABLE {1} \
##    CONFIG.PCW_FPGA_FCLK1_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK2_ENABLE {0} \
##    CONFIG.PCW_FPGA_FCLK3_ENABLE {0} \
##    CONFIG.PCW_FTM_CTI_IN0 {<Select>} \
##    CONFIG.PCW_FTM_CTI_IN1 {<Select>} \
##    CONFIG.PCW_FTM_CTI_IN2 {<Select>} \
##    CONFIG.PCW_FTM_CTI_IN3 {<Select>} \
##    CONFIG.PCW_FTM_CTI_OUT0 {<Select>} \
##    CONFIG.PCW_FTM_CTI_OUT1 {<Select>} \
##    CONFIG.PCW_FTM_CTI_OUT2 {<Select>} \
##    CONFIG.PCW_FTM_CTI_OUT3 {<Select>} \
##    CONFIG.PCW_GP0_EN_MODIFIABLE_TXN {0} \
##    CONFIG.PCW_GP0_NUM_READ_THREADS {4} \
##    CONFIG.PCW_GP0_NUM_WRITE_THREADS {4} \
##    CONFIG.PCW_GP1_EN_MODIFIABLE_TXN {0} \
##    CONFIG.PCW_GP1_NUM_READ_THREADS {4} \
##    CONFIG.PCW_GP1_NUM_WRITE_THREADS {4} \
##    CONFIG.PCW_GPIO_BASEADDR {0xE000A000} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_ENABLE {0} \
##    CONFIG.PCW_GPIO_EMIO_GPIO_WIDTH {64} \
##    CONFIG.PCW_GPIO_HIGHADDR {0xE000AFFF} \
##    CONFIG.PCW_GPIO_MIO_GPIO_ENABLE {1} \
##    CONFIG.PCW_GPIO_MIO_GPIO_IO {MIO} \
##    CONFIG.PCW_GPIO_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_I2C0_BASEADDR {0xE0004000} \
##    CONFIG.PCW_I2C0_GRP_INT_ENABLE {0} \
##    CONFIG.PCW_I2C0_HIGHADDR {0xE0004FFF} \
##    CONFIG.PCW_I2C0_I2C0_IO {MIO 10 .. 11} \
##    CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_I2C0_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C1_BASEADDR {0xE0005000} \
##    CONFIG.PCW_I2C1_GRP_INT_ENABLE {0} \
##    CONFIG.PCW_I2C1_HIGHADDR {0xE0005FFF} \
##    CONFIG.PCW_I2C1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_I2C1_RESET_ENABLE {0} \
##    CONFIG.PCW_I2C_PERIPHERAL_FREQMHZ {111.111115} \
##    CONFIG.PCW_I2C_RESET_ENABLE {1} \
##    CONFIG.PCW_I2C_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_I2C_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_IMPORT_BOARD_PRESET {None} \
##    CONFIG.PCW_INCLUDE_ACP_TRANS_CHECK {0} \
##    CONFIG.PCW_INCLUDE_TRACE_BUFFER {0} \
##    CONFIG.PCW_IOPLL_CTRL_FBDIV {30} \
##    CONFIG.PCW_IO_IO_PLL_FREQMHZ {1000.000} \
##    CONFIG.PCW_IRQ_F2P_INTR {1} \
##    CONFIG.PCW_IRQ_F2P_MODE {DIRECT} \
##    CONFIG.PCW_MIO_0_DIRECTION {out} \
##    CONFIG.PCW_MIO_0_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_0_PULLUP {disabled} \
##    CONFIG.PCW_MIO_0_SLEW {slow} \
##    CONFIG.PCW_MIO_10_DIRECTION {inout} \
##    CONFIG.PCW_MIO_10_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_10_PULLUP {disabled} \
##    CONFIG.PCW_MIO_10_SLEW {slow} \
##    CONFIG.PCW_MIO_11_DIRECTION {inout} \
##    CONFIG.PCW_MIO_11_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_11_PULLUP {disabled} \
##    CONFIG.PCW_MIO_11_SLEW {slow} \
##    CONFIG.PCW_MIO_12_DIRECTION {inout} \
##    CONFIG.PCW_MIO_12_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_12_PULLUP {disabled} \
##    CONFIG.PCW_MIO_12_SLEW {slow} \
##    CONFIG.PCW_MIO_13_DIRECTION {inout} \
##    CONFIG.PCW_MIO_13_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_13_PULLUP {disabled} \
##    CONFIG.PCW_MIO_13_SLEW {slow} \
##    CONFIG.PCW_MIO_14_DIRECTION {inout} \
##    CONFIG.PCW_MIO_14_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_14_PULLUP {disabled} \
##    CONFIG.PCW_MIO_14_SLEW {slow} \
##    CONFIG.PCW_MIO_15_DIRECTION {inout} \
##    CONFIG.PCW_MIO_15_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_15_PULLUP {disabled} \
##    CONFIG.PCW_MIO_15_SLEW {slow} \
##    CONFIG.PCW_MIO_16_DIRECTION {out} \
##    CONFIG.PCW_MIO_16_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_16_PULLUP {disabled} \
##    CONFIG.PCW_MIO_16_SLEW {slow} \
##    CONFIG.PCW_MIO_17_DIRECTION {out} \
##    CONFIG.PCW_MIO_17_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_17_PULLUP {disabled} \
##    CONFIG.PCW_MIO_17_SLEW {slow} \
##    CONFIG.PCW_MIO_18_DIRECTION {out} \
##    CONFIG.PCW_MIO_18_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_18_PULLUP {disabled} \
##    CONFIG.PCW_MIO_18_SLEW {slow} \
##    CONFIG.PCW_MIO_19_DIRECTION {out} \
##    CONFIG.PCW_MIO_19_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_19_PULLUP {disabled} \
##    CONFIG.PCW_MIO_19_SLEW {slow} \
##    CONFIG.PCW_MIO_1_DIRECTION {out} \
##    CONFIG.PCW_MIO_1_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_1_PULLUP {disabled} \
##    CONFIG.PCW_MIO_1_SLEW {slow} \
##    CONFIG.PCW_MIO_20_DIRECTION {out} \
##    CONFIG.PCW_MIO_20_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_20_PULLUP {disabled} \
##    CONFIG.PCW_MIO_20_SLEW {slow} \
##    CONFIG.PCW_MIO_21_DIRECTION {out} \
##    CONFIG.PCW_MIO_21_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_21_PULLUP {disabled} \
##    CONFIG.PCW_MIO_21_SLEW {slow} \
##    CONFIG.PCW_MIO_22_DIRECTION {in} \
##    CONFIG.PCW_MIO_22_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_22_PULLUP {disabled} \
##    CONFIG.PCW_MIO_22_SLEW {slow} \
##    CONFIG.PCW_MIO_23_DIRECTION {in} \
##    CONFIG.PCW_MIO_23_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_23_PULLUP {disabled} \
##    CONFIG.PCW_MIO_23_SLEW {slow} \
##    CONFIG.PCW_MIO_24_DIRECTION {in} \
##    CONFIG.PCW_MIO_24_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_24_PULLUP {disabled} \
##    CONFIG.PCW_MIO_24_SLEW {slow} \
##    CONFIG.PCW_MIO_25_DIRECTION {in} \
##    CONFIG.PCW_MIO_25_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_25_PULLUP {disabled} \
##    CONFIG.PCW_MIO_25_SLEW {slow} \
##    CONFIG.PCW_MIO_26_DIRECTION {in} \
##    CONFIG.PCW_MIO_26_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_26_PULLUP {disabled} \
##    CONFIG.PCW_MIO_26_SLEW {slow} \
##    CONFIG.PCW_MIO_27_DIRECTION {in} \
##    CONFIG.PCW_MIO_27_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_27_PULLUP {disabled} \
##    CONFIG.PCW_MIO_27_SLEW {slow} \
##    CONFIG.PCW_MIO_28_DIRECTION {inout} \
##    CONFIG.PCW_MIO_28_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_28_PULLUP {disabled} \
##    CONFIG.PCW_MIO_28_SLEW {slow} \
##    CONFIG.PCW_MIO_29_DIRECTION {in} \
##    CONFIG.PCW_MIO_29_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_29_PULLUP {disabled} \
##    CONFIG.PCW_MIO_29_SLEW {slow} \
##    CONFIG.PCW_MIO_2_DIRECTION {inout} \
##    CONFIG.PCW_MIO_2_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_2_PULLUP {disabled} \
##    CONFIG.PCW_MIO_2_SLEW {slow} \
##    CONFIG.PCW_MIO_30_DIRECTION {out} \
##    CONFIG.PCW_MIO_30_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_30_PULLUP {disabled} \
##    CONFIG.PCW_MIO_30_SLEW {slow} \
##    CONFIG.PCW_MIO_31_DIRECTION {in} \
##    CONFIG.PCW_MIO_31_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_31_PULLUP {disabled} \
##    CONFIG.PCW_MIO_31_SLEW {slow} \
##    CONFIG.PCW_MIO_32_DIRECTION {inout} \
##    CONFIG.PCW_MIO_32_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_32_PULLUP {disabled} \
##    CONFIG.PCW_MIO_32_SLEW {slow} \
##    CONFIG.PCW_MIO_33_DIRECTION {inout} \
##    CONFIG.PCW_MIO_33_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_33_PULLUP {disabled} \
##    CONFIG.PCW_MIO_33_SLEW {slow} \
##    CONFIG.PCW_MIO_34_DIRECTION {inout} \
##    CONFIG.PCW_MIO_34_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_34_PULLUP {disabled} \
##    CONFIG.PCW_MIO_34_SLEW {slow} \
##    CONFIG.PCW_MIO_35_DIRECTION {inout} \
##    CONFIG.PCW_MIO_35_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_35_PULLUP {disabled} \
##    CONFIG.PCW_MIO_35_SLEW {slow} \
##    CONFIG.PCW_MIO_36_DIRECTION {in} \
##    CONFIG.PCW_MIO_36_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_36_PULLUP {disabled} \
##    CONFIG.PCW_MIO_36_SLEW {slow} \
##    CONFIG.PCW_MIO_37_DIRECTION {inout} \
##    CONFIG.PCW_MIO_37_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_37_PULLUP {disabled} \
##    CONFIG.PCW_MIO_37_SLEW {slow} \
##    CONFIG.PCW_MIO_38_DIRECTION {inout} \
##    CONFIG.PCW_MIO_38_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_38_PULLUP {disabled} \
##    CONFIG.PCW_MIO_38_SLEW {slow} \
##    CONFIG.PCW_MIO_39_DIRECTION {inout} \
##    CONFIG.PCW_MIO_39_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_39_PULLUP {disabled} \
##    CONFIG.PCW_MIO_39_SLEW {slow} \
##    CONFIG.PCW_MIO_3_DIRECTION {inout} \
##    CONFIG.PCW_MIO_3_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_3_PULLUP {disabled} \
##    CONFIG.PCW_MIO_3_SLEW {slow} \
##    CONFIG.PCW_MIO_40_DIRECTION {inout} \
##    CONFIG.PCW_MIO_40_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_40_PULLUP {disabled} \
##    CONFIG.PCW_MIO_40_SLEW {slow} \
##    CONFIG.PCW_MIO_41_DIRECTION {inout} \
##    CONFIG.PCW_MIO_41_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_41_PULLUP {disabled} \
##    CONFIG.PCW_MIO_41_SLEW {slow} \
##    CONFIG.PCW_MIO_42_DIRECTION {inout} \
##    CONFIG.PCW_MIO_42_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_42_PULLUP {disabled} \
##    CONFIG.PCW_MIO_42_SLEW {slow} \
##    CONFIG.PCW_MIO_43_DIRECTION {inout} \
##    CONFIG.PCW_MIO_43_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_43_PULLUP {disabled} \
##    CONFIG.PCW_MIO_43_SLEW {slow} \
##    CONFIG.PCW_MIO_44_DIRECTION {inout} \
##    CONFIG.PCW_MIO_44_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_44_PULLUP {disabled} \
##    CONFIG.PCW_MIO_44_SLEW {slow} \
##    CONFIG.PCW_MIO_45_DIRECTION {inout} \
##    CONFIG.PCW_MIO_45_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_45_PULLUP {disabled} \
##    CONFIG.PCW_MIO_45_SLEW {slow} \
##    CONFIG.PCW_MIO_46_DIRECTION {in} \
##    CONFIG.PCW_MIO_46_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_46_PULLUP {disabled} \
##    CONFIG.PCW_MIO_46_SLEW {slow} \
##    CONFIG.PCW_MIO_47_DIRECTION {out} \
##    CONFIG.PCW_MIO_47_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_47_PULLUP {disabled} \
##    CONFIG.PCW_MIO_47_SLEW {slow} \
##    CONFIG.PCW_MIO_48_DIRECTION {out} \
##    CONFIG.PCW_MIO_48_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_48_PULLUP {disabled} \
##    CONFIG.PCW_MIO_48_SLEW {slow} \
##    CONFIG.PCW_MIO_49_DIRECTION {in} \
##    CONFIG.PCW_MIO_49_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_49_PULLUP {disabled} \
##    CONFIG.PCW_MIO_49_SLEW {slow} \
##    CONFIG.PCW_MIO_4_DIRECTION {inout} \
##    CONFIG.PCW_MIO_4_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_4_PULLUP {disabled} \
##    CONFIG.PCW_MIO_4_SLEW {slow} \
##    CONFIG.PCW_MIO_50_DIRECTION {in} \
##    CONFIG.PCW_MIO_50_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_50_PULLUP {disabled} \
##    CONFIG.PCW_MIO_50_SLEW {slow} \
##    CONFIG.PCW_MIO_51_DIRECTION {inout} \
##    CONFIG.PCW_MIO_51_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_51_PULLUP {disabled} \
##    CONFIG.PCW_MIO_51_SLEW {slow} \
##    CONFIG.PCW_MIO_52_DIRECTION {out} \
##    CONFIG.PCW_MIO_52_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_52_PULLUP {disabled} \
##    CONFIG.PCW_MIO_52_SLEW {slow} \
##    CONFIG.PCW_MIO_53_DIRECTION {inout} \
##    CONFIG.PCW_MIO_53_IOTYPE {LVCMOS 1.8V} \
##    CONFIG.PCW_MIO_53_PULLUP {disabled} \
##    CONFIG.PCW_MIO_53_SLEW {slow} \
##    CONFIG.PCW_MIO_5_DIRECTION {inout} \
##    CONFIG.PCW_MIO_5_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_5_PULLUP {disabled} \
##    CONFIG.PCW_MIO_5_SLEW {slow} \
##    CONFIG.PCW_MIO_6_DIRECTION {out} \
##    CONFIG.PCW_MIO_6_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_6_PULLUP {disabled} \
##    CONFIG.PCW_MIO_6_SLEW {slow} \
##    CONFIG.PCW_MIO_7_DIRECTION {out} \
##    CONFIG.PCW_MIO_7_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_7_PULLUP {disabled} \
##    CONFIG.PCW_MIO_7_SLEW {slow} \
##    CONFIG.PCW_MIO_8_DIRECTION {out} \
##    CONFIG.PCW_MIO_8_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_8_PULLUP {disabled} \
##    CONFIG.PCW_MIO_8_SLEW {slow} \
##    CONFIG.PCW_MIO_9_DIRECTION {inout} \
##    CONFIG.PCW_MIO_9_IOTYPE {LVCMOS 3.3V} \
##    CONFIG.PCW_MIO_9_PULLUP {disabled} \
##    CONFIG.PCW_MIO_9_SLEW {slow} \
##    CONFIG.PCW_MIO_PRIMITIVE {54} \
##    CONFIG.PCW_MIO_TREE_PERIPHERALS {ENET Reset#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#USB Reset#Quad SPI Flash#GPIO#I2C 0#I2C 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 0#UART 0#UART 1#UART 1#SD 0#GPIO#Enet 0#Enet 0} \
##    CONFIG.PCW_MIO_TREE_SIGNALS {reset#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#reset#qspi_fbclk#gpio[9]#scl#sda#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#rx#tx#tx#rx#wp#gpio[51]#mdc#mdio} \
##    CONFIG.PCW_M_AXI_GP0_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP0_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP0_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP0_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP1_ENABLE_STATIC_REMAP {0} \
##    CONFIG.PCW_M_AXI_GP1_ID_WIDTH {12} \
##    CONFIG.PCW_M_AXI_GP1_SUPPORT_NARROW_BURST {0} \
##    CONFIG.PCW_M_AXI_GP1_THREAD_ID_WIDTH {12} \
##    CONFIG.PCW_NAND_CYCLES_T_AR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_CLR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RC {2} \
##    CONFIG.PCW_NAND_CYCLES_T_REA {1} \
##    CONFIG.PCW_NAND_CYCLES_T_RR {1} \
##    CONFIG.PCW_NAND_CYCLES_T_WC {2} \
##    CONFIG.PCW_NAND_CYCLES_T_WP {1} \
##    CONFIG.PCW_NAND_GRP_D8_ENABLE {0} \
##    CONFIG.PCW_NAND_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_CS0_T_RC {2} \
##    CONFIG.PCW_NOR_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_CS0_T_WC {2} \
##    CONFIG.PCW_NOR_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_CS1_T_RC {2} \
##    CONFIG.PCW_NOR_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_CS1_T_WC {2} \
##    CONFIG.PCW_NOR_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_CS1_WE_TIME {0} \
##    CONFIG.PCW_NOR_GRP_A25_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS0_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_CS1_ENABLE {0} \
##    CONFIG.PCW_NOR_GRP_SRAM_INT_ENABLE {0} \
##    CONFIG.PCW_NOR_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_RC {2} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WC {2} \
##    CONFIG.PCW_NOR_SRAM_CS0_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS0_WE_TIME {0} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_CEOE {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_PC {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_RC {2} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_TR {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WC {2} \
##    CONFIG.PCW_NOR_SRAM_CS1_T_WP {1} \
##    CONFIG.PCW_NOR_SRAM_CS1_WE_TIME {0} \
##    CONFIG.PCW_OVERRIDE_BASIC_CLOCK {0} \
##    CONFIG.PCW_P2F_CAN0_INTR {0} \
##    CONFIG.PCW_P2F_CAN1_INTR {0} \
##    CONFIG.PCW_P2F_CTI_INTR {0} \
##    CONFIG.PCW_P2F_DMAC0_INTR {0} \
##    CONFIG.PCW_P2F_DMAC1_INTR {0} \
##    CONFIG.PCW_P2F_DMAC2_INTR {0} \
##    CONFIG.PCW_P2F_DMAC3_INTR {0} \
##    CONFIG.PCW_P2F_DMAC4_INTR {0} \
##    CONFIG.PCW_P2F_DMAC5_INTR {0} \
##    CONFIG.PCW_P2F_DMAC6_INTR {0} \
##    CONFIG.PCW_P2F_DMAC7_INTR {0} \
##    CONFIG.PCW_P2F_DMAC_ABORT_INTR {0} \
##    CONFIG.PCW_P2F_ENET0_INTR {0} \
##    CONFIG.PCW_P2F_ENET1_INTR {0} \
##    CONFIG.PCW_P2F_GPIO_INTR {0} \
##    CONFIG.PCW_P2F_I2C0_INTR {0} \
##    CONFIG.PCW_P2F_I2C1_INTR {0} \
##    CONFIG.PCW_P2F_QSPI_INTR {0} \
##    CONFIG.PCW_P2F_SDIO0_INTR {0} \
##    CONFIG.PCW_P2F_SDIO1_INTR {0} \
##    CONFIG.PCW_P2F_SMC_INTR {0} \
##    CONFIG.PCW_P2F_SPI0_INTR {0} \
##    CONFIG.PCW_P2F_SPI1_INTR {0} \
##    CONFIG.PCW_P2F_UART0_INTR {0} \
##    CONFIG.PCW_P2F_UART1_INTR {0} \
##    CONFIG.PCW_P2F_USB0_INTR {0} \
##    CONFIG.PCW_P2F_USB1_INTR {0} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY0 {0.344} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY1 {0.350} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY2 {0.394} \
##    CONFIG.PCW_PACKAGE_DDR_BOARD_DELAY3 {0.407} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0 {-0.073} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1 {-0.078} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2 {0.020} \
##    CONFIG.PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3 {-0.022} \
##    CONFIG.PCW_PACKAGE_NAME {fbg676} \
##    CONFIG.PCW_PCAP_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_PCAP_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_PCAP_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_PERIPHERAL_BOARD_PRESET {None} \
##    CONFIG.PCW_PJTAG_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_PLL_BYPASSMODE_ENABLE {0} \
##    CONFIG.PCW_PRESET_BANK0_VOLTAGE {LVCMOS 3.3V} \
##    CONFIG.PCW_PRESET_BANK1_VOLTAGE {LVCMOS 1.8V} \
##    CONFIG.PCW_PS7_SI_REV {PRODUCTION} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_FBCLK_IO {MIO 8} \
##    CONFIG.PCW_QSPI_GRP_IO1_ENABLE {0} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} \
##    CONFIG.PCW_QSPI_GRP_SINGLE_SS_IO {MIO 1 .. 6} \
##    CONFIG.PCW_QSPI_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_QSPI_INTERNAL_HIGHADDRESS {0xFCFFFFFF} \
##    CONFIG.PCW_QSPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_QSPI_PERIPHERAL_DIVISOR0 {5} \
##    CONFIG.PCW_QSPI_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_QSPI_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_QSPI_QSPI_IO {MIO 1 .. 6} \
##    CONFIG.PCW_SD0_GRP_CD_ENABLE {0} \
##    CONFIG.PCW_SD0_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD0_GRP_WP_ENABLE {1} \
##    CONFIG.PCW_SD0_GRP_WP_IO {MIO 50} \
##    CONFIG.PCW_SD0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_SD0_SD0_IO {MIO 40 .. 45} \
##    CONFIG.PCW_SD1_GRP_CD_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_POW_ENABLE {0} \
##    CONFIG.PCW_SD1_GRP_WP_ENABLE {0} \
##    CONFIG.PCW_SD1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SDIO0_BASEADDR {0xE0100000} \
##    CONFIG.PCW_SDIO0_HIGHADDR {0xE0100FFF} \
##    CONFIG.PCW_SDIO1_BASEADDR {0xE0101000} \
##    CONFIG.PCW_SDIO1_HIGHADDR {0xE0101FFF} \
##    CONFIG.PCW_SDIO_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SDIO_PERIPHERAL_DIVISOR0 {20} \
##    CONFIG.PCW_SDIO_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_SDIO_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_SINGLE_QSPI_DATA_MODE {x4} \
##    CONFIG.PCW_SMC_CYCLE_T0 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T1 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T2 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T3 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T4 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T5 {NA} \
##    CONFIG.PCW_SMC_CYCLE_T6 {NA} \
##    CONFIG.PCW_SMC_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SMC_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SMC_PERIPHERAL_FREQMHZ {100} \
##    CONFIG.PCW_SMC_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_SPI0_BASEADDR {0xE0006000} \
##    CONFIG.PCW_SPI0_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI0_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI0_HIGHADDR {0xE0006FFF} \
##    CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI1_BASEADDR {0xE0007000} \
##    CONFIG.PCW_SPI1_GRP_SS0_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS1_ENABLE {0} \
##    CONFIG.PCW_SPI1_GRP_SS2_ENABLE {0} \
##    CONFIG.PCW_SPI1_HIGHADDR {0xE0007FFF} \
##    CONFIG.PCW_SPI1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_SPI_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_SPI_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_SPI_PERIPHERAL_FREQMHZ {166.666666} \
##    CONFIG.PCW_SPI_PERIPHERAL_VALID {0} \
##    CONFIG.PCW_S_AXI_ACP_ARUSER_VAL {31} \
##    CONFIG.PCW_S_AXI_ACP_AWUSER_VAL {31} \
##    CONFIG.PCW_S_AXI_ACP_ID_WIDTH {3} \
##    CONFIG.PCW_S_AXI_GP0_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_GP1_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP0_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP0_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP1_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP1_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP2_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP2_ID_WIDTH {6} \
##    CONFIG.PCW_S_AXI_HP3_DATA_WIDTH {64} \
##    CONFIG.PCW_S_AXI_HP3_ID_WIDTH {6} \
##    CONFIG.PCW_TPIU_PERIPHERAL_CLKSRC {External} \
##    CONFIG.PCW_TPIU_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TPIU_PERIPHERAL_FREQMHZ {200} \
##    CONFIG.PCW_TRACE_BUFFER_CLOCK_DELAY {12} \
##    CONFIG.PCW_TRACE_BUFFER_FIFO_SIZE {128} \
##    CONFIG.PCW_TRACE_GRP_16BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_2BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_32BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_4BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_GRP_8BIT_ENABLE {0} \
##    CONFIG.PCW_TRACE_INTERNAL_WIDTH {2} \
##    CONFIG.PCW_TRACE_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_TRACE_PIPELINE_WIDTH {8} \
##    CONFIG.PCW_TTC0_BASEADDR {0xE0104000} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC0_HIGHADDR {0xE0104fff} \
##    CONFIG.PCW_TTC0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_TTC0_TTC0_IO {EMIO} \
##    CONFIG.PCW_TTC1_BASEADDR {0xE0105000} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ {133.333333} \
##    CONFIG.PCW_TTC1_HIGHADDR {0xE0105fff} \
##    CONFIG.PCW_TTC1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_TTC_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_UART0_BASEADDR {0xE0000000} \
##    CONFIG.PCW_UART0_BAUD_RATE {115200} \
##    CONFIG.PCW_UART0_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART0_HIGHADDR {0xE0000FFF} \
##    CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART0_UART0_IO {MIO 46 .. 47} \
##    CONFIG.PCW_UART1_BASEADDR {0xE0001000} \
##    CONFIG.PCW_UART1_BAUD_RATE {115200} \
##    CONFIG.PCW_UART1_GRP_FULL_ENABLE {0} \
##    CONFIG.PCW_UART1_HIGHADDR {0xE0001FFF} \
##    CONFIG.PCW_UART1_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_UART1_UART1_IO {MIO 48 .. 49} \
##    CONFIG.PCW_UART_PERIPHERAL_CLKSRC {IO PLL} \
##    CONFIG.PCW_UART_PERIPHERAL_DIVISOR0 {20} \
##    CONFIG.PCW_UART_PERIPHERAL_FREQMHZ {50} \
##    CONFIG.PCW_UART_PERIPHERAL_VALID {1} \
##    CONFIG.PCW_UIPARAM_ACT_DDR_FREQ_MHZ {533.333374} \
##    CONFIG.PCW_UIPARAM_DDR_ADV_ENABLE {0} \
##    CONFIG.PCW_UIPARAM_DDR_AL {0} \
##    CONFIG.PCW_UIPARAM_DDR_BANK_ADDR_COUNT {3} \
##    CONFIG.PCW_UIPARAM_DDR_BL {8} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY0 {0.294} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY1 {0.298} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY2 {0.338} \
##    CONFIG.PCW_UIPARAM_DDR_BOARD_DELAY3 {0.334} \
##    CONFIG.PCW_UIPARAM_DDR_BUS_WIDTH {32 Bit} \
##    CONFIG.PCW_UIPARAM_DDR_CL {7} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM {39.7} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH {61.0905} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM {39.7} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH {61.0905} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM {54.14} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH {61.0905} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM {54.14} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH {61.0905} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_CLOCK_STOP_EN {0} \
##    CONFIG.PCW_UIPARAM_DDR_COL_ADDR_COUNT {10} \
##    CONFIG.PCW_UIPARAM_DDR_CWL {6} \
##    CONFIG.PCW_UIPARAM_DDR_DEVICE_CAPACITY {4096 MBits} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_LENGTH_MM {50.05} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH {68.4725} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_LENGTH_MM {50.43} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH {71.086} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_LENGTH_MM {50.10} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH {66.794} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_LENGTH_MM {50.01} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH {108.7385} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 {-0.073} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 {-0.072} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 {0.024} \
##    CONFIG.PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 {0.023} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_LENGTH_MM {49.59} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH {64.1705} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_LENGTH_MM {51.74} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH {63.686} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_LENGTH_MM {50.32} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH {68.46} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_LENGTH_MM {48.55} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH {105.4895} \
##    CONFIG.PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY {160} \
##    CONFIG.PCW_UIPARAM_DDR_DRAM_WIDTH {16 Bits} \
##    CONFIG.PCW_UIPARAM_DDR_ECC {Disabled} \
##    CONFIG.PCW_UIPARAM_DDR_ENABLE {1} \
##    CONFIG.PCW_UIPARAM_DDR_FREQ_MHZ {533.333333} \
##    CONFIG.PCW_UIPARAM_DDR_HIGH_TEMP {Normal (0-85)} \
##    CONFIG.PCW_UIPARAM_DDR_MEMORY_TYPE {DDR 3} \
##    CONFIG.PCW_UIPARAM_DDR_PARTNO {MT41K256M16 RE-125} \
##    CONFIG.PCW_UIPARAM_DDR_ROW_ADDR_COUNT {15} \
##    CONFIG.PCW_UIPARAM_DDR_SPEED_BIN {DDR3_1066F} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_DATA_EYE {1} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_READ_GATE {1} \
##    CONFIG.PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PCW_UIPARAM_DDR_T_FAW {40.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RAS_MIN {35.0} \
##    CONFIG.PCW_UIPARAM_DDR_T_RC {48.75} \
##    CONFIG.PCW_UIPARAM_DDR_T_RCD {7} \
##    CONFIG.PCW_UIPARAM_DDR_T_RP {7} \
##    CONFIG.PCW_UIPARAM_DDR_USE_INTERNAL_VREF {1} \
##    CONFIG.PCW_UIPARAM_GENERATE_SUMMARY {NA} \
##    CONFIG.PCW_USB0_BASEADDR {0xE0102000} \
##    CONFIG.PCW_USB0_HIGHADDR {0xE0102fff} \
##    CONFIG.PCW_USB0_PERIPHERAL_ENABLE {1} \
##    CONFIG.PCW_USB0_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB0_RESET_ENABLE {1} \
##    CONFIG.PCW_USB0_RESET_IO {MIO 7} \
##    CONFIG.PCW_USB0_USB0_IO {MIO 28 .. 39} \
##    CONFIG.PCW_USB1_BASEADDR {0xE0103000} \
##    CONFIG.PCW_USB1_HIGHADDR {0xE0103fff} \
##    CONFIG.PCW_USB1_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_USB1_PERIPHERAL_FREQMHZ {60} \
##    CONFIG.PCW_USB1_RESET_ENABLE {0} \
##    CONFIG.PCW_USB_RESET_ENABLE {1} \
##    CONFIG.PCW_USB_RESET_POLARITY {Active Low} \
##    CONFIG.PCW_USB_RESET_SELECT {Share reset pin} \
##    CONFIG.PCW_USE_AXI_FABRIC_IDLE {0} \
##    CONFIG.PCW_USE_AXI_NONSECURE {0} \
##    CONFIG.PCW_USE_CORESIGHT {0} \
##    CONFIG.PCW_USE_CROSS_TRIGGER {0} \
##    CONFIG.PCW_USE_CR_FABRIC {1} \
##    CONFIG.PCW_USE_DDR_BYPASS {0} \
##    CONFIG.PCW_USE_DEBUG {0} \
##    CONFIG.PCW_USE_DEFAULT_ACP_USER_VAL {0} \
##    CONFIG.PCW_USE_DMA0 {0} \
##    CONFIG.PCW_USE_DMA1 {0} \
##    CONFIG.PCW_USE_DMA2 {0} \
##    CONFIG.PCW_USE_DMA3 {0} \
##    CONFIG.PCW_USE_EXPANDED_IOP {0} \
##    CONFIG.PCW_USE_EXPANDED_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_FABRIC_INTERRUPT {1} \
##    CONFIG.PCW_USE_HIGH_OCM {0} \
##    CONFIG.PCW_USE_M_AXI_GP0 {1} \
##    CONFIG.PCW_USE_M_AXI_GP1 {0} \
##    CONFIG.PCW_USE_PROC_EVENT_BUS {0} \
##    CONFIG.PCW_USE_PS_SLCR_REGISTERS {0} \
##    CONFIG.PCW_USE_S_AXI_ACP {0} \
##    CONFIG.PCW_USE_S_AXI_GP0 {0} \
##    CONFIG.PCW_USE_S_AXI_GP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP0 {1} \
##    CONFIG.PCW_USE_S_AXI_HP1 {0} \
##    CONFIG.PCW_USE_S_AXI_HP2 {0} \
##    CONFIG.PCW_USE_S_AXI_HP3 {0} \
##    CONFIG.PCW_USE_TRACE {0} \
##    CONFIG.PCW_USE_TRACE_DATA_EDGE_DETECTOR {0} \
##    CONFIG.PCW_VALUE_SILVERSION {3} \
##    CONFIG.PCW_WDT_PERIPHERAL_CLKSRC {CPU_1X} \
##    CONFIG.PCW_WDT_PERIPHERAL_DIVISOR0 {1} \
##    CONFIG.PCW_WDT_PERIPHERAL_ENABLE {0} \
##    CONFIG.PCW_WDT_PERIPHERAL_FREQMHZ {133.333333} \
##  ] $processing_system7_0
## 
##   # Create instance: ps7_0_axi_periph, and set properties
##   set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps7_0_axi_periph ]
##   set_property -dict [ list \
##    CONFIG.NUM_MI {8} \
##  ] $ps7_0_axi_periph
## 
##   # Create instance: rst_ps7_0_125M, and set properties
##   set rst_ps7_0_125M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_125M ]
## 
##   # Create instance: rst_ps7_0_125M1, and set properties
##   set rst_ps7_0_125M1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps7_0_125M1 ]
## 
##   # Create instance: tft_display_0, and set properties
##   set tft_display_0 [ create_bd_cell -type ip -vlnv xilinx.com:user:tft_display:2.0 tft_display_0 ]
## 
##   # Create instance: util_vector_logic_0, and set properties
##   set util_vector_logic_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {not} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_notgate.png} \
##  ] $util_vector_logic_0
## 
##   # Create instance: util_vector_logic_1, and set properties
##   set util_vector_logic_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_1 ]
##   set_property -dict [ list \
##    CONFIG.C_OPERATION {not} \
##    CONFIG.C_SIZE {1} \
##    CONFIG.LOGO_FILE {data/sym_notgate.png} \
##  ] $util_vector_logic_1
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net FS_0_1 [get_bd_intf_ports FS_0] [get_bd_intf_pins FS_0_AXIFIFO/S_AXIS]
##   connect_bd_intf_net -intf_net GT_REFCLK_0_1 [get_bd_intf_ports GT_REFCLK_0] [get_bd_intf_pins OPTOLINK_0/GT_DIFF_REFCLK1]
##   connect_bd_intf_net -intf_net GT_SERIAL_RX_0_2 [get_bd_intf_ports GT_RX_3] [get_bd_intf_pins OPTOLINK_1/GT_SERIAL_RX]
##   connect_bd_intf_net -intf_net GT_SERIAL_RX_1_2 [get_bd_intf_ports GT_RX_2] [get_bd_intf_pins OPTOLINK_0/GT_SERIAL_RX]
##   connect_bd_intf_net -intf_net HLINK_0_GT_SERIAL_TX [get_bd_intf_ports GT_TX_2] [get_bd_intf_pins OPTOLINK_0/GT_SERIAL_TX]
##   connect_bd_intf_net -intf_net HLINK_0_USER_DATA_M_AXIS_RX [get_bd_intf_pins OPTOLINK_0/USER_DATA_M_AXIS_RX] [get_bd_intf_pins axis_data_fifo_1/S_AXIS]
##   connect_bd_intf_net -intf_net HLINK_1_GT_SERIAL_TX [get_bd_intf_ports GT_TX_3] [get_bd_intf_pins OPTOLINK_1/GT_SERIAL_TX]
##   connect_bd_intf_net -intf_net HLINK_1_USER_DATA_M_AXIS_RX [get_bd_intf_pins OPTOLINK_1/USER_DATA_M_AXIS_RX] [get_bd_intf_pins axis_data_fifo_3/S_AXIS]
##   connect_bd_intf_net -intf_net S_AXIS_0_1 [get_bd_intf_ports LINK0_FIFO_IN] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
##   connect_bd_intf_net -intf_net S_AXIS_0_2 [get_bd_intf_ports LINK1_FIFO_IN] [get_bd_intf_pins axis_data_fifo_2/S_AXIS]
##   connect_bd_intf_net -intf_net axi_amm_bridge_0_M_AVALON [get_bd_intf_ports M_AVALON_0] [get_bd_intf_pins axi_amm_bridge_0/M_AVALON]
##   connect_bd_intf_net -intf_net axi_iic_0_IIC [get_bd_intf_ports IIC_0] [get_bd_intf_pins axi_iic_0/IIC]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
##   connect_bd_intf_net -intf_net axis_data_fifo_0_M_AXIS [get_bd_intf_pins OPTOLINK_0/USER_DATA_S_AXIS_TX] [get_bd_intf_pins axis_data_fifo_0/M_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_1_M_AXIS [get_bd_intf_ports LINK0_FIFO_OUT] [get_bd_intf_pins axis_data_fifo_1/M_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_2_M_AXIS [get_bd_intf_pins OPTOLINK_1/USER_DATA_S_AXIS_TX] [get_bd_intf_pins axis_data_fifo_2/M_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_3_M_AXIS [get_bd_intf_ports LINK1_FIFO_OUT] [get_bd_intf_pins axis_data_fifo_3/M_AXIS]
##   connect_bd_intf_net -intf_net axis_data_fifo_4_M_AXIS [get_bd_intf_pins FS_0_AXIFIFO/M_AXIS] [get_bd_intf_pins data_mover_0/stream0_V_V]
##   connect_bd_intf_net -intf_net data_mover_0_m_axi_a_V [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins data_mover_0/m_axi_a_V]
##   connect_bd_intf_net -intf_net processing_system7_0_DDR [get_bd_intf_ports DDR_0] [get_bd_intf_pins processing_system7_0/DDR]
##   connect_bd_intf_net -intf_net processing_system7_0_FIXED_IO [get_bd_intf_ports FIXED_IO_0] [get_bd_intf_pins processing_system7_0/FIXED_IO]
##   connect_bd_intf_net -intf_net processing_system7_0_M_AXI_GP0 [get_bd_intf_pins processing_system7_0/M_AXI_GP0] [get_bd_intf_pins ps7_0_axi_periph/S00_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M00_AXI [get_bd_intf_pins ADCSyncModule_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M00_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins axi_amm_bridge_0/S_AXI_LITE] [get_bd_intf_pins ps7_0_axi_periph/M01_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins FirmwareStatus_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M03_AXI [get_bd_intf_pins data_mover_0/s_axi_axil] [get_bd_intf_pins ps7_0_axi_periph/M03_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M04_AXI [get_bd_intf_pins IICBaseInterconnection_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M04_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M05_AXI [get_bd_intf_pins axi_iic_0/S_AXI] [get_bd_intf_pins ps7_0_axi_periph/M05_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M06_AXI [get_bd_intf_pins NIDNAPort_0/S00_AXI] [get_bd_intf_pins ps7_0_axi_periph/M06_AXI]
##   connect_bd_intf_net -intf_net ps7_0_axi_periph_M07_AXI [get_bd_intf_pins ps7_0_axi_periph/M07_AXI] [get_bd_intf_pins tft_display_0/S00_AXI]
## 
##   # Create port connections
##   connect_bd_net -net ADCSyncModule_0_SMADC_1_CSA [get_bd_ports SMADC_1_CSA_0] [get_bd_pins ADCSyncModule_0/SMADC_1_CSA]
##   connect_bd_net -net ADCSyncModule_0_SMADC_1_CSB [get_bd_ports SMADC_1_CSB_0] [get_bd_pins ADCSyncModule_0/SMADC_1_CSB]
##   connect_bd_net -net ADCSyncModule_0_SMADC_2_CSA [get_bd_ports SMADC_2_CSA_0] [get_bd_pins ADCSyncModule_0/SMADC_2_CSA]
##   connect_bd_net -net ADCSyncModule_0_SMADC_2_CSB [get_bd_ports SMADC_2_CSB_0] [get_bd_pins ADCSyncModule_0/SMADC_2_CSB]
##   connect_bd_net -net ADCSyncModule_0_SMADC_3_CSA [get_bd_ports SMADC_3_CSA_0] [get_bd_pins ADCSyncModule_0/SMADC_3_CSA]
##   connect_bd_net -net ADCSyncModule_0_SMADC_3_CSB [get_bd_ports SMADC_3_CSB_0] [get_bd_pins ADCSyncModule_0/SMADC_3_CSB]
##   connect_bd_net -net ADCSyncModule_0_SMADC_4_CSA [get_bd_ports SMADC_4_CSA_0] [get_bd_pins ADCSyncModule_0/SMADC_4_CSA]
##   connect_bd_net -net ADCSyncModule_0_SMADC_4_CSB [get_bd_ports SMADC_4_CSB_0] [get_bd_pins ADCSyncModule_0/SMADC_4_CSB]
##   connect_bd_net -net ADCSyncModule_0_SMADC_CLK [get_bd_ports SMADC_CLK_0] [get_bd_pins ADCSyncModule_0/SMADC_CLK]
##   connect_bd_net -net ADCSyncModule_0_SMADC_MOSI [get_bd_ports SMADC_MOSI_0] [get_bd_pins ADCSyncModule_0/SMADC_MOSI]
##   connect_bd_net -net ADCSyncModule_0_cfg_abselector [get_bd_ports cfg_abselector_0] [get_bd_pins ADCSyncModule_0/cfg_abselector]
##   connect_bd_net -net ADCSyncModule_0_cfg_channel_selector [get_bd_ports cfg_channel_selector_0] [get_bd_pins ADCSyncModule_0/cfg_channel_selector]
##   connect_bd_net -net ADCSyncModule_0_cfg_pulse_bitsleep [get_bd_ports cfg_pulse_bitsleep_0] [get_bd_pins ADCSyncModule_0/cfg_pulse_bitsleep]
##   connect_bd_net -net ADCSyncModule_0_cfg_serdes1_delay [get_bd_ports cfg_serdes1_delay_0] [get_bd_pins ADCSyncModule_0/cfg_serdes1_delay]
##   connect_bd_net -net ADCSyncModule_0_cfg_serdes1_delay_exc [get_bd_ports cfg_serdes1_delay_exc_0] [get_bd_pins ADCSyncModule_0/cfg_serdes1_delay_exc]
##   connect_bd_net -net ADCSyncModule_0_serdes_reset [get_bd_ports serdes_reset_0] [get_bd_pins ADCSyncModule_0/serdes_reset]
##   connect_bd_net -net BOARDPOSITION_1 [get_bd_ports BOARDPOSITION] [get_bd_pins IICBaseInterconnection_0/IIC_ADDR]
##   connect_bd_net -net CLOCK_PL_1 [get_bd_ports CLOCK_PL] [get_bd_pins ADCSyncModule_0/s00_axi_aclk] [get_bd_pins axi_amm_bridge_0/s_axi_aclk] [get_bd_pins axis_data_fifo_0/s_axis_aclk] [get_bd_pins axis_data_fifo_1/m_axis_aclk] [get_bd_pins axis_data_fifo_2/s_axis_aclk] [get_bd_pins axis_data_fifo_3/m_axis_aclk] [get_bd_pins ps7_0_axi_periph/M00_ACLK] [get_bd_pins ps7_0_axi_periph/M01_ACLK] [get_bd_pins rst_ps7_0_125M1/slowest_sync_clk]
##   connect_bd_net -net CLOCK_SOURCE_1 [get_bd_ports CLOCK_SOURCE] [get_bd_pins IICBaseInterconnection_0/CLOCK_SOURCE]
##   connect_bd_net -net FIRMWAREBUILD1_dout [get_bd_pins FIRMWAREOPTIONS/dout] [get_bd_pins FirmwareStatus_0/FRAMEWORK_OPTION]
##   connect_bd_net -net FW_RELEASE_DATE_0_1 [get_bd_ports FW_RELEASE_DATE_0] [get_bd_pins FirmwareStatus_0/FRAMEWORK_BUILD] [get_bd_pins IICBaseInterconnection_0/FW_RELEASE_DATE]
##   connect_bd_net -net FW_STRING_0_1 [get_bd_ports FW_STRING_0] [get_bd_pins IICBaseInterconnection_0/FW_STRING]
##   connect_bd_net -net FW_VER_0_1 [get_bd_ports FW_VER_0] [get_bd_pins FirmwareStatus_0/FRAMEWORK_VERSION] [get_bd_pins IICBaseInterconnection_0/FW_VER]
##   connect_bd_net -net HLINK_0_gt_qpllclk_quad1_out [get_bd_pins OPTOLINK_0/gt_qpllclk_quad1_out] [get_bd_pins OPTOLINK_1/gt_qpllclk_quad1_in]
##   connect_bd_net -net HLINK_0_gt_qpllrefclk_quad1_out [get_bd_pins OPTOLINK_0/gt_qpllrefclk_quad1_out] [get_bd_pins OPTOLINK_1/gt_qpllrefclk_quad1_in]
##   connect_bd_net -net HLINK_0_gt_refclk1_out [get_bd_ports LINK0_RXCLK] [get_bd_pins OPTOLINK_0/gt_refclk1_out] [get_bd_pins OPTOLINK_1/refclk1_in]
##   connect_bd_net -net HLINK_0_mmcm_not_locked_out [get_bd_pins OPTOLINK_0/mmcm_not_locked_out] [get_bd_pins OPTOLINK_1/mmcm_not_locked]
##   connect_bd_net -net HLINK_0_rx_sys_reset_out [get_bd_pins OPTOLINK_0/rx_sys_reset_out] [get_bd_pins RESET_RX/Op1]
##   connect_bd_net -net HLINK_0_sync_clk_out [get_bd_pins OPTOLINK_0/sync_clk_out] [get_bd_pins OPTOLINK_1/sync_clk]
##   connect_bd_net -net HLINK_0_tx_sys_reset_out [get_bd_pins OPTOLINK_0/tx_sys_reset_out] [get_bd_pins RESET_TX/Op1]
##   connect_bd_net -net HLINK_0_user_clk_out [get_bd_pins OPTOLINK_0/user_clk_out] [get_bd_pins OPTOLINK_1/user_clk] [get_bd_pins axis_data_fifo_0/m_axis_aclk] [get_bd_pins axis_data_fifo_1/s_axis_aclk] [get_bd_pins axis_data_fifo_2/m_axis_aclk] [get_bd_pins axis_data_fifo_3/s_axis_aclk]
##   connect_bd_net -net IICBaseInterconnection_0_CLOCK_COMMUTATOR [get_bd_ports clock_source_commutator] [get_bd_pins IICBaseInterconnection_0/CLOCK_COMMUTATOR]
##   connect_bd_net -net IICBaseInterconnection_0_CLOCK_RESET [get_bd_ports CLOCK_RESET] [get_bd_pins IICBaseInterconnection_0/CLOCK_RESET]
##   connect_bd_net -net INVALID_EXT_CLK_1 [get_bd_ports INVALID_EXT_CLK] [get_bd_pins IICBaseInterconnection_0/INVALID_EXT_CLK]
##   connect_bd_net -net RESET_RX_Res [get_bd_pins RESET_RX/Res] [get_bd_pins axis_data_fifo_1/s_axis_aresetn] [get_bd_pins axis_data_fifo_3/s_axis_aresetn]
##   connect_bd_net -net RESET_TX_Res [get_bd_pins RESET_TX/Res] [get_bd_pins axis_data_fifo_0/m_axis_aresetn] [get_bd_pins axis_data_fifo_2/m_axis_aresetn]
##   connect_bd_net -net axi_iic_0_iic2intc_irpt [get_bd_pins axi_iic_0/iic2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
##   connect_bd_net -net cfg_selected_prw_0_1 [get_bd_ports cfg_selected_prw_0] [get_bd_pins ADCSyncModule_0/cfg_selected_prw]
##   connect_bd_net -net processing_system7_0_FCLK_CLK0 [get_bd_ports MAIN_CLOCK] [get_bd_pins FS_0_AXIFIFO/s_axis_aclk] [get_bd_pins FirmwareStatus_0/s00_axi_aclk] [get_bd_pins IICBaseInterconnection_0/s00_axi_aclk] [get_bd_pins NIDNAPort_0/s00_axi_aclk] [get_bd_pins OPTOLINK_0/drp_clk_in] [get_bd_pins OPTOLINK_0/init_clk] [get_bd_pins OPTOLINK_1/drp_clk_in] [get_bd_pins OPTOLINK_1/init_clk] [get_bd_pins axi_iic_0/s_axi_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins data_mover_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK] [get_bd_pins ps7_0_axi_periph/ACLK] [get_bd_pins ps7_0_axi_periph/M02_ACLK] [get_bd_pins ps7_0_axi_periph/M03_ACLK] [get_bd_pins ps7_0_axi_periph/M04_ACLK] [get_bd_pins ps7_0_axi_periph/M05_ACLK] [get_bd_pins ps7_0_axi_periph/M06_ACLK] [get_bd_pins ps7_0_axi_periph/M07_ACLK] [get_bd_pins ps7_0_axi_periph/S00_ACLK] [get_bd_pins rst_ps7_0_125M/slowest_sync_clk] [get_bd_pins tft_display_0/s00_axi_aclk]
##   connect_bd_net -net processing_system7_0_FCLK_RESET0_N [get_bd_pins processing_system7_0/FCLK_RESET0_N] [get_bd_pins rst_ps7_0_125M/ext_reset_in] [get_bd_pins rst_ps7_0_125M1/ext_reset_in]
##   connect_bd_net -net rst_ps7_0_125M1_peripheral_aresetn [get_bd_pins ADCSyncModule_0/s00_axi_aresetn] [get_bd_pins axi_amm_bridge_0/s_axi_aresetn] [get_bd_pins axis_data_fifo_0/s_axis_aresetn] [get_bd_pins axis_data_fifo_1/m_axis_aresetn] [get_bd_pins axis_data_fifo_2/s_axis_aresetn] [get_bd_pins axis_data_fifo_3/m_axis_aresetn] [get_bd_pins ps7_0_axi_periph/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/M01_ARESETN] [get_bd_pins rst_ps7_0_125M1/peripheral_aresetn]
##   connect_bd_net -net rst_ps7_0_125M_interconnect_aresetn [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins ps7_0_axi_periph/ARESETN] [get_bd_pins rst_ps7_0_125M/interconnect_aresetn]
##   connect_bd_net -net rst_ps7_0_125M_peripheral_aresetn [get_bd_pins FS_0_AXIFIFO/s_axis_aresetn] [get_bd_pins FirmwareStatus_0/s00_axi_aresetn] [get_bd_pins IICBaseInterconnection_0/s00_axi_aresetn] [get_bd_pins NIDNAPort_0/s00_axi_aresetn] [get_bd_pins axi_iic_0/s_axi_aresetn] [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins data_mover_0/ap_rst_n] [get_bd_pins ps7_0_axi_periph/M02_ARESETN] [get_bd_pins ps7_0_axi_periph/M03_ARESETN] [get_bd_pins ps7_0_axi_periph/M04_ARESETN] [get_bd_pins ps7_0_axi_periph/M05_ARESETN] [get_bd_pins ps7_0_axi_periph/M06_ARESETN] [get_bd_pins ps7_0_axi_periph/M07_ARESETN] [get_bd_pins ps7_0_axi_periph/S00_ARESETN] [get_bd_pins rst_ps7_0_125M/peripheral_aresetn] [get_bd_pins tft_display_0/s00_axi_aresetn] [get_bd_pins util_vector_logic_0/Op1] [get_bd_pins util_vector_logic_1/Op1]
##   connect_bd_net -net tft_display_0_SPI_CLK [get_bd_ports SPI_CLK_0] [get_bd_pins tft_display_0/SPI_CLK]
##   connect_bd_net -net tft_display_0_SPI_CS [get_bd_ports SPI_CS_0] [get_bd_pins tft_display_0/SPI_CS]
##   connect_bd_net -net tft_display_0_SPI_MOSI_0 [get_bd_ports SPI_MOSI_0_0] [get_bd_pins tft_display_0/SPI_MOSI_0]
##   connect_bd_net -net tft_display_0_SPI_MOSI_1 [get_bd_ports SPI_MOSI_1_0] [get_bd_pins tft_display_0/SPI_MOSI_1]
##   connect_bd_net -net util_vector_logic_0_Res [get_bd_pins OPTOLINK_0/rx_reset_pb] [get_bd_pins OPTOLINK_0/tx_reset_pb] [get_bd_pins OPTOLINK_1/rx_reset_pb] [get_bd_pins OPTOLINK_1/tx_reset_pb] [get_bd_pins util_vector_logic_0/Res]
##   connect_bd_net -net util_vector_logic_1_Res [get_bd_ports MAIN_RESET] [get_bd_pins util_vector_logic_1/Res]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x40000000 -offset 0x00000000 [get_bd_addr_spaces data_mover_0/Data_m_axi_a_V] [get_bd_addr_segs processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM] SEG_processing_system7_0_HP0_DDR_LOWOCM
##   create_bd_addr_seg -range 0x00010000 -offset 0x4FFF0000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs ADCSyncModule_0/S00_AXI/S00_AXI_reg] SEG_ADCSyncModule_0_S00_AXI_reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x43C00000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs FirmwareStatus_0/S00_AXI/S00_AXI_reg] SEG_FirmwareStatus_0_S00_AXI_reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x43C20000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs IICBaseInterconnection_0/S00_AXI/S00_AXI_reg] SEG_IICBaseInterconnection_0_S00_AXI_reg
##   create_bd_addr_seg -range 0x10000000 -offset 0x50000000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs M_AVALON_0/Reg] SEG_M_AVALON_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x43C30000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs NIDNAPort_0/S00_AXI/S00_AXI_reg] SEG_NIDNAPort_0_S00_AXI_reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x41600000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs axi_iic_0/S_AXI/Reg] SEG_axi_iic_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x43C10000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs data_mover_0/s_axi_axil/Reg] SEG_data_mover_0_Reg
##   create_bd_addr_seg -range 0x00010000 -offset 0x43C40000 [get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs tft_display_0/S00_AXI/S00_AXI_reg] SEG_tft_display_0_S00_AXI_reg
## 
##   # Perform GUI Layout
##   regenerate_bd_layout -layout_string {
##    ExpandedHierarchyInLayout: "",
##    guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
## #  -string -flagsOSRD
## preplace port CLOCK_PL -pg 1 -y 2830 -defaultsOSRD
## preplace port cfg_abselector_0 -pg 1 -y 920 -defaultsOSRD
## preplace port LINK0_FIFO_IN -pg 1 -y -650 -defaultsOSRD
## preplace port GT_RX_3 -pg 1 -y -980 -defaultsOSRD
## preplace port FS_0 -pg 1 -y 1830 -defaultsOSRD
## preplace port SMADC_3_CSA_0 -pg 1 -y 1060 -defaultsOSRD
## preplace port MAIN_CLOCK -pg 1 -y 1400 -defaultsOSRD
## preplace port GT_REFCLK_0 -pg 1 -y -460 -defaultsOSRD
## preplace port GT_TX_2 -pg 1 -y -500 -defaultsOSRD
## preplace port LINK0_RXCLK -pg 1 -y -220 -defaultsOSRD
## preplace port cfg_serdes1_delay_exc_0 -pg 1 -y 880 -defaultsOSRD
## preplace port SMADC_4_CSB_0 -pg 1 -y 1120 -defaultsOSRD
## preplace port SMADC_3_CSB_0 -pg 1 -y 1080 -defaultsOSRD
## preplace port GT_TX_3 -pg 1 -y -990 -defaultsOSRD
## preplace port clock_source_commutator -pg 1 -y 340 -defaultsOSRD
## preplace port INVALID_EXT_CLK -pg 1 -y 390 -defaultsOSRD
## preplace port LINK1_FIFO_OUT -pg 1 -y -1070 -defaultsOSRD
## preplace port LINK0_FIFO_OUT -pg 1 -y -340 -defaultsOSRD
## preplace port SPI_MOSI_1_0 -pg 1 -y 710 -defaultsOSRD
## preplace port SMADC_2_CSA_0 -pg 1 -y 1020 -defaultsOSRD
## preplace port SPI_MOSI_0_0 -pg 1 -y 690 -defaultsOSRD
## preplace port SMADC_CLK_0 -pg 1 -y 1140 -defaultsOSRD
## preplace port DDR_0 -pg 1 -y 1260 -defaultsOSRD
## preplace port CLOCK_RESET -pg 1 -y 360 -defaultsOSRD
## preplace port SPI_CS_0 -pg 1 -y 750 -defaultsOSRD
## preplace port SPI_CLK_0 -pg 1 -y 730 -defaultsOSRD
## preplace port SMADC_1_CSA_0 -pg 1 -y 980 -defaultsOSRD
## preplace port SIRcClock -pg 1 -y 20 -defaultsOSRD
## preplace port LINK1_FIFO_IN -pg 1 -y -1110 -defaultsOSRD
## preplace port IIC_0 -pg 1 -y 1640 -defaultsOSRD
## preplace port SMADC_MOSI_0 -pg 1 -y 1160 -defaultsOSRD
## preplace port M_AVALON_0 -pg 1 -y 1780 -defaultsOSRD
## preplace port FIXED_IO_0 -pg 1 -y 1280 -defaultsOSRD
## preplace port cfg_pulse_bitsleep_0 -pg 1 -y 900 -defaultsOSRD
## preplace port SMADC_4_CSA_0 -pg 1 -y 1100 -defaultsOSRD
## preplace port SMADC_2_CSB_0 -pg 1 -y 1040 -defaultsOSRD
## preplace port SMADC_1_CSB_0 -pg 1 -y 1000 -defaultsOSRD
## preplace port GT_RX_2 -pg 1 -y -420 -defaultsOSRD
## preplace portBus cfg_selected_prw_0 -pg 1 -y 960 -defaultsOSRD
## preplace portBus FW_VER_0 -pg 1 -y 90 -defaultsOSRD
## preplace portBus MAIN_RESET -pg 1 -y 1890 -defaultsOSRD
## preplace portBus BOARDPOSITION -pg 1 -y 350 -defaultsOSRD
## preplace portBus FW_STRING_0 -pg 1 -y 330 -defaultsOSRD
## preplace portBus cfg_channel_selector_0 -pg 1 -y 940 -defaultsOSRD
## preplace portBus CLOCK_SOURCE -pg 1 -y 370 -defaultsOSRD
## preplace portBus FW_RELEASE_DATE_0 -pg 1 -y 110 -defaultsOSRD
## preplace portBus cfg_serdes1_delay_0 -pg 1 -y 860 -defaultsOSRD
## preplace portBus serdes_reset_0 -pg 1 -y 960 -defaultsOSRD
## preplace inst axis_data_fifo_1 -pg 1 -lvl 5 -y -310 -defaultsOSRD
## preplace inst rst_ps7_0_125M -pg 1 -lvl 1 -y 2270 -defaultsOSRD
## preplace inst axis_data_fifo_2 -pg 1 -lvl 3 -y -1070 -defaultsOSRD
## preplace inst axi_iic_0 -pg 1 -lvl 5 -y 1650 -defaultsOSRD
## preplace inst RESET_TX -pg 1 -lvl 1 -y -810 -defaultsOSRD
## preplace inst FIRMWAREBUILD -pg 1 -lvl 1 -y 40 -defaultsOSRD
## preplace inst axis_data_fifo_3 -pg 1 -lvl 5 -y -1040 -defaultsOSRD
## preplace inst FirmwareStatus_0 -pg 1 -lvl 3 -y 30 -defaultsOSRD
## preplace inst IICBaseInterconnection_0 -pg 1 -lvl 3 -y 350 -defaultsOSRD
## preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 1990 -defaultsOSRD
## preplace inst RESET_RX -pg 1 -lvl 3 -y 1030 -defaultsOSRD
## preplace inst util_vector_logic_1 -pg 1 -lvl 5 -y 1890 -defaultsOSRD
## preplace inst tft_display_0 -pg 1 -lvl 5 -y 720 -defaultsOSRD
## preplace inst axi_amm_bridge_0 -pg 1 -lvl 5 -y 1780 -defaultsOSRD
## preplace inst OPTOLINK_0 -pg 1 -lvl 4 -y -400 -defaultsOSRD
## preplace inst FIRMWAREVERSION -pg 1 -lvl 1 -y 160 -defaultsOSRD
## preplace inst data_mover_0 -pg 1 -lvl 3 -y 1300 -defaultsOSRD
## preplace inst OPTOLINK_1 -pg 1 -lvl 4 -y -940 -defaultsOSRD
## preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -y 2450 -defaultsOSRD
## preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 1310 -defaultsOSRD
## preplace inst rst_ps7_0_125M1 -pg 1 -lvl 1 -y 2900 -defaultsOSRD
## preplace inst FS_0_AXIFIFO -pg 1 -lvl 2 -y 1850 -defaultsOSRD
## preplace inst processing_system7_0 -pg 1 -lvl 5 -y 1330 -defaultsOSRD
## preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -y -610 -defaultsOSRD
## preplace inst NIDNAPort_0 -pg 1 -lvl 3 -y 2390 -defaultsOSRD
## preplace inst FIRMWAREOPTIONS -pg 1 -lvl 2 -y 160 -defaultsOSRD
## preplace inst ADCSyncModule_0 -pg 1 -lvl 5 -y 1000 -defaultsOSRD
## preplace netloc axi_amm_bridge_0_M_AVALON 1 5 1 NJ
## preplace netloc tft_display_0_SPI_CS 1 5 1 NJ
## preplace netloc ADCSyncModule_0_SMADC_3_CSB 1 5 1 2440J
## preplace netloc tft_display_0_SPI_MOSI_0 1 5 1 NJ
## preplace netloc ADCSyncModule_0_SMADC_4_CSA 1 5 1 2440J
## preplace netloc axis_data_fifo_3_M_AXIS 1 5 1 NJ
## preplace netloc util_vector_logic_0_Res 1 2 2 730J -380 1310
## preplace netloc tft_display_0_SPI_MOSI_1 1 5 1 NJ
## preplace netloc ADCSyncModule_0_SMADC_4_CSB 1 5 1 2440J
## preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ
## preplace netloc HLINK_0_gt_qpllclk_quad1_out 1 3 2 1350 -760 1830
## preplace netloc FIRMWAREBUILD1_dout 1 2 1 740J
## preplace netloc ADCSyncModule_0_SMADC_1_CSA 1 5 1 2440J
## preplace netloc HLINK_0_gt_refclk1_out 1 3 3 1340 -170 1830 -220 NJ
## preplace netloc ADCSyncModule_0_SMADC_1_CSB 1 5 1 2440J
## preplace netloc HLINK_0_GT_SERIAL_TX 1 4 2 NJ -500 NJ
## preplace netloc ps7_0_axi_periph_M02_AXI 1 2 1 750
## preplace netloc axi_iic_0_IIC 1 5 1 2440J
## preplace netloc ps7_0_axi_periph_M04_AXI 1 2 1 780
## preplace netloc RESET_TX_Res 1 1 2 NJ -810 820
## preplace netloc FW_STRING_0_1 1 0 3 NJ 330 NJ 330 NJ
## preplace netloc ADCSyncModule_0_cfg_channel_selector 1 5 1 2440J
## preplace netloc ps7_0_axi_periph_M03_AXI 1 2 1 790
## preplace netloc GT_SERIAL_RX_1_2 1 0 4 NJ -420 NJ -420 NJ -420 NJ
## preplace netloc processing_system7_0_DDR 1 5 1 NJ
## preplace netloc BOARDPOSITION_1 1 0 3 NJ 350 NJ 350 NJ
## preplace netloc HLINK_0_tx_sys_reset_out 1 0 5 -20 -160 NJ -160 NJ -160 NJ -160 1820
## preplace netloc axis_data_fifo_1_M_AXIS 1 5 1 NJ
## preplace netloc CLOCK_PL_1 1 0 5 -40 2390 360 920 770 920 N 920 1910
## preplace netloc FS_0_1 1 0 2 NJ 1830 NJ
## preplace netloc ps7_0_axi_periph_M00_AXI 1 2 3 760 970 NJ 970 NJ
## preplace netloc HLINK_1_USER_DATA_M_AXIS_RX 1 4 1 1850
## preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 -30 2050 NJ 2050 NJ 2050 NJ 2050 NJ 2050 2430
## preplace netloc axi_iic_0_iic2intc_irpt 1 4 2 1920 1490 2410
## preplace netloc ADCSyncModule_0_SMADC_2_CSA 1 5 1 2440J
## preplace netloc GT_SERIAL_RX_0_2 1 0 4 NJ -980 NJ -980 NJ -980 1310J
## preplace netloc ps7_0_axi_periph_M01_AXI 1 2 3 800 1760 NJ 1760 NJ
## preplace netloc ADCSyncModule_0_SMADC_2_CSB 1 5 1 2440J
## preplace netloc ADCSyncModule_0_SMADC_CLK 1 5 1 2440J
## preplace netloc HLINK_0_user_clk_out 1 2 3 830 -970 1330 -1140 1880
## preplace netloc HLINK_1_GT_SERIAL_TX 1 4 2 1900J -950 2440J
## preplace netloc HLINK_0_rx_sys_reset_out 1 2 3 840 -120 NJ -120 1810
## preplace netloc CLOCK_SOURCE_1 1 0 3 NJ 370 NJ 370 N
## preplace netloc ps7_0_axi_periph_M07_AXI 1 2 3 810 700 NJ 700 NJ
## preplace netloc rst_ps7_0_125M1_peripheral_aresetn 1 1 4 350 960 760 960 N 960 1890
## preplace netloc axis_data_fifo_2_M_AXIS 1 3 1 1340
## preplace netloc cfg_selected_prw_0_1 1 0 5 -20J 950 NJ 950 NJ 950 NJ 950 1830J
## preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 1300
## preplace netloc tft_display_0_SPI_CLK 1 5 1 NJ
## preplace netloc FW_VER_0_1 1 0 3 NJ 90 NJ 90 800
## preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 -20 2360 390 1930 820 130 1330 720 1870 1470 2440
## preplace netloc S_AXIS_0_1 1 0 3 NJ -650 NJ -650 NJ
## preplace netloc RESET_RX_Res 1 3 2 1300J -150 1860
## preplace netloc ADCSyncModule_0_SMADC_MOSI 1 5 1 2440J
## preplace netloc S_AXIS_0_2 1 0 3 NJ -1110 NJ -1110 NJ
## preplace netloc FW_RELEASE_DATE_0_1 1 0 3 NJ 110 NJ 110 810
## preplace netloc IICBaseInterconnection_0_CLOCK_RESET 1 3 3 N 360 NJ 360 NJ
## preplace netloc HLINK_0_sync_clk_out 1 3 2 1350 -1150 1840
## preplace netloc axis_data_fifo_4_M_AXIS 1 2 1 770
## preplace netloc HLINK_0_mmcm_not_locked_out 1 3 2 1360 -1120 1810
## preplace netloc IICBaseInterconnection_0_CLOCK_COMMUTATOR 1 3 3 NJ 340 NJ 340 N
## preplace netloc HLINK_0_USER_DATA_M_AXIS_RX 1 4 1 1870
## preplace netloc GT_REFCLK_0_1 1 0 4 NJ -460 NJ -460 NJ -460 NJ
## preplace netloc util_vector_logic_1_Res 1 5 1 NJ
## preplace netloc ps7_0_axi_periph_M06_AXI 1 2 1 850
## preplace netloc HLINK_0_gt_qpllrefclk_quad1_out 1 3 2 1360 -750 1820
## preplace netloc ps7_0_axi_periph_M05_AXI 1 2 3 840 1630 NJ 1630 NJ
## preplace netloc ADCSyncModule_0_cfg_serdes1_delay 1 5 1 2440J
## preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 400 1500 NJ 1500 NJ 1500 NJ 1500 2420
## preplace netloc ADCSyncModule_0_cfg_abselector 1 5 1 2440J
## preplace netloc data_mover_0_m_axi_a_V 1 3 1 1310
## preplace netloc rst_ps7_0_125M_interconnect_aresetn 1 1 3 370 1110 NJ 1110 1300
## preplace netloc ADCSyncModule_0_cfg_pulse_bitsleep 1 5 1 2440J
## preplace netloc INVALID_EXT_CLK_1 1 0 3 NJ 390 NJ 390 N
## preplace netloc ADCSyncModule_0_cfg_serdes1_delay_exc 1 5 1 2440J
## preplace netloc ADCSyncModule_0_serdes_reset 1 5 1 2440J
## preplace netloc rst_ps7_0_125M_peripheral_aresetn 1 1 4 380 1770 830 1130 1320 1130 1900
## preplace netloc axi_interconnect_0_M00_AXI 1 4 1 N
## preplace netloc ADCSyncModule_0_SMADC_3_CSA 1 5 1 2440J
## levelinfo -pg 1 -60 180 570 1090 1600 2170 2580 -top -1160 -bot 2990
## ",
## }
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
create_bd_cell: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1447.488 ; gain = 0.000
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [BD 41-1306] The connection to interface pin /OPTOLINK_0/mmcm_not_locked_out is being overridden by the user. This pin will not be connected as a part of interface connection CORE_STATUS
WARNING: [BD 41-1306] The connection to interface pin /OPTOLINK_1/mmcm_not_locked is being overridden by the user. This pin will not be connected as a part of interface connection CORE_CONTROL
Wrote  : <C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ZynqDesign.bd> 
Wrote  : <C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ui/bd_bacb700.ui> 
# set_property Top top_PuBeTrigger5 [current_fileset]
# set obj [get_runs impl_1]
# set obj_s [get_runs synth_1]
# set_property -name "steps.write_bitstream.args.bin_file" -value "1" -objects $obj
# if {[catch {
# launch_runs synth_1 -jobs 32
# wait_on_run synth_1
# launch_runs impl_1 -to_step write_bitstream -jobs 32
# wait_on_run impl_1
# } errorstring]} {
# Error "ABBA: $errorstring "
# exit
# }
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xci' is already up-to-date
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.073 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.072 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : gt_diff_refclk1 of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : USER CLK OUT of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : SYNC CLK OUT of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : gt_refclk1_out of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : INIT CLK of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 125000000.0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : drp_clk of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : gt_diff_refclk1 of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : USER CLK OUT of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : SYNC CLK OUT of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : gt_refclk1_out of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : INIT CLK of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 125000000.0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_0 NOTE : drp_clk of /OPTOLINK_0 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : refclk1_in of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : INIT CLK of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : USER CLK of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : SYNC CLK of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : gt_qpllclk_quad1_in of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : gt_qpllrefclk_quad1_in of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : drp_clk of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : refclk1_in of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : INIT CLK of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : USER CLK of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 97656250 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : SYNC CLK of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 195312500 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : gt_qpllclk_quad1_in of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 0 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : gt_qpllrefclk_quad1_in of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 156250000 Hz.
INFO: [xilinx.com:ip:aurora_64b66b:11.2-5910] /OPTOLINK_1 NOTE : drp_clk of /OPTOLINK_1 (Aurora IP) has input port frequency configured as 125000000 Hz.
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_data_fifo_0/S_AXIS(8) and /LINK0_FIFO_IN(1)
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /axis_data_fifo_2/S_AXIS(8) and /LINK1_FIFO_IN(1)
Wrote  : <C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ZynqDesign.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/s_axi_arlock'(1) to net 's00_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s00_couplers/auto_pc/s_axi_awlock'(1) to net 's00_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/sim/ZynqDesign.vhd
VHDL Output written to : C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/hdl/ZynqDesign_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ADCSyncModule_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIRMWAREBUILD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIRMWAREOPTIONS .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIRMWAREVERSION .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FS_0_AXIFIFO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FirmwareStatus_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IICBaseInterconnection_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block NIDNAPort_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OPTOLINK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OPTOLINK_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RESET_RX .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RESET_TX .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_amm_bridge_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axis_data_fifo_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block data_mover_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_125M1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tft_display_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_1/ZynqDesign_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_us .
Exporting to file C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/hw_handoff/ZynqDesign.hwh
Generated Block Design Tcl file C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/hw_handoff/ZynqDesign_bd.tcl
Generated Hardware Definition File C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.hwdef
[Wed Apr 13 15:01:56 2022] Launched ZynqDesign_auto_cc_1_synth_1, ZynqDesign_auto_pc_0_synth_1, ZynqDesign_auto_pc_1_synth_1, ZynqDesign_auto_cc_0_synth_1, ZynqDesign_auto_us_0_synth_1, ZynqDesign_tft_display_0_0_synth_1, ZynqDesign_util_vector_logic_0_0_synth_1, ZynqDesign_xbar_0_synth_1, ZynqDesign_axis_data_fifo_3_0_synth_1, ZynqDesign_rst_ps7_0_125M1_0_synth_1, ZynqDesign_axi_amm_bridge_0_0_synth_1, ZynqDesign_axis_data_fifo_0_0_synth_1, ZynqDesign_axi_iic_0_0_synth_1, ZynqDesign_axis_data_fifo_1_0_synth_1, ZynqDesign_axis_data_fifo_2_0_synth_1, ZynqDesign_processing_system7_0_0_synth_1, ZynqDesign_rst_ps7_0_125M_0_synth_1, ZynqDesign_data_mover_0_0_synth_1, ZynqDesign_util_vector_logic_1_0_synth_1, ZynqDesign_IICBaseInterconnection_0_0_synth_1, ZynqDesign_RESET_TX_0_synth_1, ZynqDesign_FIRMWAREBUILD_0_synth_1, ZynqDesign_FirmwareStatus_0_0_synth_1, ZynqDesign_OPTOLINK_0_0_synth_1, ZynqDesign_FIRMWAREOPTIONS_0_synth_1, ZynqDesign_ADCSyncModule_0_0_synth_1, ZynqDesign_NIDNAPort_0_0_synth_1, ZynqDesign_OPTOLINK_1_0_synth_1, ZynqDesign_FS_0_AXIFIFO_0_synth_1, ZynqDesign_RESET_RX_0_synth_1, ZynqDesign_FIRMWAREVERSION_0_synth_1...
Run output will be captured here:
ZynqDesign_auto_cc_1_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_auto_cc_1_synth_1/runme.log
ZynqDesign_auto_pc_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_auto_pc_0_synth_1/runme.log
ZynqDesign_auto_pc_1_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_auto_pc_1_synth_1/runme.log
ZynqDesign_auto_cc_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_auto_cc_0_synth_1/runme.log
ZynqDesign_auto_us_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_auto_us_0_synth_1/runme.log
ZynqDesign_tft_display_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_tft_display_0_0_synth_1/runme.log
ZynqDesign_util_vector_logic_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_util_vector_logic_0_0_synth_1/runme.log
ZynqDesign_xbar_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_xbar_0_synth_1/runme.log
ZynqDesign_axis_data_fifo_3_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_axis_data_fifo_3_0_synth_1/runme.log
ZynqDesign_rst_ps7_0_125M1_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_rst_ps7_0_125M1_0_synth_1/runme.log
ZynqDesign_axi_amm_bridge_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_axi_amm_bridge_0_0_synth_1/runme.log
ZynqDesign_axis_data_fifo_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_axis_data_fifo_0_0_synth_1/runme.log
ZynqDesign_axi_iic_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_axi_iic_0_0_synth_1/runme.log
ZynqDesign_axis_data_fifo_1_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_axis_data_fifo_1_0_synth_1/runme.log
ZynqDesign_axis_data_fifo_2_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_axis_data_fifo_2_0_synth_1/runme.log
ZynqDesign_processing_system7_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_processing_system7_0_0_synth_1/runme.log
ZynqDesign_rst_ps7_0_125M_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_rst_ps7_0_125M_0_synth_1/runme.log
ZynqDesign_data_mover_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_data_mover_0_0_synth_1/runme.log
ZynqDesign_util_vector_logic_1_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_util_vector_logic_1_0_synth_1/runme.log
ZynqDesign_IICBaseInterconnection_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_IICBaseInterconnection_0_0_synth_1/runme.log
ZynqDesign_RESET_TX_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_RESET_TX_0_synth_1/runme.log
ZynqDesign_FIRMWAREBUILD_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_FIRMWAREBUILD_0_synth_1/runme.log
ZynqDesign_FirmwareStatus_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_FirmwareStatus_0_0_synth_1/runme.log
ZynqDesign_OPTOLINK_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_OPTOLINK_0_0_synth_1/runme.log
ZynqDesign_FIRMWAREOPTIONS_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_FIRMWAREOPTIONS_0_synth_1/runme.log
ZynqDesign_ADCSyncModule_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_ADCSyncModule_0_0_synth_1/runme.log
ZynqDesign_NIDNAPort_0_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_NIDNAPort_0_0_synth_1/runme.log
ZynqDesign_OPTOLINK_1_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_OPTOLINK_1_0_synth_1/runme.log
ZynqDesign_FS_0_AXIFIFO_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_FS_0_AXIFIFO_0_synth_1/runme.log
ZynqDesign_RESET_RX_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_RESET_RX_0_synth_1/runme.log
ZynqDesign_FIRMWAREVERSION_0_synth_1: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/ZynqDesign_FIRMWAREVERSION_0_synth_1/runme.log
[Wed Apr 13 15:01:56 2022] Launched synth_1...
Run output will be captured here: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:01:03 ; elapsed = 00:01:36 . Memory (MB): peak = 1484.008 ; gain = 36.520
[Wed Apr 13 15:01:56 2022] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top_PuBeTrigger5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_PuBeTrigger5.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_PuBeTrigger5.tcl -notrace
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 351.891 ; gain = 57.418
Command: synth_design -top top_PuBeTrigger5 -part xc7z030fbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z030'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18184 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 461.113 ; gain = 102.348
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_PuBeTrigger5' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:190]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:517]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:518]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:519]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:520]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:521]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:522]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:523]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:524]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:525]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:526]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:527]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:528]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:529]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:530]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:531]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:532]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:533]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:534]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:535]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:536]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:537]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:538]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:539]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:540]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:541]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:542]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:543]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:544]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:545]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:546]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:547]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:548]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:626]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:627]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:628]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:631]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:632]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153' bound to instance 'XPM_CLK_VER' of component 'xpm_cdc_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:916]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (1#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-3491] module 'main_clock' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/main_clock_stub.vhdl:5' bound to instance 'main_clock_gen' of component 'main_clock' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:953]
INFO: [Synth 8-638] synthesizing module 'main_clock' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/main_clock_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_wrapper' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:14' bound to instance 'zynq_subsystem' of component 'ZynqDesign_wrapper' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_wrapper' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:108]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_0_scl_iobuf' of component 'IOBUF' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:221]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (2#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:22655' bound to instance 'IIC_0_sda_iobuf' of component 'IOBUF' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:228]
INFO: [Synth 8-3491] module 'ZynqDesign' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3709' bound to instance 'ZynqDesign_i' of component 'ZynqDesign' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:235]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3811]
INFO: [Synth 8-3491] module 'ZynqDesign_ADCSyncModule_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_ADCSyncModule_0_0_stub.vhdl:5' bound to instance 'ADCSyncModule_0' of component 'ZynqDesign_ADCSyncModule_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5183]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_ADCSyncModule_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_ADCSyncModule_0_0_stub.vhdl:49]
INFO: [Synth 8-3491] module 'ZynqDesign_FIRMWAREBUILD_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FIRMWAREBUILD_0_stub.vhdl:5' bound to instance 'FIRMWAREBUILD' of component 'ZynqDesign_FIRMWAREBUILD_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5224]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREBUILD_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FIRMWAREBUILD_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ZynqDesign_FIRMWAREOPTIONS_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FIRMWAREOPTIONS_0_stub.vhdl:5' bound to instance 'FIRMWAREOPTIONS' of component 'ZynqDesign_FIRMWAREOPTIONS_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5228]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREOPTIONS_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FIRMWAREOPTIONS_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ZynqDesign_FIRMWAREVERSION_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FIRMWAREVERSION_0_stub.vhdl:5' bound to instance 'FIRMWAREVERSION' of component 'ZynqDesign_FIRMWAREVERSION_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5232]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FIRMWAREVERSION_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FIRMWAREVERSION_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'ZynqDesign_FS_0_AXIFIFO_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FS_0_AXIFIFO_0_stub.vhdl:5' bound to instance 'FS_0_AXIFIFO' of component 'ZynqDesign_FS_0_AXIFIFO_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5236]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FS_0_AXIFIFO_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FS_0_AXIFIFO_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'ZynqDesign_FirmwareStatus_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FirmwareStatus_0_0_stub.vhdl:5' bound to instance 'FirmwareStatus_0' of component 'ZynqDesign_FirmwareStatus_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5250]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_FirmwareStatus_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_FirmwareStatus_0_0_stub.vhdl:35]
INFO: [Synth 8-3491] module 'ZynqDesign_IICBaseInterconnection_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_IICBaseInterconnection_0_0_stub.vhdl:5' bound to instance 'IICBaseInterconnection_0' of component 'ZynqDesign_IICBaseInterconnection_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5277]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_IICBaseInterconnection_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_IICBaseInterconnection_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'ZynqDesign_NIDNAPort_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_NIDNAPort_0_0_stub.vhdl:5' bound to instance 'NIDNAPort_0' of component 'ZynqDesign_NIDNAPort_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5309]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_NIDNAPort_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_NIDNAPort_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'ZynqDesign_OPTOLINK_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_OPTOLINK_0_0_stub.vhdl:5' bound to instance 'OPTOLINK_0' of component 'ZynqDesign_OPTOLINK_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5333]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_OPTOLINK_0_0_stub.vhdl:88]
INFO: [Synth 8-3491] module 'ZynqDesign_OPTOLINK_1_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_OPTOLINK_1_0_stub.vhdl:5' bound to instance 'OPTOLINK_1' of component 'ZynqDesign_OPTOLINK_1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5476]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_OPTOLINK_1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_OPTOLINK_1_0_stub.vhdl:85]
INFO: [Synth 8-3491] module 'ZynqDesign_RESET_RX_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_RESET_RX_0_stub.vhdl:5' bound to instance 'RESET_RX' of component 'ZynqDesign_RESET_RX_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5616]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_RESET_RX_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_RESET_RX_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ZynqDesign_RESET_TX_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_RESET_TX_0_stub.vhdl:5' bound to instance 'RESET_TX' of component 'ZynqDesign_RESET_TX_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5621]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_RESET_TX_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_RESET_TX_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ZynqDesign_axi_amm_bridge_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axi_amm_bridge_0_0_stub.vhdl:5' bound to instance 'axi_amm_bridge_0' of component 'ZynqDesign_axi_amm_bridge_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5626]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_amm_bridge_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axi_amm_bridge_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'ZynqDesign_axi_iic_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axi_iic_0_0_stub.vhdl:5' bound to instance 'axi_iic_0' of component 'ZynqDesign_axi_iic_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5655]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_iic_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axi_iic_0_0_stub.vhdl:38]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axi_interconnect_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2056]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1OWBD7R' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1191]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_pc_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'ZynqDesign_auto_pc_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1512]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_pc_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_pc_0_stub.vhdl:81]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_us_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'ZynqDesign_auto_us_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1585]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_us_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_us_0_stub.vhdl:79]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1OWBD7R' (3#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1191]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_axi_interconnect_0_0' (4#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2056]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_0_0_stub.vhdl:5' bound to instance 'axis_data_fifo_0' of component 'ZynqDesign_axis_data_fifo_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5762]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_0_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_1_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_1_0_stub.vhdl:5' bound to instance 'axis_data_fifo_1' of component 'ZynqDesign_axis_data_fifo_1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5778]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_1_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_2_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_2_0_stub.vhdl:5' bound to instance 'axis_data_fifo_2' of component 'ZynqDesign_axis_data_fifo_2_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5857]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_2_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_2_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_axis_data_fifo_3_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_3_0_stub.vhdl:5' bound to instance 'axis_data_fifo_3' of component 'ZynqDesign_axis_data_fifo_3_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5873]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_axis_data_fifo_3_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_axis_data_fifo_3_0_stub.vhdl:24]
INFO: [Synth 8-3491] module 'ZynqDesign_data_mover_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_data_mover_0_0_stub.vhdl:5' bound to instance 'data_mover_0' of component 'ZynqDesign_data_mover_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:5952]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_data_mover_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_data_mover_0_0_stub.vhdl:80]
INFO: [Synth 8-3491] module 'ZynqDesign_processing_system7_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'ZynqDesign_processing_system7_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6024]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_processing_system7_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_processing_system7_0_0_stub.vhdl:135]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_ps7_0_axi_periph_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2491]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_B79D9S' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:61]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_cc_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'ZynqDesign_auto_cc_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:193]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_cc_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_cc_0_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_B79D9S' (5#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_LFBLME' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:288]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_cc_1' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_cc_1_stub.vhdl:5' bound to instance 'auto_cc' of component 'ZynqDesign_auto_cc_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:418]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_cc_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_cc_1_stub.vhdl:53]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_LFBLME' (6#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:288]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1QV4HKS' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:515]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1QV4HKS' (7#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:515]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_11Q36WQ' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:622]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_11Q36WQ' (8#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:622]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_SHTYJT' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:727]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_SHTYJT' (9#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:727]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_12B3VZ' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:834]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_12B3VZ' (10#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:834]
INFO: [Synth 8-638] synthesizing module 'm06_couplers_imp_1BUX291' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:939]
INFO: [Synth 8-256] done synthesizing module 'm06_couplers_imp_1BUX291' (11#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:939]
INFO: [Synth 8-638] synthesizing module 'm07_couplers_imp_1JSTBS3' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1050]
INFO: [Synth 8-256] done synthesizing module 'm07_couplers_imp_1JSTBS3' (12#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1050]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_KK6P4H' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1727]
INFO: [Synth 8-3491] module 'ZynqDesign_auto_pc_1' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'ZynqDesign_auto_pc_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1910]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_auto_pc_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_auto_pc_1_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_KK6P4H' (13#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:1727]
INFO: [Synth 8-3491] module 'ZynqDesign_xbar_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'ZynqDesign_xbar_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3528]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_xbar_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_ps7_0_axi_periph_0' (14#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:2491]
INFO: [Synth 8-3491] module 'ZynqDesign_rst_ps7_0_125M_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_rst_ps7_0_125M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_125M' of component 'ZynqDesign_rst_ps7_0_125M_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6358]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_rst_ps7_0_125M_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_rst_ps7_0_125M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ZynqDesign_rst_ps7_0_125M1_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_rst_ps7_0_125M1_0_stub.vhdl:5' bound to instance 'rst_ps7_0_125M1' of component 'ZynqDesign_rst_ps7_0_125M1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6371]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_rst_ps7_0_125M1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_rst_ps7_0_125M1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'ZynqDesign_tft_display_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_tft_display_0_0_stub.vhdl:5' bound to instance 'tft_display_0' of component 'ZynqDesign_tft_display_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6384]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_tft_display_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_tft_display_0_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'ZynqDesign_util_vector_logic_0_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'ZynqDesign_util_vector_logic_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6412]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_util_vector_logic_0_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'ZynqDesign_util_vector_logic_1_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_util_vector_logic_1_0_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'ZynqDesign_util_vector_logic_1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:6417]
INFO: [Synth 8-638] synthesizing module 'ZynqDesign_util_vector_logic_1_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/ZynqDesign_util_vector_logic_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign' (15#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/synth/ZynqDesign.vhd:3811]
INFO: [Synth 8-256] done synthesizing module 'ZynqDesign_wrapper' (16#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ZynqDesign_wrapper.vhd:108]
INFO: [Synth 8-3491] module 'adcs_top_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:31' bound to instance 'adcs' of component 'adcs_top_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1117]
INFO: [Synth 8-638] synthesizing module 'adcs_top_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:261]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:273]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'dcm_ref' of component 'clk_wiz_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:567]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/clk_wiz_0_stub.vhdl:19]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_inst' to cell 'OBUFDS' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:581]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface1' of component 'adc_interface' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:602]
INFO: [Synth 8-638] synthesizing module 'adc_interface' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group1 - type: string 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:212]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:213]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:215]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:216]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:217]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:218]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:219]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:220]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:221]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:222]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:224]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:225]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:226]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:228]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:229]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:235]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:237]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:238]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:239]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:240]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:324]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:20]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
INFO: [Synth 8-638] synthesizing module 'ADC_REC_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
	Parameter num_serial_bits bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (17#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (18#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (19#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:25007]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: LVDS_25 - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (19#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:19483]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2__parameterized0' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: CLOCK - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2__parameterized0' (19#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21517]
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (20#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:831]
INFO: [Synth 8-638] synthesizing module 'BUFR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
	Parameter BUFR_DIVIDE bound to: 4 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'BUFR' (21#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:884]
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (22#1389) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:21504]
INFO: [Synth 8-256] done synthesizing module 'ADC_REC_1' (23#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:56]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized0' (23#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single' (24#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized0' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized0' (24#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
INFO: [Synth 8-638] synthesizing module 'ADC_REC_2' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:56]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
	Parameter num_serial_bits bound to: 8 - type: integer 
WARNING: [Synth 8-3848] Net delay_locked in module/entity ADC_REC_2 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:73]
INFO: [Synth 8-256] done synthesizing module 'ADC_REC_2' (25#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:56]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface' (26#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:650]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group2 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface2' of component 'adc_interface' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:656]
INFO: [Synth 8-638] synthesizing module 'adc_interface__parameterized1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group2 - type: string 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface__parameterized1 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface__parameterized1 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface__parameterized1 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface__parameterized1 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface__parameterized1' (26#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group3 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface3' of component 'adc_interface' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:710]
INFO: [Synth 8-638] synthesizing module 'adc_interface__parameterized3' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group3 - type: string 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface__parameterized3 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface__parameterized3 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface__parameterized3 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface__parameterized3 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface__parameterized3' (26#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group4 - type: string 
INFO: [Synth 8-3491] module 'adc_interface' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:42' bound to instance 'adc_interface4' of component 'adc_interface' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:761]
INFO: [Synth 8-638] synthesizing module 'adc_interface__parameterized5' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
	Parameter ADC_A_INV bound to: 8'b00000000 
	Parameter ADC_B_INV bound to: 8'b00000000 
	Parameter IODELAY_GROUP_NAME bound to: ADC_DESER_group4 - type: string 
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO1' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:345]
INFO: [Synth 8-3491] module 'fifo_generator_0' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/realtime/fifo_generator_0_stub.vhdl:5' bound to instance 'ADC_OUTFIFO2' of component 'fifo_generator_0' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:358]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_1' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:56' bound to instance 'ADC_DESER1' of component 'ADC_REC_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:796]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:836]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:855]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_1' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:874]
	Parameter SYS_W bound to: 9 - type: integer 
	Parameter DEV_W bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'ADC_REC_2' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:56' bound to instance 'ADC_DESER2' of component 'ADC_REC_2' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:924]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:965]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_serdes1_program_delay_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:984]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'xpm_cdc_array_single' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966' bound to instance 'xpm_cdc_bitsleep_2' of component 'xpm_cdc_array_single' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:1003]
WARNING: [Synth 8-3848] Net SMADC_CSA in module/entity adc_interface__parameterized5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:82]
WARNING: [Synth 8-3848] Net SMADC_CSB in module/entity adc_interface__parameterized5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:83]
WARNING: [Synth 8-3848] Net SMADC_CLK in module/entity adc_interface__parameterized5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:84]
WARNING: [Synth 8-3848] Net SMADC_MOSI in module/entity adc_interface__parameterized5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'adc_interface__parameterized5' (26#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adc_interface.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'adcs_top_0' (27#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/adcs_top.vhd:178]
	Parameter M_AVALON_BA bound to: 32'b00010100000000000000000000000000 
INFO: [Synth 8-3491] module 'avalon_wrapper' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:37' bound to instance 'AW_MEMORY_MANAGER' of component 'avalon_wrapper' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1294]
INFO: [Synth 8-638] synthesizing module 'avalon_wrapper' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:102]
	Parameter M_AVALON_BA bound to: 335544320 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:109]
WARNING: [Synth 8-614] signal 'reset' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:143]
WARNING: [Synth 8-6014] Unused sequential element f_BUS_DATASTROBE_REG_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:170]
WARNING: [Synth 8-6014] Unused sequential element rreg_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:234]
WARNING: [Synth 8-3848] Net BUS_Test_0_R_INT in module/entity avalon_wrapper does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:55]
WARNING: [Synth 8-3848] Net REG_UNIQUE_WR in module/entity avalon_wrapper does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'avalon_wrapper' (28#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:102]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: 1 - type: bool 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'SiClkIn' to cell 'IBUFDS' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1397]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'SiClkOut' to cell 'OBUFDS' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1408]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_0' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1422]
INFO: [Synth 8-638] synthesizing module 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:43]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'TRIGGER_LEADING' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:22' bound to instance 'U0' of component 'TRIGGER_LEADING' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:114]
INFO: [Synth 8-638] synthesizing module 'TRIGGER_LEADING' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:41]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
WARNING: [Synth 8-614] signal 'RESET' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:55]
WARNING: [Synth 8-614] signal 'CE' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'TRIGGER_LEADING' (29#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:41]
	Parameter wordWidth bound to: 16 - type: integer 
	Parameter noise_filter bound to: 0 - type: integer 
	Parameter data_delay bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'TRIGGER_LEADING' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:22' bound to instance 'U1' of component 'TRIGGER_LEADING' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:131]
	Parameter A_SIZE bound to: 16 - type: integer 
	Parameter SIGN bound to: UNSIGNED - type: string 
	Parameter AN_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'polinvert' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:14' bound to instance 'U2' of component 'polinvert' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:147]
INFO: [Synth 8-638] synthesizing module 'polinvert' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:24]
	Parameter A_SIZE bound to: 16 - type: integer 
	Parameter AN_SIZE bound to: 16 - type: integer 
	Parameter SIGN bound to: UNSIGNED - type: string 
INFO: [Synth 8-256] done synthesizing module 'polinvert' (30#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/polinvert.vhd:24]
	Parameter maxDelay bound to: 1024 - type: integer 
INFO: [Synth 8-3491] module 'SW_GATE_AND_DELAY' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:23' bound to instance 'U7' of component 'SW_GATE_AND_DELAY' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:160]
INFO: [Synth 8-638] synthesizing module 'SW_GATE_AND_DELAY' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
WARNING: [Synth 8-614] signal 'intReset' is read in the process but is not in the sensitivity list [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:49]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:85]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_sdpram' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 2 - type: integer 
	Parameter WRITE_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 2 - type: integer 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 1 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 1 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 1024 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 1 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 10 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 5 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 1 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:456]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:458]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:2577]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* ram_ecc = "no_ecc" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (31#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_sdpram' (32#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SW_GATE_AND_DELAY' (33#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SYNC_DELAY' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:23' bound to instance 'U9' of component 'SYNC_DELAY' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:173]
INFO: [Synth 8-638] synthesizing module 'SYNC_DELAY' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:36]
	Parameter maxDelay bound to: 1024 - type: integer 
	Parameter busWidth bound to: 1 - type: integer 
	Parameter MEMORY_SIZE bound to: 1024 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter CLOCKING_MODE bound to: common_clock - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: (null) - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: false - type: string 
	Parameter WRITE_DATA_WIDTH_A bound to: 1 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 10 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 1 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 10 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: no_change - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_sdpram' declared at 'C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:6877' bound to instance 'xpm_memory_sdpram_inst' of component 'xpm_memory_sdpram' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:111]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SYNC_DELAY' (34#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:36]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-256] done synthesizing module 'SUBPAGE_TriggerWindow' (35#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:43]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_1' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1451]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_2' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1480]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_3' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1509]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_4' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1538]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_5' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1567]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_6' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1596]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_7' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1625]
INFO: [Synth 8-3491] module 'SUBPAGE_TriggerWindow' declared at 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/subpage_TriggerWindow.vhd:11' bound to instance 'U0_8' of component 'SUBPAGE_TriggerWindow' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1654]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter CHANNEL_COUNT bound to: 1 - type: integer 
	Parameter CLK_FREQ bound to: 125000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MCRateMeter' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
	Parameter CHANNEL_COUNT bound to: 1 - type: integer 
	Parameter CLK_FREQ bound to: 125000000 - type: integer 
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized1' (35#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized1' (35#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_array_single__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single__parameterized2' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 2 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single__parameterized2' (35#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_array_single__parameterized2' (35#1389) [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:966]
INFO: [Synth 8-256] done synthesizing module 'MCRateMeter' (36#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:48]
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
INFO: [Synth 8-5772] Detected attribute (* rw_addr_collision = "yes" *) on RAM gen_wr_a.gen_word_narrow.mem_reg 
WARNING: [Synth 8-3848] Net HLINK0_FIFO_IN_tdata in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:658]
WARNING: [Synth 8-3848] Net HLINK1_FIFO_IN_tdata in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:664]
WARNING: [Synth 8-3848] Net CLK_40 in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:688]
WARNING: [Synth 8-3848] Net CLK_80 in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:689]
WARNING: [Synth 8-3848] Net clk_160 in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:690]
WARNING: [Synth 8-3848] Net clk_320 in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:691]
WARNING: [Synth 8-3848] Net BUS_Test_0_READ_DATA in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:672]
WARNING: [Synth 8-3848] Net BUS_Test_0_VLD in module/entity TOP_PuBeTrigger5 does not have driver. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:677]
INFO: [Synth 8-256] done synthesizing module 'TOP_PuBeTrigger5' (37#1389) [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:190]
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port sCLK_CH_SEL driven by constant 1
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SYNC_1_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SYNC_2_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SFP_DISABLE1 driven by constant 1
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SFP_DISABLE2 driven by constant 1
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[15]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[14]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[13]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[12]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[11]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[8]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[7]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[6]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[5]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[4]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[3]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[2]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[1]
WARNING: [Synth 8-3331] design MCRateMeter has unconnected port READ_ADDRESS[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port sleep
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port rsta
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port regcea
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterra
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port clkb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port dinb[0]
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectsbiterrb
WARNING: [Synth 8-3331] design xpm_memory_base has unconnected port injectdbiterrb
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port CLK_ACQ[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port BUS_CLK[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port CLK_40[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port CLK_50[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port CLK_80[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port clk_160[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port clk_320[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port CLK_125[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port FAST_CLK_100[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port FAST_CLK_200[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port FAST_CLK_250[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port FAST_CLK_250_90[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port FAST_CLK_500[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port FAST_CLK_500_90[0]
WARNING: [Synth 8-3331] design SUBPAGE_TriggerWindow has unconnected port GlobalClock[0]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port BUS_Test_0_R_INT[0]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[31]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[30]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[29]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[28]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[27]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[26]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[25]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[24]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[23]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[22]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[21]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[20]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[19]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[18]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[17]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[16]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[15]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[14]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[13]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[12]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[11]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[10]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[9]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[8]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[7]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[6]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[5]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[4]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[3]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[2]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[1]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_WR[0]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port BUS_Test_0_VLD[0]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port BUS_RateMeter_0_VLD[0]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[31]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[30]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[29]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[28]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[27]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[26]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[25]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[24]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[23]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[22]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[21]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[20]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[19]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[18]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[17]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[16]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[15]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[14]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[13]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[12]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[11]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[10]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[9]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[8]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[7]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[6]
WARNING: [Synth 8-3331] design avalon_wrapper has unconnected port REG_UNIQUE_RD[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 555.246 ; gain = 196.480
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[63] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[62] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[61] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[60] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[59] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[58] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[57] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[56] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[55] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[54] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[53] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[52] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[51] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[50] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[49] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[48] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[47] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[46] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[45] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[44] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[43] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[42] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[41] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[40] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[39] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[38] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[37] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[36] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[35] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[34] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[33] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[32] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[31] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[30] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[29] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[28] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[27] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[26] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[25] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[24] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[23] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[22] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[21] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[20] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[19] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[18] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[17] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[16] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[15] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[14] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[13] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[12] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[11] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[10] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[9] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[8] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[7] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[6] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[5] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[4] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[3] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[2] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[1] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK0_FIFO_IN_tdata[0] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[63] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[62] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[61] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[60] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[59] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[58] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[57] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[56] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[55] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[54] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[53] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[52] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[51] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[50] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[49] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[48] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[47] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[46] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[45] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[44] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[43] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[42] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[41] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[40] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[39] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[38] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[37] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[36] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[35] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[34] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[33] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[32] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[31] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[30] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[29] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
WARNING: [Synth 8-3295] tying undriven pin zynq_subsystem:LINK1_FIFO_IN_tdata[28] to constant 0 [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 555.246 ; gain = 196.480
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 245 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp34/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp34/clk_wiz_0_in_context.xdc] for cell 'adcs/dcm_ref'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp35/fifo_generator_0_in_context.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc] for cell 'main_clock_gen'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc] for cell 'main_clock_gen'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp37/ZynqDesign_ADCSyncModule_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ADCSyncModule_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp37/ZynqDesign_ADCSyncModule_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ADCSyncModule_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp38/ZynqDesign_FIRMWAREBUILD_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp38/ZynqDesign_FIRMWAREBUILD_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp39/ZynqDesign_FIRMWAREOPTIONS_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp39/ZynqDesign_FIRMWAREOPTIONS_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp40/ZynqDesign_FIRMWAREOPTIONS_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp40/ZynqDesign_FIRMWAREOPTIONS_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp41/ZynqDesign_FS_0_AXIFIFO_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp41/ZynqDesign_FS_0_AXIFIFO_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp42/ZynqDesign_FirmwareStatus_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FirmwareStatus_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp42/ZynqDesign_FirmwareStatus_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FirmwareStatus_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp43/ZynqDesign_IICBaseInterconnection_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp43/ZynqDesign_IICBaseInterconnection_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp44/ZynqDesign_NIDNAPort_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/NIDNAPort_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp44/ZynqDesign_NIDNAPort_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/NIDNAPort_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp45/ZynqDesign_OPTOLINK_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp45/ZynqDesign_OPTOLINK_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp46/ZynqDesign_OPTOLINK_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp46/ZynqDesign_OPTOLINK_1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp47/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_RX'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp47/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_RX'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp48/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_TX'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp48/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/RESET_TX'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp49/ZynqDesign_axi_amm_bridge_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp49/ZynqDesign_axi_amm_bridge_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp50/ZynqDesign_axi_iic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp50/ZynqDesign_axi_iic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp51/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp51/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp52/ZynqDesign_axis_data_fifo_3_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp52/ZynqDesign_axis_data_fifo_3_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp53/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp53/ZynqDesign_axis_data_fifo_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp54/ZynqDesign_axis_data_fifo_3_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp54/ZynqDesign_axis_data_fifo_3_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp55/ZynqDesign_data_mover_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/data_mover_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp55/ZynqDesign_data_mover_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/data_mover_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp57/ZynqDesign_rst_ps7_0_125M1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp57/ZynqDesign_rst_ps7_0_125M1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp58/ZynqDesign_rst_ps7_0_125M1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp58/ZynqDesign_rst_ps7_0_125M1_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp59/ZynqDesign_tft_display_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/tft_display_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp59/ZynqDesign_tft_display_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/tft_display_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp60/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_0'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp60/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp61/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_1'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp61/ZynqDesign_util_vector_logic_0_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_1'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp62/ZynqDesign_xbar_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp62/ZynqDesign_xbar_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp63/ZynqDesign_auto_cc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp63/ZynqDesign_auto_cc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp64/ZynqDesign_auto_cc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp64/ZynqDesign_auto_cc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp65/ZynqDesign_auto_pc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp65/ZynqDesign_auto_pc_1_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp66/ZynqDesign_auto_pc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp66/ZynqDesign_auto_pc_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp67/ZynqDesign_auto_us_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp67/ZynqDesign_auto_us_0_in_context.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:31]
WARNING: [Vivado 12-508] No pins matched 'PS7_i/FCLKCLK[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:32]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:730]
WARNING: [Vivado 12-508] No pins matched '*cdc_to*/D'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:731]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:864]
WARNING: [Vivado 12-508] No pins matched '*data_fifo*/RST'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:865]
WARNING: [Vivado 12-508] No pins matched '*rxrecclk_bufg_i*/CE'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:866]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:872]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_0_0_wrapper_i*ZynqDesign_OPTOLINK_0_0_multi_gt_i*ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:876]
WARNING: [Vivado 12-508] No pins matched '*ZynqDesign_OPTOLINK_0_0_cdc_to*/D'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:893]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *data_sync_reg1}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:895]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *ack_sync_reg1}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:896]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:976]
WARNING: [Vivado 12-508] No pins matched '*data_fifo*/RST'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:977]
WARNING: [Vivado 12-508] No pins matched '*rxrecclk_bufg_i*/CE'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:978]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:984]
WARNING: [Vivado 12-508] No pins matched 'get_pins -hier -filter name=~*ZynqDesign_OPTOLINK_1_0_wrapper_i*ZynqDesign_OPTOLINK_1_0_multi_gt_i*ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:988]
WARNING: [Vivado 12-508] No pins matched '*ZynqDesign_OPTOLINK_1_0_cdc_to*/D'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1006]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *data_sync_reg1}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1008]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *ack_sync_reg1}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1009]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/dcm_ref/inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1968]
WARNING: [Vivado 12-180] No cells matched '*adv*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1969]
INFO: [Timing 38-2] Deriving generated clocks [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2360]
WARNING: [Vivado 12-507] No nets matched 'CH0[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2609]
WARNING: [Vivado 12-507] No nets matched 'CH0[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2610]
WARNING: [Vivado 12-507] No nets matched 'CH0[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2611]
WARNING: [Vivado 12-507] No nets matched 'CH0[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2612]
WARNING: [Vivado 12-507] No nets matched 'CH0[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2613]
WARNING: [Vivado 12-507] No nets matched 'CH0[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2614]
WARNING: [Vivado 12-507] No nets matched 'CH0[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2615]
WARNING: [Vivado 12-507] No nets matched 'CH0[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2616]
WARNING: [Vivado 12-507] No nets matched 'CH0[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2617]
WARNING: [Vivado 12-507] No nets matched 'CH0[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2618]
WARNING: [Vivado 12-507] No nets matched 'CH0[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2619]
WARNING: [Vivado 12-507] No nets matched 'CH0[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2620]
WARNING: [Vivado 12-507] No nets matched 'CH0[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2621]
WARNING: [Vivado 12-507] No nets matched 'CH0[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2622]
WARNING: [Vivado 12-507] No nets matched 'CH0[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2623]
WARNING: [Vivado 12-507] No nets matched 'CH0[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2624]
WARNING: [Vivado 12-507] No nets matched 'CH10[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2625]
WARNING: [Vivado 12-507] No nets matched 'CH10[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2626]
WARNING: [Vivado 12-507] No nets matched 'CH10[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2627]
WARNING: [Vivado 12-507] No nets matched 'CH10[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2628]
WARNING: [Vivado 12-507] No nets matched 'CH10[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2629]
WARNING: [Vivado 12-507] No nets matched 'CH10[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2630]
WARNING: [Vivado 12-507] No nets matched 'CH10[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2631]
WARNING: [Vivado 12-507] No nets matched 'CH10[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2632]
WARNING: [Vivado 12-507] No nets matched 'CH10[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2633]
WARNING: [Vivado 12-507] No nets matched 'CH10[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2634]
WARNING: [Vivado 12-507] No nets matched 'CH10[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2635]
WARNING: [Vivado 12-507] No nets matched 'CH10[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2636]
WARNING: [Vivado 12-507] No nets matched 'CH10[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2637]
WARNING: [Vivado 12-507] No nets matched 'CH10[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2638]
WARNING: [Vivado 12-507] No nets matched 'CH10[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2639]
WARNING: [Vivado 12-507] No nets matched 'CH10[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2640]
WARNING: [Vivado 12-507] No nets matched 'CH11[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2641]
WARNING: [Vivado 12-507] No nets matched 'CH11[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2642]
WARNING: [Vivado 12-507] No nets matched 'CH11[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2643]
WARNING: [Vivado 12-507] No nets matched 'CH11[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2644]
WARNING: [Vivado 12-507] No nets matched 'CH11[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2645]
WARNING: [Vivado 12-507] No nets matched 'CH11[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2646]
WARNING: [Vivado 12-507] No nets matched 'CH11[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2647]
WARNING: [Vivado 12-507] No nets matched 'CH11[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2648]
WARNING: [Vivado 12-507] No nets matched 'CH11[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2649]
WARNING: [Vivado 12-507] No nets matched 'CH11[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2650]
WARNING: [Vivado 12-507] No nets matched 'CH11[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2651]
WARNING: [Vivado 12-507] No nets matched 'CH11[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2652]
WARNING: [Vivado 12-507] No nets matched 'CH11[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2653]
WARNING: [Vivado 12-507] No nets matched 'CH11[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2654]
WARNING: [Vivado 12-507] No nets matched 'CH11[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2655]
WARNING: [Vivado 12-507] No nets matched 'CH11[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2656]
WARNING: [Vivado 12-507] No nets matched 'CH12[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2657]
WARNING: [Vivado 12-507] No nets matched 'CH12[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2658]
WARNING: [Vivado 12-507] No nets matched 'CH12[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2659]
WARNING: [Vivado 12-507] No nets matched 'CH12[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2660]
WARNING: [Vivado 12-507] No nets matched 'CH12[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2661]
WARNING: [Vivado 12-507] No nets matched 'CH12[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2662]
WARNING: [Vivado 12-507] No nets matched 'CH12[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2663]
WARNING: [Vivado 12-507] No nets matched 'CH12[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2664]
WARNING: [Vivado 12-507] No nets matched 'CH12[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2665]
WARNING: [Vivado 12-507] No nets matched 'CH12[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2666]
WARNING: [Vivado 12-507] No nets matched 'CH12[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2667]
WARNING: [Vivado 12-507] No nets matched 'CH12[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2668]
WARNING: [Vivado 12-507] No nets matched 'CH12[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2669]
WARNING: [Vivado 12-507] No nets matched 'CH12[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2670]
WARNING: [Vivado 12-507] No nets matched 'CH12[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2671]
WARNING: [Vivado 12-507] No nets matched 'CH12[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2672]
WARNING: [Vivado 12-507] No nets matched 'CH13[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2673]
WARNING: [Vivado 12-507] No nets matched 'CH13[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2674]
WARNING: [Vivado 12-507] No nets matched 'CH13[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2675]
WARNING: [Vivado 12-507] No nets matched 'CH13[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2676]
WARNING: [Vivado 12-507] No nets matched 'CH13[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2677]
WARNING: [Vivado 12-507] No nets matched 'CH13[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2678]
WARNING: [Vivado 12-507] No nets matched 'CH13[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2679]
WARNING: [Vivado 12-507] No nets matched 'CH13[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2680]
WARNING: [Vivado 12-507] No nets matched 'CH13[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2681]
WARNING: [Vivado 12-507] No nets matched 'CH13[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2682]
WARNING: [Vivado 12-507] No nets matched 'CH13[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2683]
WARNING: [Vivado 12-507] No nets matched 'CH13[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2684]
WARNING: [Vivado 12-507] No nets matched 'CH13[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2685]
WARNING: [Vivado 12-507] No nets matched 'CH13[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2686]
WARNING: [Vivado 12-507] No nets matched 'CH13[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2687]
WARNING: [Vivado 12-507] No nets matched 'CH13[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2688]
WARNING: [Vivado 12-507] No nets matched 'CH14[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2689]
WARNING: [Vivado 12-507] No nets matched 'CH14[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2690]
WARNING: [Vivado 12-507] No nets matched 'CH14[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2691]
WARNING: [Vivado 12-507] No nets matched 'CH14[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2692]
WARNING: [Vivado 12-507] No nets matched 'CH14[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2693]
WARNING: [Vivado 12-507] No nets matched 'CH14[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2694]
WARNING: [Vivado 12-507] No nets matched 'CH14[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2695]
WARNING: [Vivado 12-507] No nets matched 'CH14[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2696]
WARNING: [Vivado 12-507] No nets matched 'CH14[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2697]
WARNING: [Vivado 12-507] No nets matched 'CH14[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2698]
WARNING: [Vivado 12-507] No nets matched 'CH14[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2699]
WARNING: [Vivado 12-507] No nets matched 'CH14[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2700]
WARNING: [Vivado 12-507] No nets matched 'CH14[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2701]
WARNING: [Vivado 12-507] No nets matched 'CH14[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2702]
WARNING: [Vivado 12-507] No nets matched 'CH14[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2703]
WARNING: [Vivado 12-507] No nets matched 'CH14[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2704]
WARNING: [Vivado 12-507] No nets matched 'CH15[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2705]
WARNING: [Vivado 12-507] No nets matched 'CH15[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2706]
WARNING: [Vivado 12-507] No nets matched 'CH15[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2707]
WARNING: [Vivado 12-507] No nets matched 'CH15[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4014]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4087]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4160]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4233]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4306]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4379]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4452]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4525]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {NAME =~ *gdm.dm_gen.dm*/gpr1.dout_i_reg*}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4604]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4605]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4605]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4610]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4611]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4611]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4616]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4617]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4617]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4622]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4628]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4634]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4640]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4646]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4652]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4658]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4664]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4670]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4676]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4682]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4688]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4694]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4700]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4706]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4712]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4727]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4728]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4728]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4737]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4738]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4738]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4747]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4748]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4748]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4757]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4758]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4758]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4767]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4768]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4768]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4777]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4778]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4778]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4787]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4788]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4788]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4797]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4798]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4798]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4807]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4817]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4827]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4837]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4847]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4857]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4867]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4877]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4887]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4897]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4907]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4917]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4927]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4937]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4947]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4957]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4969]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4970]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4976]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4977]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4983]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4984]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4990]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4991]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4997]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4998]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5004]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5005]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5011]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5012]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5018]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5019]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5025]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5026]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5032]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5033]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5039]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5040]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5046]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5047]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5053]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5054]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5060]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5061]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5067]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5068]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5074]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5075]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5081]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5082]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5088]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5089]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5095]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5096]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5102]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5103]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5109]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5110]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5116]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5117]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5123]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5124]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5130]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5131]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5137]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5138]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5144]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5145]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5151]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5152]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5158]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5159]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5165]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5166]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5172]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5173]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5179]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5180]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5186]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5187]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5193]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5194]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5200]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5201]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5207]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5208]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5214]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5215]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5221]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5222]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5228]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5229]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5235]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5242]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5249]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5256]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5263]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'preSynthElab_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5270]
INFO: [Common 17-14] Message 'Vivado 12-613' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5270]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6545]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6546]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6547]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6548]
WARNING: [Vivado 12-508] No pins matched 'main_clock_gen/inst/mmcm_adv_inst/CLKOUT1'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6549]
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/TOP_PuBeTrigger5_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_PuBeTrigger5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_PuBeTrigger5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/dont_touch.xdc]
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst' of design 'preSynthElab_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_PuBeTrigger5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_PuBeTrigger5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U9/USE_RAM.xpm_memory_sdpram_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_PuBeTrigger5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_PuBeTrigger5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.181 . Memory (MB): peak = 968.465 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface1/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface1/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface2/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface2/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface3/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface3/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface4/ADC_OUTFIFO1' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'adcs/adc_interface4/ADC_OUTFIFO2' at clock pin 'wr_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO' at clock pin 's_axis_aclk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1' at clock pin 'drp_clk_in' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0' at clock pin 'm_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1' at clock pin 's_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2' at clock pin 'm_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3' at clock pin 's_axis_aclk' is different from the actual clock period '10.240', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 968.465 ; gain = 609.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z030fbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:51 ; elapsed = 00:00:58 . Memory (MB): peak = 968.465 ; gain = 609.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp56/ZynqDesign_processing_system7_0_0_in_context.xdc, line 261).
Applied set_property MARK_DEBUG = true for AW_MEMORY_MANAGER/BUS_ADDR[25]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3128).
Applied set_property MARK_DEBUG = true for M_AVALON_0_readdata[9]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3161).
Applied set_property MARK_DEBUG = true for M_AVALON_0_writedata[19]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3162).
Applied set_property MARK_DEBUG = true for M_AVALON_0_address[17]. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3164).
Applied set_property MARK_DEBUG = true for M_AVALON_0_read. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3257).
Applied set_property MARK_DEBUG = true for M_AVALON_0_write. (constraint file  C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc, line 3258).
Applied set_property DONT_TOUCH = true for U0_0/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_0/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_1/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_1/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_10/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_10/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_11/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_11/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_12/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_12/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_13/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_13/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_14/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_14/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_15/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_15/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_16/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_16/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_17/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_17/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_18/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_18/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_19/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_19/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_2/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_2/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_20/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_20/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_21/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_21/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_22/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_22/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_23/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_23/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_3/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_3/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_4/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_4/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_5/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_5/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_6/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_6/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_7/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_7/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_8/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_8/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_9/U7/xpm_memory_sdpram_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0_9/U9/\USE_RAM.xpm_memory_sdpram_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_CPS /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[10].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[11].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[12].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[13].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[14].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[15].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[16].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[17].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[18].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[19].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[20].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[21].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[22].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[23].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[24].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[25].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[26].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[27].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[28].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[29].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[30].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[31].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U36/\CPS_GENERATE[0].SYNC_WORD_TCNTR /\single_array[9].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for XPM_CLK_VER. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/ADC_OUTFIFO1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/ADC_OUTFIFO2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_bitsleep_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[0].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[1].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[2].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[3].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[4].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[5].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[6].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[7].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/\single_array[8].xpm_cdc_single_inst . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for adcs/dcm_ref. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for main_clock_gen. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ADCSyncModule_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/FirmwareStatus_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/NIDNAPort_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/OPTOLINK_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/OPTOLINK_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/RESET_RX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/RESET_TX. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/axis_data_fifo_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/data_mover_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/tft_display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zynq_subsystem/ZynqDesign_i/util_vector_logic_1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 968.465 ; gain = 609.699
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'INT_thrs_RD_reg[0:0]' into 'INT_polarity_RD_reg[0:0]' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:152]
INFO: [Synth 8-4471] merging register 'INT_inhib_RD_reg[0:0]' into 'INT_polarity_RD_reg[0:0]' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:155]
INFO: [Synth 8-4471] merging register 'INT_delay_RD_reg[0:0]' into 'INT_polarity_RD_reg[0:0]' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:158]
INFO: [Synth 8-4471] merging register 'INT_top_RD_reg[0:0]' into 'INT_polarity_RD_reg[0:0]' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:161]
INFO: [Synth 8-4471] merging register 'INT_gate_RD_reg[0:0]' into 'INT_polarity_RD_reg[0:0]' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:164]
INFO: [Synth 8-4471] merging register 'INT_ratereset_RD_reg[0:0]' into 'INT_polarity_RD_reg[0:0]' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:168]
WARNING: [Synth 8-6014] Unused sequential element INT_thrs_RD_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:152]
WARNING: [Synth 8-6014] Unused sequential element INT_inhib_RD_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:155]
WARNING: [Synth 8-6014] Unused sequential element INT_delay_RD_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:158]
WARNING: [Synth 8-6014] Unused sequential element INT_top_RD_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:161]
WARNING: [Synth 8-6014] Unused sequential element INT_gate_RD_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:164]
WARNING: [Synth 8-6014] Unused sequential element INT_ratereset_RD_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/avalon_wrapper.vhd:168]
INFO: [Synth 8-5545] ROM "trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5546] ROM "memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sec_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].RUNTIME_COUNTERS_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:134]
WARNING: [Synth 8-6014] Unused sequential element CPS_GENERATE[0].TOTAL_RCOUNTERS_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/MCRateMeter.vhd:133]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_subsystem'. This will prevent further optimization [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:995]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'AW_MEMORY_MANAGER'. This will prevent further optimization [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:1294]
INFO: [Synth 8-5545] ROM "INVALID_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element counter_int_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/top_PuBeTrigger5.vhd:937]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:10 . Memory (MB): peak = 968.465 ; gain = 609.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ZynqDesign                         |           1|      4048|
|2     |ADC_REC_1__GC0                     |           1|        23|
|3     |ADC_REC_2__GC0                     |           1|        22|
|4     |adc_interface__GC0                 |           1|       517|
|5     |adc_interface__parameterized1__GC0 |           1|       517|
|6     |adc_interface__parameterized3__GC0 |           1|       517|
|7     |adc_interface__parameterized5__GC0 |           1|       517|
|8     |adcs_top_0__GC0                    |           1|      1085|
|9     |TOP_PuBeTrigger5__GCB0             |           1|     21421|
|10    |TOP_PuBeTrigger5__GCB1             |           1|     21146|
|11    |TOP_PuBeTrigger5__GCB2             |           1|     17330|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 50    
	   2 Input     16 Bit       Adders := 49    
	   2 Input     10 Bit       Adders := 48    
	   3 Input     10 Bit       Adders := 48    
+---Registers : 
	               32 Bit    Registers := 60    
	               16 Bit    Registers := 240   
	               10 Bit    Registers := 96    
	                9 Bit    Registers := 16    
	                4 Bit    Registers := 217   
	                2 Bit    Registers := 32    
	                1 Bit    Registers := 1242  
+---RAMs : 
	             1024 Bit         RAMs := 48    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 54    
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 51    
	  11 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 195   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module TOP_PuBeTrigger5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module xpm_cdc_single__parameterized0__64 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__65 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__66 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__67 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__68 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__55 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__56 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__57 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__58 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__59 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__60 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__61 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__62 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__63 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__46 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__47 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__48 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__49 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__50 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__51 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__52 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__53 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__54 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__41 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__42 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__43 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__44 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__45 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__32 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__33 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__34 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__35 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__36 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__37 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__38 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__39 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__40 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module xpm_cdc_single__parameterized0__110 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__111 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__112 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__113 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__114 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__101 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__102 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__103 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__104 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__105 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__106 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__107 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__108 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__109 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__92 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__93 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__94 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__95 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__96 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__97 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__98 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__99 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__100 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__87 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__88 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__89 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__90 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__91 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__78 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__79 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__80 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__81 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__82 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__83 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__84 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__85 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__86 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__69 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__70 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__71 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__72 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__73 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__74 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__75 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__76 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__77 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module xpm_cdc_single__parameterized0__156 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__157 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__158 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__159 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__160 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__147 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__148 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__149 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__150 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__151 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__152 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__153 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__154 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__155 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__138 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__139 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__140 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__141 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__142 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__143 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__144 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__145 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__146 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__133 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__134 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__135 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__136 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__137 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__124 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__125 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__126 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__127 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__128 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__129 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__130 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__131 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__132 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__115 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__116 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__117 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__118 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__119 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__120 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__121 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__122 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__123 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module xpm_cdc_single__parameterized0__202 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__203 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__204 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__205 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__193 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__194 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__195 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__196 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__197 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__198 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__199 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__200 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__201 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__184 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__185 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__186 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__187 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__188 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__189 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__190 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__191 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__192 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__179 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__180 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__181 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__182 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__183 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__170 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__171 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__172 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__173 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__174 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__175 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__176 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__177 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__178 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__161 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__162 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__163 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__164 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__165 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__166 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__167 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__168 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module xpm_cdc_single__parameterized0__169 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module adc_interface__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 4     
	                1 Bit    Registers := 128   
Module adcs_top_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TRIGGER_LEADING__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__58 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__56 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xpm_cdc_single__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1__31 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__16 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__17 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__18 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__19 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__20 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__21 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__22 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__23 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__24 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__25 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__26 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__27 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__28 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__29 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__30 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2__31 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module xpm_cdc_single__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MCRateMeter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__70 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__68 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__66 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__64 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__62 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module TRIGGER_LEADING__60 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module TRIGGER_LEADING__61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module polinvert__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module xpm_memory_base__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SW_GATE_AND_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module xpm_memory_base__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module SYNC_DELAY__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module avalon_wrapper 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                1 Bit    Registers := 10    
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	  11 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 400 (col length:80)
BRAMs: 530 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U0/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U1/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U7/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element U9/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U0/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U1/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U7/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element U9/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U0/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U1/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U7/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element U9/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U0/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U0/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[1] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/MemOutput_reg[0] was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:66]
WARNING: [Synth 8-6014] Unused sequential element U1/DELAYED_DATA_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element U1/TOT_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/trigger_leading.vhd:89]
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element U7/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_soft_gd.vhd:53]
WARNING: [Synth 8-6014] Unused sequential element U9/WP_reg was removed.  [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/xlx_delay.vhd:82]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "counter_int" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "INVALID_CLOCK" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "sec_counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "sec_pulse" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "U0/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "U1/trigger_kill" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "U7/memIn" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port sCLK_CH_SEL driven by constant 1
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SYNC_1_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SYNC_2_OUTb driven by constant 0
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SFP_DISABLE1 driven by constant 1
WARNING: [Synth 8-3917] design TOP_PuBeTrigger5 has port SFP_DISABLE2 driven by constant 1
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_4/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_4/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_3/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_3/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_2/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_2/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[0]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[10]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[11]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[12]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[13]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[14]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_1/U7/iDELAY_reg[15]' (FDE) to 'i_13/U0_1/U7/iDELAY_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[1]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[2]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[3]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[4]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[5]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[6]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[7]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_15/U7/iDELAY_reg[8]' (FDE) to 'i_13/U0_15/U7/iDELAY_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_15/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[1]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[2]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[3]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[4]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[5]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[6]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[7]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_14/U7/iDELAY_reg[8]' (FDE) to 'i_13/U0_14/U7/iDELAY_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_14/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[1]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[2]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[3]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[4]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[5]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[6]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[7]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_13/U7/iDELAY_reg[8]' (FDE) to 'i_13/U0_13/U7/iDELAY_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_13/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[1]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[2]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[3]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[4]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[5]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[6]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[7]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_12/U7/iDELAY_reg[8]' (FDE) to 'i_13/U0_12/U7/iDELAY_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_12/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[1]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[2]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[3]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[4]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_13/U0_11/U7/iDELAY_reg[5]' (FDE) to 'i_13/U0_11/U7/iDELAY_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_11/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_4/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_3/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_2/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_13/U0_1/\U7/iDELAY_reg[9] )
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__2.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__13.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__18.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__19.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__4.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__5.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__6.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__7.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__8.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_21/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_20/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_16/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_10/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_9/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_8/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_7/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_6/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_14/U0_5/\U7/iDELAY_reg[9] )
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__15.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__14.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__9.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__3.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__23.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__22.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__21.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__20.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/U0_0/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/U0_17/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/U0_18/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/U0_19/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/U0_22/\U7/iDELAY_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/U0_23/\U7/iDELAY_reg[9] )
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__17.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__16.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__12.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__11.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__10.
WARNING: [Synth 8-3332] Sequential element (U7/iDELAY_reg[9]) is unused and will be removed from module SUBPAGE_TriggerWindow__xdcDup__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_15/AW_MEMORY_MANAGER/\INT_polarity_RD_reg[0] )
WARNING: [Synth 8-3332] Sequential element (INT_polarity_RD_reg[0]) is unused and will be removed from module avalon_wrapper.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:06 . Memory (MB): peak = 968.465 ; gain = 609.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ZynqDesign                         |           1|      4048|
|2     |ADC_REC_1__GC0                     |           4|        23|
|3     |ADC_REC_2__GC0                     |           4|        22|
|4     |adc_interface__GC0                 |           1|       517|
|5     |adc_interface__parameterized1__GC0 |           1|       517|
|6     |adc_interface__parameterized3__GC0 |           1|       517|
|7     |adc_interface__parameterized5__GC0 |           1|       517|
|8     |adcs_top_0__GC0                    |           1|       858|
|9     |TOP_PuBeTrigger5__GCB0             |           1|      8829|
|10    |TOP_PuBeTrigger5__GCB1             |           1|      8708|
|11    |TOP_PuBeTrigger5__GCB2             |           1|      7439|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out1' to pin 'dcm_ref/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out2' to pin 'dcm_ref/bbstub_clk_out2/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out3' to pin 'dcm_ref/bbstub_clk_out3/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out4' to pin 'dcm_ref/bbstub_clk_out4/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dcm_ref/clk_out5' to pin 'dcm_ref/bbstub_clk_out5/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out1' to pin 'main_clock_gen/bbstub_clk_out1/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_13/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 1 of C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc:1]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out2' to pin 'main_clock_gen/bbstub_clk_out2/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_13/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 2 of C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc:2]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out3' to pin 'main_clock_gen/bbstub_clk_out3/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'main_clock_gen/clk_board' to 'i_1/counter_int_reg[31]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out4' to pin 'main_clock_gen/bbstub_clk_out4/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'main_clock_gen/clk_board' to 'i_1/counter_int_reg[31]/C'
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out5' to pin 'main_clock_gen/bbstub_clk_out5/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_13/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 5 of C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc:5]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out6' to pin 'main_clock_gen/bbstub_clk_out6/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_13/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 6 of C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc:6]
INFO: [Synth 8-5578] Moved timing constraint from pin 'main_clock_gen/clk_out7' to pin 'main_clock_gen/bbstub_clk_out7/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'i_13/main_clock_gen/clk_adc' does not fanout to anything for constraint at line 7 of C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/.Xil/Vivado-29136-PHYS-NC3124-D02/dcp36/main_clock_in_context.xdc:7]
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/gt_refclk1_out' to pin 'OPTOLINK_0/bbstub_gt_refclk1_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/gt_rxusrclk_out' to pin 'OPTOLINK_0/bbstub_gt_rxusrclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/sync_clk_out' to pin 'OPTOLINK_0/bbstub_sync_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/tx_out_clk' to pin 'OPTOLINK_0/bbstub_tx_out_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_0/user_clk_out' to pin 'OPTOLINK_0/bbstub_user_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_1/gt_rxusrclk_out' to pin 'OPTOLINK_1/bbstub_gt_rxusrclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'OPTOLINK_1/tx_out_clk' to pin 'OPTOLINK_1/bbstub_tx_out_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'processing_system7_0/FCLK_CLK0' to pin 'processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 21 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:30 . Memory (MB): peak = 1013.996 ; gain = 655.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:22 ; elapsed = 00:02:33 . Memory (MB): peak = 1044.672 ; gain = 685.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 1 K x 1(READ_FIRST)    | W |   | 1 K x 1(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------------------+------------+----------+
|      |RTL Partition                      |Replication |Instances |
+------+-----------------------------------+------------+----------+
|1     |ZynqDesign                         |           1|      4048|
|2     |ADC_REC_1__GC0                     |           4|        23|
|3     |ADC_REC_2__GC0                     |           4|        22|
|4     |adc_interface__GC0                 |           1|       517|
|5     |adc_interface__parameterized1__GC0 |           1|       517|
|6     |adc_interface__parameterized3__GC0 |           1|       517|
|7     |adc_interface__parameterized5__GC0 |           1|       517|
|8     |adcs_top_0__GC0                    |           1|       858|
|9     |TOP_PuBeTrigger5__GCB0             |           1|      8829|
|10    |TOP_PuBeTrigger5__GCB1             |           1|      8708|
|11    |TOP_PuBeTrigger5__GCB2             |           1|      7439|
+------+-----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:35 ; elapsed = 00:02:47 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:38 ; elapsed = 00:02:51 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:40 ; elapsed = 00:02:53 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:40 ; elapsed = 00:02:53 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------+----------+
|      |BlackBox name                         |Instances |
+------+--------------------------------------+----------+
|1     |ZynqDesign_auto_pc_0                  |         1|
|2     |ZynqDesign_auto_us_0                  |         1|
|3     |ZynqDesign_xbar_0                     |         1|
|4     |ZynqDesign_auto_cc_0                  |         1|
|5     |ZynqDesign_auto_cc_1                  |         1|
|6     |ZynqDesign_auto_pc_1                  |         1|
|7     |ZynqDesign_ADCSyncModule_0_0          |         1|
|8     |ZynqDesign_FIRMWAREBUILD_0            |         1|
|9     |ZynqDesign_FIRMWAREOPTIONS_0          |         1|
|10    |ZynqDesign_FIRMWAREVERSION_0          |         1|
|11    |ZynqDesign_FS_0_AXIFIFO_0             |         1|
|12    |ZynqDesign_FirmwareStatus_0_0         |         1|
|13    |ZynqDesign_IICBaseInterconnection_0_0 |         1|
|14    |ZynqDesign_NIDNAPort_0_0              |         1|
|15    |ZynqDesign_OPTOLINK_0_0               |         1|
|16    |ZynqDesign_OPTOLINK_1_0               |         1|
|17    |ZynqDesign_RESET_RX_0                 |         1|
|18    |ZynqDesign_RESET_TX_0                 |         1|
|19    |ZynqDesign_axi_amm_bridge_0_0         |         1|
|20    |ZynqDesign_axi_iic_0_0                |         1|
|21    |ZynqDesign_axis_data_fifo_0_0         |         1|
|22    |ZynqDesign_axis_data_fifo_1_0         |         1|
|23    |ZynqDesign_axis_data_fifo_2_0         |         1|
|24    |ZynqDesign_axis_data_fifo_3_0         |         1|
|25    |ZynqDesign_data_mover_0_0             |         1|
|26    |ZynqDesign_processing_system7_0_0     |         1|
|27    |ZynqDesign_rst_ps7_0_125M_0           |         1|
|28    |ZynqDesign_rst_ps7_0_125M1_0          |         1|
|29    |ZynqDesign_tft_display_0_0            |         1|
|30    |ZynqDesign_util_vector_logic_0_0      |         1|
|31    |ZynqDesign_util_vector_logic_1_0      |         1|
|32    |clk_wiz_0                             |         1|
|33    |fifo_generator_0                      |         8|
|34    |main_clock                            |         1|
+------+--------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------+------+
|      |Cell                                          |Count |
+------+----------------------------------------------+------+
|1     |ZynqDesign_ADCSyncModule_0_0_bbox_8           |     1|
|2     |ZynqDesign_FIRMWAREBUILD_0_bbox_9             |     1|
|3     |ZynqDesign_FIRMWAREOPTIONS_0_bbox_10          |     1|
|4     |ZynqDesign_FIRMWAREVERSION_0_bbox_11          |     1|
|5     |ZynqDesign_FS_0_AXIFIFO_0_bbox_12             |     1|
|6     |ZynqDesign_FirmwareStatus_0_0_bbox_13         |     1|
|7     |ZynqDesign_IICBaseInterconnection_0_0_bbox_14 |     1|
|8     |ZynqDesign_NIDNAPort_0_0_bbox_15              |     1|
|9     |ZynqDesign_OPTOLINK_0_0_bbox_16               |     1|
|10    |ZynqDesign_OPTOLINK_1_0_bbox_17               |     1|
|11    |ZynqDesign_RESET_RX_0_bbox_18                 |     1|
|12    |ZynqDesign_RESET_TX_0_bbox_19                 |     1|
|13    |ZynqDesign_auto_cc_0_bbox_30                  |     1|
|14    |ZynqDesign_auto_cc_1_bbox_31                  |     1|
|15    |ZynqDesign_auto_pc_0_bbox_22                  |     1|
|16    |ZynqDesign_auto_pc_1_bbox_32                  |     1|
|17    |ZynqDesign_auto_us_0_bbox_23                  |     1|
|18    |ZynqDesign_axi_amm_bridge_0_0_bbox_20         |     1|
|19    |ZynqDesign_axi_iic_0_0_bbox_21                |     1|
|20    |ZynqDesign_axis_data_fifo_0_0_bbox_24         |     1|
|21    |ZynqDesign_axis_data_fifo_1_0_bbox_25         |     1|
|22    |ZynqDesign_axis_data_fifo_2_0_bbox_26         |     1|
|23    |ZynqDesign_axis_data_fifo_3_0_bbox_27         |     1|
|24    |ZynqDesign_data_mover_0_0_bbox_28             |     1|
|25    |ZynqDesign_processing_system7_0_0_bbox_29     |     1|
|26    |ZynqDesign_rst_ps7_0_125M1_0_bbox_35          |     1|
|27    |ZynqDesign_rst_ps7_0_125M_0_bbox_34           |     1|
|28    |ZynqDesign_tft_display_0_0_bbox_36            |     1|
|29    |ZynqDesign_util_vector_logic_0_0_bbox_37      |     1|
|30    |ZynqDesign_util_vector_logic_1_0_bbox_38      |     1|
|31    |ZynqDesign_xbar_0_bbox_33                     |     1|
|32    |clk_wiz_0_bbox_39                             |     1|
|33    |fifo_generator_0_bbox_40                      |     1|
|34    |fifo_generator_0_bbox_41                      |     1|
|35    |fifo_generator_0_bbox_42                      |     1|
|36    |fifo_generator_0_bbox_43                      |     1|
|37    |fifo_generator_0_bbox_44                      |     1|
|38    |fifo_generator_0_bbox_45                      |     1|
|39    |fifo_generator_0_bbox_46                      |     1|
|40    |fifo_generator_0_bbox_47                      |     1|
|41    |main_clock_bbox_7                             |     1|
|42    |BUFG                                          |     1|
|43    |BUFIO                                         |     8|
|44    |BUFR                                          |     8|
|45    |CARRY4                                        |   898|
|46    |IDELAYCTRL                                    |     4|
|47    |IDELAYE2                                      |     8|
|48    |IDELAYE2_1                                    |    72|
|49    |ISERDESE2                                     |    72|
|50    |LUT1                                          |  2888|
|51    |LUT2                                          |   546|
|52    |LUT3                                          |   879|
|53    |LUT4                                          |   962|
|54    |LUT5                                          |  2151|
|55    |LUT6                                          |  1367|
|56    |MUXF7                                         |    88|
|57    |MUXF8                                         |    16|
|58    |RAMB18E1_1                                    |    48|
|59    |FDCE                                          |   465|
|60    |FDRE                                          |  5812|
|61    |FDSE                                          |    24|
|62    |IBUF                                          |     9|
|63    |IBUFDS                                        |    81|
|64    |IOBUF                                         |     2|
|65    |OBUF                                          |    21|
|66    |OBUFDS                                        |     2|
+------+----------------------------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------+-------------------------------------------------+------+
|      |Instance                                      |Module                                           |Cells |
+------+----------------------------------------------+-------------------------------------------------+------+
|1     |top                                           |                                                 | 21023|
|2     |  zynq_subsystem                              |ZynqDesign_wrapper                               |  4050|
|3     |    ZynqDesign_i                              |ZynqDesign                                       |  4048|
|4     |      axi_interconnect_0                      |ZynqDesign_axi_interconnect_0_0                  |   420|
|5     |        s00_couplers                          |s00_couplers_imp_1OWBD7R                         |   420|
|6     |      ps7_0_axi_periph                        |ZynqDesign_ps7_0_axi_periph_0                    |  1360|
|7     |        m00_couplers                          |m00_couplers_imp_B79D9S                          |   102|
|8     |        m01_couplers                          |m01_couplers_imp_LFBLME                          |   152|
|9     |        s00_couplers                          |s00_couplers_imp_KK6P4H                          |   177|
|10    |  adcs                                        |adcs_top_0                                       |  3243|
|11    |    adc_interface1                            |adc_interface                                    |   832|
|12    |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__1                  |    20|
|13    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__64               |     4|
|14    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__65               |     4|
|15    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__66               |     4|
|16    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__67               |     4|
|17    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__68               |     4|
|18    |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__3  |    36|
|19    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__55               |     4|
|20    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__56               |     4|
|21    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__57               |     4|
|22    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__58               |     4|
|23    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__59               |     4|
|24    |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__60               |     4|
|25    |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__61               |     4|
|26    |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__62               |     4|
|27    |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__63               |     4|
|28    |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__1  |    36|
|29    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__46               |     4|
|30    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__47               |     4|
|31    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__48               |     4|
|32    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__49               |     4|
|33    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__50               |     4|
|34    |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__51               |     4|
|35    |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__52               |     4|
|36    |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__53               |     4|
|37    |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__54               |     4|
|38    |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single__xdcDup__2                  |    20|
|39    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__41               |     4|
|40    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__42               |     4|
|41    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__43               |     4|
|42    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__44               |     4|
|43    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__45               |     4|
|44    |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0__xdcDup__4  |    36|
|45    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__32               |     4|
|46    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__33               |     4|
|47    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__34               |     4|
|48    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__35               |     4|
|49    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__36               |     4|
|50    |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__37               |     4|
|51    |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__38               |     4|
|52    |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__39               |     4|
|53    |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__40               |     4|
|54    |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__2  |    36|
|55    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__23               |     4|
|56    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__24               |     4|
|57    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__25               |     4|
|58    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__26               |     4|
|59    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__27               |     4|
|60    |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__28               |     4|
|61    |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__29               |     4|
|62    |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__30               |     4|
|63    |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__31               |     4|
|64    |      ADC_DESER1                              |ADC_REC_1_4                                      |    32|
|65    |      ADC_DESER2                              |ADC_REC_2_5                                      |    31|
|66    |    adc_interface2                            |adc_interface__parameterized1                    |   798|
|67    |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__3                  |    20|
|68    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__110              |     4|
|69    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__111              |     4|
|70    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__112              |     4|
|71    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__113              |     4|
|72    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__114              |     4|
|73    |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__7  |    36|
|74    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__101              |     4|
|75    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__102              |     4|
|76    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__103              |     4|
|77    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__104              |     4|
|78    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__105              |     4|
|79    |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__106              |     4|
|80    |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__107              |     4|
|81    |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__108              |     4|
|82    |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__109              |     4|
|83    |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__5  |    36|
|84    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__92               |     4|
|85    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__93               |     4|
|86    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__94               |     4|
|87    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__95               |     4|
|88    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__96               |     4|
|89    |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__97               |     4|
|90    |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__98               |     4|
|91    |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__99               |     4|
|92    |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__100              |     4|
|93    |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single__xdcDup__4                  |    20|
|94    |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__87               |     4|
|95    |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__88               |     4|
|96    |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__89               |     4|
|97    |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__90               |     4|
|98    |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__91               |     4|
|99    |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0__xdcDup__8  |    36|
|100   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__78               |     4|
|101   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__79               |     4|
|102   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__80               |     4|
|103   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__81               |     4|
|104   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__82               |     4|
|105   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__83               |     4|
|106   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__84               |     4|
|107   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__85               |     4|
|108   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__86               |     4|
|109   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__6  |    36|
|110   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__69               |     4|
|111   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__70               |     4|
|112   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__71               |     4|
|113   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__72               |     4|
|114   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__73               |     4|
|115   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__74               |     4|
|116   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__75               |     4|
|117   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__76               |     4|
|118   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__77               |     4|
|119   |      ADC_DESER1                              |ADC_REC_1_2                                      |    32|
|120   |      ADC_DESER2                              |ADC_REC_2_3                                      |    31|
|121   |    adc_interface3                            |adc_interface__parameterized3                    |   801|
|122   |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__5                  |    20|
|123   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__156              |     4|
|124   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__157              |     4|
|125   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__158              |     4|
|126   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__159              |     4|
|127   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__160              |     4|
|128   |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__11 |    36|
|129   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__147              |     4|
|130   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__148              |     4|
|131   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__149              |     4|
|132   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__150              |     4|
|133   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__151              |     4|
|134   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__152              |     4|
|135   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__153              |     4|
|136   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__154              |     4|
|137   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__155              |     4|
|138   |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__9  |    36|
|139   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__138              |     4|
|140   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__139              |     4|
|141   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__140              |     4|
|142   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__141              |     4|
|143   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__142              |     4|
|144   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__143              |     4|
|145   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__144              |     4|
|146   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__145              |     4|
|147   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__146              |     4|
|148   |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single__xdcDup__6                  |    20|
|149   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__133              |     4|
|150   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__134              |     4|
|151   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__135              |     4|
|152   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__136              |     4|
|153   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__137              |     4|
|154   |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0__xdcDup__12 |    36|
|155   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__124              |     4|
|156   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__125              |     4|
|157   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__126              |     4|
|158   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__127              |     4|
|159   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__128              |     4|
|160   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__129              |     4|
|161   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__130              |     4|
|162   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__131              |     4|
|163   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__132              |     4|
|164   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__10 |    36|
|165   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__115              |     4|
|166   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__116              |     4|
|167   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__117              |     4|
|168   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__118              |     4|
|169   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__119              |     4|
|170   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__120              |     4|
|171   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__121              |     4|
|172   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__122              |     4|
|173   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__123              |     4|
|174   |      ADC_DESER1                              |ADC_REC_1_0                                      |    32|
|175   |      ADC_DESER2                              |ADC_REC_2_1                                      |    31|
|176   |    adc_interface4                            |adc_interface__parameterized5                    |   804|
|177   |      xpm_cdc_serdes1_delay_1                 |xpm_cdc_array_single__xdcDup__7                  |    20|
|178   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__202              |     4|
|179   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__203              |     4|
|180   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__204              |     4|
|181   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__205              |     4|
|182   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0                   |     4|
|183   |      xpm_cdc_serdes1_program_delay_1         |xpm_cdc_array_single__parameterized0__xdcDup__15 |    36|
|184   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__193              |     4|
|185   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__194              |     4|
|186   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__195              |     4|
|187   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__196              |     4|
|188   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__197              |     4|
|189   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__198              |     4|
|190   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__199              |     4|
|191   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__200              |     4|
|192   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__201              |     4|
|193   |      xpm_cdc_bitsleep_1                      |xpm_cdc_array_single__parameterized0__xdcDup__13 |    36|
|194   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__184              |     4|
|195   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__185              |     4|
|196   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__186              |     4|
|197   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__187              |     4|
|198   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__188              |     4|
|199   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__189              |     4|
|200   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__190              |     4|
|201   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__191              |     4|
|202   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__192              |     4|
|203   |      xpm_cdc_serdes1_delay_2                 |xpm_cdc_array_single                             |    20|
|204   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__179              |     4|
|205   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__180              |     4|
|206   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__181              |     4|
|207   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__182              |     4|
|208   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__183              |     4|
|209   |      xpm_cdc_serdes1_program_delay_2         |xpm_cdc_array_single__parameterized0             |    36|
|210   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__170              |     4|
|211   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__171              |     4|
|212   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__172              |     4|
|213   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__173              |     4|
|214   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__174              |     4|
|215   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__175              |     4|
|216   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__176              |     4|
|217   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__177              |     4|
|218   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__178              |     4|
|219   |      xpm_cdc_bitsleep_2                      |xpm_cdc_array_single__parameterized0__xdcDup__14 |    36|
|220   |        \single_array[0].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__161              |     4|
|221   |        \single_array[1].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__162              |     4|
|222   |        \single_array[2].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__163              |     4|
|223   |        \single_array[3].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__164              |     4|
|224   |        \single_array[4].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__165              |     4|
|225   |        \single_array[5].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__166              |     4|
|226   |        \single_array[6].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__167              |     4|
|227   |        \single_array[7].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__168              |     4|
|228   |        \single_array[8].xpm_cdc_single_inst  |xpm_cdc_single__parameterized0__169              |     4|
|229   |      ADC_DESER1                              |ADC_REC_1                                        |    32|
|230   |      ADC_DESER2                              |ADC_REC_2                                        |    31|
|231   |  XPM_CLK_VER                                 |xpm_cdc_single                                   |     5|
|232   |  AW_MEMORY_MANAGER                           |avalon_wrapper                                   |   576|
|233   |  U0_0                                        |SUBPAGE_TriggerWindow__xdcDup__1                 |   522|
|234   |    U0                                        |TRIGGER_LEADING_51                               |   156|
|235   |    U1                                        |TRIGGER_LEADING_52                               |   137|
|236   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__1                     |   134|
|237   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__61                            |     1|
|238   |        xpm_memory_base_inst                  |xpm_memory_base__61                              |     1|
|239   |    U9                                        |SYNC_DELAY__xdcDup__1                            |    95|
|240   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__60                            |     1|
|241   |        xpm_memory_base_inst                  |xpm_memory_base__60                              |     1|
|242   |  U0_1                                        |SUBPAGE_TriggerWindow__xdcDup__2                 |   521|
|243   |    U0                                        |TRIGGER_LEADING_49                               |   156|
|244   |    U1                                        |TRIGGER_LEADING_50                               |   137|
|245   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__2                     |   134|
|246   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__41                            |     1|
|247   |        xpm_memory_base_inst                  |xpm_memory_base__41                              |     1|
|248   |    U9                                        |SYNC_DELAY__xdcDup__2                            |    94|
|249   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__40                            |     1|
|250   |        xpm_memory_base_inst                  |xpm_memory_base__40                              |     1|
|251   |  U0_10                                       |SUBPAGE_TriggerWindow__xdcDup__3                 |   520|
|252   |    U0                                        |TRIGGER_LEADING_47                               |   155|
|253   |    U1                                        |TRIGGER_LEADING_48                               |   136|
|254   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__3                     |   133|
|255   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__53                            |     1|
|256   |        xpm_memory_base_inst                  |xpm_memory_base__53                              |     1|
|257   |    U9                                        |SYNC_DELAY__xdcDup__3                            |    96|
|258   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__52                            |     1|
|259   |        xpm_memory_base_inst                  |xpm_memory_base__52                              |     1|
|260   |  U0_11                                       |SUBPAGE_TriggerWindow__xdcDup__4                 |   521|
|261   |    U0                                        |TRIGGER_LEADING_45                               |   156|
|262   |    U1                                        |TRIGGER_LEADING_46                               |   137|
|263   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__4                     |   134|
|264   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__33                            |     1|
|265   |        xpm_memory_base_inst                  |xpm_memory_base__33                              |     1|
|266   |    U9                                        |SYNC_DELAY__xdcDup__4                            |    94|
|267   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__32                            |     1|
|268   |        xpm_memory_base_inst                  |xpm_memory_base__32                              |     1|
|269   |  U0_12                                       |SUBPAGE_TriggerWindow__xdcDup__5                 |   521|
|270   |    U0                                        |TRIGGER_LEADING_43                               |   156|
|271   |    U1                                        |TRIGGER_LEADING_44                               |   137|
|272   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__5                     |   134|
|273   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__31                            |     1|
|274   |        xpm_memory_base_inst                  |xpm_memory_base__31                              |     1|
|275   |    U9                                        |SYNC_DELAY__xdcDup__5                            |    94|
|276   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__30                            |     1|
|277   |        xpm_memory_base_inst                  |xpm_memory_base__30                              |     1|
|278   |  U0_13                                       |SUBPAGE_TriggerWindow__xdcDup__6                 |   521|
|279   |    U0                                        |TRIGGER_LEADING_41                               |   156|
|280   |    U1                                        |TRIGGER_LEADING_42                               |   137|
|281   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__6                     |   134|
|282   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__29                            |     1|
|283   |        xpm_memory_base_inst                  |xpm_memory_base__29                              |     1|
|284   |    U9                                        |SYNC_DELAY__xdcDup__6                            |    94|
|285   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__28                            |     1|
|286   |        xpm_memory_base_inst                  |xpm_memory_base__28                              |     1|
|287   |  U0_14                                       |SUBPAGE_TriggerWindow__xdcDup__7                 |   521|
|288   |    U0                                        |TRIGGER_LEADING_39                               |   156|
|289   |    U1                                        |TRIGGER_LEADING_40                               |   137|
|290   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__7                     |   134|
|291   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__27                            |     1|
|292   |        xpm_memory_base_inst                  |xpm_memory_base__27                              |     1|
|293   |    U9                                        |SYNC_DELAY__xdcDup__7                            |    94|
|294   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__26                            |     1|
|295   |        xpm_memory_base_inst                  |xpm_memory_base__26                              |     1|
|296   |  U0_15                                       |SUBPAGE_TriggerWindow__xdcDup__8                 |   521|
|297   |    U0                                        |TRIGGER_LEADING_37                               |   156|
|298   |    U1                                        |TRIGGER_LEADING_38                               |   137|
|299   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__8                     |   134|
|300   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__25                            |     1|
|301   |        xpm_memory_base_inst                  |xpm_memory_base__25                              |     1|
|302   |    U9                                        |SYNC_DELAY__xdcDup__8                            |    94|
|303   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__24                            |     1|
|304   |        xpm_memory_base_inst                  |xpm_memory_base__24                              |     1|
|305   |  U0_16                                       |SUBPAGE_TriggerWindow__xdcDup__9                 |   518|
|306   |    U0                                        |TRIGGER_LEADING_35                               |   155|
|307   |    U1                                        |TRIGGER_LEADING_36                               |   136|
|308   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__9                     |   133|
|309   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__55                            |     1|
|310   |        xpm_memory_base_inst                  |xpm_memory_base__55                              |     1|
|311   |    U9                                        |SYNC_DELAY__xdcDup__9                            |    94|
|312   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__54                            |     1|
|313   |        xpm_memory_base_inst                  |xpm_memory_base__54                              |     1|
|314   |  U0_17                                       |SUBPAGE_TriggerWindow__xdcDup__10                |   522|
|315   |    U0                                        |TRIGGER_LEADING_33                               |   156|
|316   |    U1                                        |TRIGGER_LEADING_34                               |   137|
|317   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__10                    |   134|
|318   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__63                            |     1|
|319   |        xpm_memory_base_inst                  |xpm_memory_base__63                              |     1|
|320   |    U9                                        |SYNC_DELAY__xdcDup__10                           |    95|
|321   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__62                            |     1|
|322   |        xpm_memory_base_inst                  |xpm_memory_base__62                              |     1|
|323   |  U0_18                                       |SUBPAGE_TriggerWindow__xdcDup__11                |   521|
|324   |    U0                                        |TRIGGER_LEADING_31                               |   156|
|325   |    U1                                        |TRIGGER_LEADING_32                               |   137|
|326   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__11                    |   134|
|327   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__65                            |     1|
|328   |        xpm_memory_base_inst                  |xpm_memory_base__65                              |     1|
|329   |    U9                                        |SYNC_DELAY__xdcDup__11                           |    94|
|330   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__64                            |     1|
|331   |        xpm_memory_base_inst                  |xpm_memory_base__64                              |     1|
|332   |  U0_19                                       |SUBPAGE_TriggerWindow__xdcDup__12                |   521|
|333   |    U0                                        |TRIGGER_LEADING_29                               |   156|
|334   |    U1                                        |TRIGGER_LEADING_30                               |   137|
|335   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__12                    |   134|
|336   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__67                            |     1|
|337   |        xpm_memory_base_inst                  |xpm_memory_base__67                              |     1|
|338   |    U9                                        |SYNC_DELAY__xdcDup__12                           |    94|
|339   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__66                            |     1|
|340   |        xpm_memory_base_inst                  |xpm_memory_base__66                              |     1|
|341   |  U0_2                                        |SUBPAGE_TriggerWindow__xdcDup__13                |   521|
|342   |    U0                                        |TRIGGER_LEADING_27                               |   156|
|343   |    U1                                        |TRIGGER_LEADING_28                               |   137|
|344   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__13                    |   134|
|345   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__39                            |     1|
|346   |        xpm_memory_base_inst                  |xpm_memory_base__39                              |     1|
|347   |    U9                                        |SYNC_DELAY__xdcDup__13                           |    94|
|348   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__38                            |     1|
|349   |        xpm_memory_base_inst                  |xpm_memory_base__38                              |     1|
|350   |  U0_20                                       |SUBPAGE_TriggerWindow__xdcDup__14                |   518|
|351   |    U0                                        |TRIGGER_LEADING_25                               |   155|
|352   |    U1                                        |TRIGGER_LEADING_26                               |   136|
|353   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__14                    |   133|
|354   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__57                            |     1|
|355   |        xpm_memory_base_inst                  |xpm_memory_base__57                              |     1|
|356   |    U9                                        |SYNC_DELAY__xdcDup__14                           |    94|
|357   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__56                            |     1|
|358   |        xpm_memory_base_inst                  |xpm_memory_base__56                              |     1|
|359   |  U0_21                                       |SUBPAGE_TriggerWindow__xdcDup__15                |   518|
|360   |    U0                                        |TRIGGER_LEADING_23                               |   155|
|361   |    U1                                        |TRIGGER_LEADING_24                               |   136|
|362   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__15                    |   133|
|363   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__59                            |     1|
|364   |        xpm_memory_base_inst                  |xpm_memory_base__59                              |     1|
|365   |    U9                                        |SYNC_DELAY__xdcDup__15                           |    94|
|366   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__58                            |     1|
|367   |        xpm_memory_base_inst                  |xpm_memory_base__58                              |     1|
|368   |  U0_22                                       |SUBPAGE_TriggerWindow__xdcDup__16                |   521|
|369   |    U0                                        |TRIGGER_LEADING_21                               |   156|
|370   |    U1                                        |TRIGGER_LEADING_22                               |   137|
|371   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__16                    |   134|
|372   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__69                            |     1|
|373   |        xpm_memory_base_inst                  |xpm_memory_base__69                              |     1|
|374   |    U9                                        |SYNC_DELAY__xdcDup__16                           |    94|
|375   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__68                            |     1|
|376   |        xpm_memory_base_inst                  |xpm_memory_base__68                              |     1|
|377   |  U0_23                                       |SUBPAGE_TriggerWindow__xdcDup__17                |   521|
|378   |    U0                                        |TRIGGER_LEADING_19                               |   156|
|379   |    U1                                        |TRIGGER_LEADING_20                               |   137|
|380   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__17                    |   134|
|381   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram                                |     1|
|382   |        xpm_memory_base_inst                  |xpm_memory_base                                  |     1|
|383   |    U9                                        |SYNC_DELAY__xdcDup__17                           |    94|
|384   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__70                            |     1|
|385   |        xpm_memory_base_inst                  |xpm_memory_base__70                              |     1|
|386   |  U0_3                                        |SUBPAGE_TriggerWindow__xdcDup__18                |   521|
|387   |    U0                                        |TRIGGER_LEADING_17                               |   156|
|388   |    U1                                        |TRIGGER_LEADING_18                               |   137|
|389   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__18                    |   134|
|390   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__37                            |     1|
|391   |        xpm_memory_base_inst                  |xpm_memory_base__37                              |     1|
|392   |    U9                                        |SYNC_DELAY__xdcDup__18                           |    94|
|393   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__36                            |     1|
|394   |        xpm_memory_base_inst                  |xpm_memory_base__36                              |     1|
|395   |  U0_4                                        |SUBPAGE_TriggerWindow__xdcDup__19                |   521|
|396   |    U0                                        |TRIGGER_LEADING_15                               |   156|
|397   |    U1                                        |TRIGGER_LEADING_16                               |   137|
|398   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__19                    |   134|
|399   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__35                            |     1|
|400   |        xpm_memory_base_inst                  |xpm_memory_base__35                              |     1|
|401   |    U9                                        |SYNC_DELAY__xdcDup__19                           |    94|
|402   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__34                            |     1|
|403   |        xpm_memory_base_inst                  |xpm_memory_base__34                              |     1|
|404   |  U0_5                                        |SUBPAGE_TriggerWindow__xdcDup__20                |   519|
|405   |    U0                                        |TRIGGER_LEADING_13                               |   155|
|406   |    U1                                        |TRIGGER_LEADING_14                               |   136|
|407   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__20                    |   133|
|408   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__43                            |     1|
|409   |        xpm_memory_base_inst                  |xpm_memory_base__43                              |     1|
|410   |    U9                                        |SYNC_DELAY__xdcDup__20                           |    95|
|411   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__42                            |     1|
|412   |        xpm_memory_base_inst                  |xpm_memory_base__42                              |     1|
|413   |  U0_6                                        |SUBPAGE_TriggerWindow__xdcDup__21                |   518|
|414   |    U0                                        |TRIGGER_LEADING_11                               |   155|
|415   |    U1                                        |TRIGGER_LEADING_12                               |   136|
|416   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__21                    |   133|
|417   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__45                            |     1|
|418   |        xpm_memory_base_inst                  |xpm_memory_base__45                              |     1|
|419   |    U9                                        |SYNC_DELAY__xdcDup__21                           |    94|
|420   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__44                            |     1|
|421   |        xpm_memory_base_inst                  |xpm_memory_base__44                              |     1|
|422   |  U0_7                                        |SUBPAGE_TriggerWindow__xdcDup__22                |   519|
|423   |    U0                                        |TRIGGER_LEADING_9                                |   155|
|424   |    U1                                        |TRIGGER_LEADING_10                               |   136|
|425   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__22                    |   134|
|426   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__47                            |     1|
|427   |        xpm_memory_base_inst                  |xpm_memory_base__47                              |     1|
|428   |    U9                                        |SYNC_DELAY__xdcDup__22                           |    94|
|429   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__46                            |     1|
|430   |        xpm_memory_base_inst                  |xpm_memory_base__46                              |     1|
|431   |  U0_8                                        |SUBPAGE_TriggerWindow__xdcDup__23                |   518|
|432   |    U0                                        |TRIGGER_LEADING_7                                |   155|
|433   |    U1                                        |TRIGGER_LEADING_8                                |   136|
|434   |    U7                                        |SW_GATE_AND_DELAY__xdcDup__23                    |   133|
|435   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__49                            |     1|
|436   |        xpm_memory_base_inst                  |xpm_memory_base__49                              |     1|
|437   |    U9                                        |SYNC_DELAY__xdcDup__23                           |    94|
|438   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__48                            |     1|
|439   |        xpm_memory_base_inst                  |xpm_memory_base__48                              |     1|
|440   |  U0_9                                        |SUBPAGE_TriggerWindow                            |   518|
|441   |    U0                                        |TRIGGER_LEADING                                  |   155|
|442   |    U1                                        |TRIGGER_LEADING_6                                |   136|
|443   |    U7                                        |SW_GATE_AND_DELAY                                |   133|
|444   |      xpm_memory_sdpram_inst                  |xpm_memory_sdpram__51                            |     1|
|445   |        xpm_memory_base_inst                  |xpm_memory_base__51                              |     1|
|446   |    U9                                        |SYNC_DELAY                                       |    94|
|447   |      \USE_RAM.xpm_memory_sdpram_inst         |xpm_memory_sdpram__50                            |     1|
|448   |        xpm_memory_base_inst                  |xpm_memory_base__50                              |     1|
|449   |  U36                                         |MCRateMeter                                      |   492|
|450   |    \CPS_GENERATE[0].SYNC_WORD_CPS            |xpm_cdc_array_single__parameterized1             |   160|
|451   |      \single_array[0].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__1                |     5|
|452   |      \single_array[1].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__2                |     5|
|453   |      \single_array[2].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__3                |     5|
|454   |      \single_array[3].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__4                |     5|
|455   |      \single_array[4].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__5                |     5|
|456   |      \single_array[5].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__6                |     5|
|457   |      \single_array[6].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__7                |     5|
|458   |      \single_array[7].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__8                |     5|
|459   |      \single_array[8].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__9                |     5|
|460   |      \single_array[9].xpm_cdc_single_inst    |xpm_cdc_single__parameterized1__10               |     5|
|461   |      \single_array[10].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__11               |     5|
|462   |      \single_array[11].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__12               |     5|
|463   |      \single_array[12].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__13               |     5|
|464   |      \single_array[13].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__14               |     5|
|465   |      \single_array[14].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__15               |     5|
|466   |      \single_array[15].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__16               |     5|
|467   |      \single_array[16].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__17               |     5|
|468   |      \single_array[17].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__18               |     5|
|469   |      \single_array[18].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__19               |     5|
|470   |      \single_array[19].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__20               |     5|
|471   |      \single_array[20].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__21               |     5|
|472   |      \single_array[21].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__22               |     5|
|473   |      \single_array[22].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__23               |     5|
|474   |      \single_array[23].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__24               |     5|
|475   |      \single_array[24].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__25               |     5|
|476   |      \single_array[25].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__26               |     5|
|477   |      \single_array[26].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__27               |     5|
|478   |      \single_array[27].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__28               |     5|
|479   |      \single_array[28].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__29               |     5|
|480   |      \single_array[29].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__30               |     5|
|481   |      \single_array[30].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1__31               |     5|
|482   |      \single_array[31].xpm_cdc_single_inst   |xpm_cdc_single__parameterized1                   |     5|
|483   |    \CPS_GENERATE[0].SYNC_WORD_TCNTR          |xpm_cdc_array_single__parameterized2             |    96|
|484   |      \single_array[0].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__1                |     3|
|485   |      \single_array[1].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__2                |     3|
|486   |      \single_array[2].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__3                |     3|
|487   |      \single_array[3].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__4                |     3|
|488   |      \single_array[4].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__5                |     3|
|489   |      \single_array[5].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__6                |     3|
|490   |      \single_array[6].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__7                |     3|
|491   |      \single_array[7].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__8                |     3|
|492   |      \single_array[8].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__9                |     3|
|493   |      \single_array[9].xpm_cdc_single_inst    |xpm_cdc_single__parameterized2__10               |     3|
|494   |      \single_array[10].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__11               |     3|
|495   |      \single_array[11].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__12               |     3|
|496   |      \single_array[12].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__13               |     3|
|497   |      \single_array[13].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__14               |     3|
|498   |      \single_array[14].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__15               |     3|
|499   |      \single_array[15].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__16               |     3|
|500   |      \single_array[16].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__17               |     3|
|501   |      \single_array[17].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__18               |     3|
|502   |      \single_array[18].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__19               |     3|
|503   |      \single_array[19].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__20               |     3|
|504   |      \single_array[20].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__21               |     3|
|505   |      \single_array[21].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__22               |     3|
|506   |      \single_array[22].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__23               |     3|
|507   |      \single_array[23].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__24               |     3|
|508   |      \single_array[24].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__25               |     3|
|509   |      \single_array[25].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__26               |     3|
|510   |      \single_array[26].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__27               |     3|
|511   |      \single_array[27].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__28               |     3|
|512   |      \single_array[28].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__29               |     3|
|513   |      \single_array[29].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__30               |     3|
|514   |      \single_array[30].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2__31               |     3|
|515   |      \single_array[31].xpm_cdc_single_inst   |xpm_cdc_single__parameterized2                   |     3|
+------+----------------------------------------------+-------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1073.035 ; gain = 714.270
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 566 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:00 ; elapsed = 00:02:23 . Memory (MB): peak = 1073.035 ; gain = 301.051
Synthesis Optimization Complete : Time (s): cpu = 00:02:41 ; elapsed = 00:02:54 . Memory (MB): peak = 1073.035 ; gain = 714.270
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1304 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
INFO: [Opt 31-138] Pushed 8 inverter(s) to 72 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
715 Infos, 755 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:53 ; elapsed = 00:03:14 . Memory (MB): peak = 1073.035 ; gain = 721.145
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/synth_1/top_PuBeTrigger5.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1073.035 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_PuBeTrigger5_utilization_synth.rpt -pb top_PuBeTrigger5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1073.035 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 15:10:56 2022...
[Wed Apr 13 15:11:00 2022] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:11 ; elapsed = 00:09:04 . Memory (MB): peak = 1484.008 ; gain = 0.000
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xci' is already up-to-date
[Wed Apr 13 15:11:06 2022] Launched impl_1...
Run output will be captured here: C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1484.008 ; gain = 0.000
[Wed Apr 13 15:11:06 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top_PuBeTrigger5.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_PuBeTrigger5.tcl -notrace


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_PuBeTrigger5.tcl -notrace
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 352.590 ; gain = 56.672
Command: link_design -top top_PuBeTrigger5 -part xc7z030fbg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.dcp' for cell 'main_clock_gen'
INFO: [Project 1-454] Reading design checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/clk_wiz_0/clk_wiz_0.dcp' for cell 'adcs/dcm_ref'
INFO: [Project 1-454] Reading design checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp' for cell 'adcs/adc_interface1/ADC_OUTFIFO1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_ADCSyncModule_0_0/ZynqDesign_ADCSyncModule_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ADCSyncModule_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREBUILD_0/ZynqDesign_FIRMWAREBUILD_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREBUILD'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREOPTIONS_0/ZynqDesign_FIRMWAREOPTIONS_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREOPTIONS'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FIRMWAREVERSION_0/ZynqDesign_FIRMWAREVERSION_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FIRMWAREVERSION'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FirmwareStatus_0_0/ZynqDesign_FirmwareStatus_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/FirmwareStatus_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_IICBaseInterconnection_0_0/ZynqDesign_IICBaseInterconnection_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_NIDNAPort_0_0/ZynqDesign_NIDNAPort_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/NIDNAPort_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_RESET_RX_0/ZynqDesign_RESET_RX_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/RESET_RX'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_RESET_TX_0/ZynqDesign_RESET_TX_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/RESET_TX'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_data_mover_0_0/ZynqDesign_data_mover_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/data_mover_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_tft_display_0_0/ZynqDesign_tft_display_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/tft_display_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_util_vector_logic_0_0/ZynqDesign_util_vector_logic_0_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_util_vector_logic_1_0/ZynqDesign_util_vector_logic_1_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_xbar_0/ZynqDesign_xbar_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_1/ZynqDesign_auto_pc_1.dcp' for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 2787 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z030fbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface1/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface2/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface3/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER1/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC1.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'DIFF_TERM' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'DIFF_TERM' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IBUF_LOW_PWR' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
WARNING: [Constraints 18-549] Could not create 'IOSTANDARD' constraint because cell 'adcs/adc_interface4/ADC_DESER2/pins[0].ibufds_inst' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved inside the database. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/imports/HDL/pcores/ADC2.v:217]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'main_clock_gen/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock_board.xdc] for cell 'main_clock_gen/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'main_clock_gen/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.xdc] for cell 'main_clock_gen/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_amm_bridge_0_0/ZynqDesign_axi_amm_bridge_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_amm_bridge_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axi_iic_0_0/ZynqDesign_axi_iic_0_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_iic_0/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_processing_system7_0_0/ZynqDesign_processing_system7_0_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/processing_system7_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M_0/ZynqDesign_rst_ps7_0_125M_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0_board.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_rst_ps7_0_125M1_0/ZynqDesign_rst_ps7_0_125M1_0.xdc] for cell 'zynq_subsystem/ZynqDesign_i/rst_ps7_0_125M1/U0'
Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_fpga_0' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:32]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:872]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst/ZynqDesign_OPTOLINK_0_0_core_i/ZynqDesign_OPTOLINK_0_0_wrapper_i/ZynqDesign_OPTOLINK_0_0_multi_gt_i/ZynqDesign_OPTOLINK_0_0_gtx_inst/gtxe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:876]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/TXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:984]
WARNING: [Constraints 18-619] A clock with name 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst/ZynqDesign_OPTOLINK_1_0_wrapper_i/ZynqDesign_OPTOLINK_1_0_multi_gt_i/ZynqDesign_OPTOLINK_1_0_gtx_inst/gtxe2_i/RXOUTCLK' already exists, overwriting the previous clock with the same name. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:988]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/dcm_ref/inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:1968]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2360]
INFO: [Timing 38-2] Deriving generated clocks [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2360]
get_clocks: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1486.520 ; gain = 607.594
WARNING: [Vivado 12-507] No nets matched 'CH0[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2609]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2609]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2610]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2610]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2611]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2611]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2612]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2612]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2613]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2613]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2614]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2614]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2615]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2615]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2616]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2616]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2617]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2617]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2618]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2618]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2619]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2619]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2620]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2620]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2621]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2621]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2622]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2622]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2623]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2623]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH0[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2624]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2624]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2625]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2625]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2626]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2626]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2627]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2627]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2628]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2628]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2629]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2629]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2630]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2630]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2631]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2631]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2632]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2632]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2633]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2633]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2634]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2634]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2635]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2635]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2636]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2636]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2637]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2637]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2638]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2638]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2639]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2639]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH10[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2640]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2640]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2641]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2641]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2642]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2642]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2643]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2643]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2644]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2644]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2645]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2645]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2646]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2646]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2647]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2647]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2648]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2648]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2649]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2649]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2650]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2650]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2651]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2651]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2652]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2652]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2653]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2653]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2654]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2654]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2655]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2655]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH11[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2656]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2656]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2657]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2657]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2658]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2658]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2659]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2659]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2660]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2660]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2661]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2661]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2662]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2662]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2663]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2663]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2664]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2664]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2665]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2665]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2666]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2666]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2667]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2667]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2668]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2668]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2669]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2669]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2670]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2670]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2671]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2671]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH12[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2672]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2672]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2673]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2673]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2674]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2674]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2675]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2675]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2676]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2676]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2677]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2677]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2678]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2678]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2679]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2679]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2680]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2680]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2681]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2681]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2682]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2682]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2683]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2683]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2684]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2684]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2685]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2685]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2686]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2686]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2687]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2687]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH13[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2688]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2688]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2689]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2689]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2690]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2690]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2691]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2691]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2692]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2692]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[13]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2693]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2693]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[14]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2694]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2694]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[15]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2695]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2695]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[1]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2696]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2696]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[2]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2697]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2697]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[3]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2698]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2698]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[4]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2699]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2699]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[5]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2700]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2700]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[6]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2701]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2701]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[7]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2702]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2702]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[8]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2703]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2703]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH14[9]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2704]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2704]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2705]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2705]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[10]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2706]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2706]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[11]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2707]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2707]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CH15[12]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:2708]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4014]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4015]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4087]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4088]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4160]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4161]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4233]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4234]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4306]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4307]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4379]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4380]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4452]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4453]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4525]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-584] No ports matched 'wr_clk'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
WARNING: [Vivado 12-830] No fanout objects found for 'all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [filter [all_fanout -from [get_ports -scoped_to_current_instance wr_clk] -flat -endpoints_only] IS_LEAF]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4526]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4622]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4623]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4628]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4629]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4634]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4635]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4640]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4641]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4646]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4647]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4652]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4653]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4658]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4659]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4664]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4665]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4670]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4671]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4676]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4677]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4682]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4683]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4688]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4689]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4694]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4695]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4700]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4701]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4706]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4707]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4712]
WARNING: [Vivado 12-4214] option '-scoped_to_current_instance' can't be used with top instance, ignoring this option. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
WARNING: [Vivado 12-584] No ports matched 'src_arst'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-through [get_ports -scoped_to_current_instance src_arst]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4713]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4807]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4808]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4809]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4809]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4809]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4817]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4818]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4819]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4819]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4819]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4827]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4828]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4829]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4829]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4829]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4837]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4838]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4839]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4839]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4839]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4847]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4848]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4849]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4849]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4849]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4857]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4858]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4859]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4859]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4859]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4867]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4868]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4869]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4869]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4869]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4877]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4878]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4879]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4879]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4879]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4887]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4888]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4889]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4889]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4889]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4897]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4898]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4899]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4899]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4899]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4907]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4908]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4909]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4909]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4909]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4917]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4918]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4919]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4919]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4919]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4927]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4928]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4929]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4929]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4929]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4937]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4938]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4939]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4939]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4939]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4947]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4948]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4949]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4949]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4949]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4957]
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
CRITICAL WARNING: [Vivado 12-4739] set_bus_skew:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4958]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-180] No cells matched 'src_gray_ff_reg*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4959]
WARNING: [Vivado 12-180] No cells matched 'dest_graysync_ff_reg[0]*'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4959]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-from [get_cells src_gray_ff_reg*]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:4959]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5025]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5026]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5026]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5032]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5033]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5033]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5039]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5040]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5040]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5046]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5047]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5047]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5053]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5054]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5054]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5060]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5061]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5061]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5067]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5068]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5068]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5074]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5075]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5075]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5081]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5082]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5082]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5088]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5089]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5089]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5095]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5096]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5096]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5102]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5103]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5103]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5109]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5110]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5110]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5116]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5117]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5117]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5123]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5124]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5124]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5130]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5131]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5131]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5137]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5138]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5138]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5144]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5145]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5145]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5151]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5152]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5152]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5158]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5159]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5159]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5165]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5166]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5166]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5172]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5173]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5173]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5179]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5180]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5180]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5186]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5187]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5187]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5193]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5194]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5194]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5200]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5201]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5201]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5207]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5208]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5208]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5214]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5215]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5215]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5221]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5228]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5229]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5229]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5235]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5236]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5242]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5243]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5243]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5249]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5250]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5250]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5256]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5257]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5257]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5263]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5264]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5264]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5270]
WARNING: [Vivado 12-180] No cells matched 'syncstages_ff_reg[0]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5271]
INFO: [Common 17-14] Message 'Vivado 12-180' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5271]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5271]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5277]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5278]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5284]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5285]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5291]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5292]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5298]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5299]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5305]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5306]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5312]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5313]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5319]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5320]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5326]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_cells {syncstages_ff_reg[0]}]'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5327]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Common 17-14] Message 'Vivado 12-4739' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5327]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5333]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5340]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5347]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5354]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5361]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5368]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5375]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5382]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5389]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5396]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5403]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5410]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5417]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5424]
CRITICAL WARNING: [Vivado 12-613] Cannot find cell 'adcs/U0/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst' in current context, where current instance = '' and current design = 'design_1' [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5431]
INFO: [Common 17-14] Message 'Vivado 12-613' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:5431]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6545]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6545]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6546]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6546]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_pins main_clock_gen/inst/mmcm_adv_inst/CLKOUT1] -filter {IS_GENERATED && MASTER_CLOCK == testADCClk}'. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6549]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc:6549]
Finished Parsing XDC File [C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/constrs_1/imports/HDL/DT5560_pins.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/clk_wiz_0/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/.Xil/Vivado-28468-PHYS-NC3124-D02/fifo_generator_0/fifo_generator_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/main_clock/main_clock.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_FS_0_AXIFIFO_0/ZynqDesign_FS_0_AXIFIFO_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_pc_0/ZynqDesign_auto_pc_0.dcp'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'adcs/dcm_ref/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'adcs/dcm_ref/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_0_0/ZynqDesign_OPTOLINK_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_OPTOLINK_1_0/ZynqDesign_OPTOLINK_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/OPTOLINK_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0/ZynqDesign_axis_data_fifo_0_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0/ZynqDesign_axis_data_fifo_1_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0/ZynqDesign_axis_data_fifo_2_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0/ZynqDesign_axis_data_fifo_3_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_1/ZynqDesign_auto_cc_1_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_cc_0/ZynqDesign_auto_cc_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst'
Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.srcs/sources_1/bd/ZynqDesign/ip/ZynqDesign_auto_us_0/ZynqDesign_auto_us_0_clocks.xdc] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_us/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/ps7_0_axi_periph/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/ADC_OUTFIFO2/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'XPM_CLK_VER'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface3/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface4/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_bitsleep_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_program_delay_1/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface1/xpm_cdc_serdes1_delay_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_program_delay_2/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_serdes1_delay_2/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'adcs/adc_interface2/xpm_cdc_bitsleep_1/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_CPS/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[31].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[0].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[9].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[10].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[11].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[12].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[13].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[14].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[15].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[16].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[17].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[18].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[1].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[19].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[20].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[21].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[22].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[23].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[24].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[25].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[26].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[27].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[28].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[2].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[29].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[30].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[3].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[4].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[5].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[6].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[7].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst' of design 'design_1' [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'U36/CPS_GENERATE[0].SYNC_WORD_TCNTR/single_array[8].xpm_cdc_single_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_async_clock_and_reset.inst_xpm_cdc_sync_rst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_15/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_14/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_13/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_12/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_11/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_4/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_3/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_2/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_1/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_5/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_6/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_7/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_8/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_9/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_10/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_16/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_20/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_21/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_0/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_17/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_18/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_19/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U9/USE_RAM.xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U7/xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_22/U7/xpm_memory_sdpram_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U9/USE_RAM.xpm_memory_sdpram_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'U0_23/U9/USE_RAM.xpm_memory_sdpram_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 90 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

133 Infos, 356 Warnings, 300 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:21 . Memory (MB): peak = 1524.039 ; gain = 1171.449
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1524.039 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1fc943f64

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1524.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 414 cells and removed 5551 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 12 load pin(s).
Phase 2 Constant propagation | Checksum: 13fbd3cfa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1524.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 386 cells and removed 1184 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a39eda82

Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1524.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1926 cells

Phase 4 BUFG optimization
INFO: [Opt 31-274] Optimized connectivity to 1 cascaded buffer cells
Phase 4 BUFG optimization | Checksum: 21f63097d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 1524.039 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 2 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 21f63097d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1524.039 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1524.039 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1bbdd177c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1524.039 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.317 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 6 BRAM(s) out of a total of 64 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 6 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 7 Total Ports: 128
Ending PowerOpt Patch Enables Task | Checksum: 189df7470

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1986.555 ; gain = 0.000
Ending Power Optimization Task | Checksum: 189df7470

Time (s): cpu = 00:00:50 ; elapsed = 00:00:30 . Memory (MB): peak = 1986.555 ; gain = 462.516
INFO: [Common 17-83] Releasing license: Implementation
157 Infos, 356 Warnings, 300 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:00 . Memory (MB): peak = 1986.555 ; gain = 462.516
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.178 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/top_PuBeTrigger5_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_PuBeTrigger5_drc_opted.rpt -pb top_PuBeTrigger5_drc_opted.pb -rpx top_PuBeTrigger5_drc_opted.rpx
Command: report_drc -file top_PuBeTrigger5_drc_opted.rpt -pb top_PuBeTrigger5_drc_opted.pb -rpx top_PuBeTrigger5_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/top_PuBeTrigger5_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_0/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_0/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_0/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_0/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_0/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_0/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_0/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_0/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_0/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_0/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_1/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_1/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_1/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_1/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_1/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_1/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_1/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_1/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_1/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_1/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1333ce22f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f56061a5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e21e423e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e21e423e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e21e423e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:38 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18d79d5be

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18d79d5be

Time (s): cpu = 00:01:54 ; elapsed = 00:01:17 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1283f3c17

Time (s): cpu = 00:02:09 ; elapsed = 00:01:27 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1e677067d

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a236b617

Time (s): cpu = 00:02:10 ; elapsed = 00:01:27 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 224cf3219

Time (s): cpu = 00:02:26 ; elapsed = 00:01:43 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b4122838

Time (s): cpu = 00:02:28 ; elapsed = 00:01:45 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b4122838

Time (s): cpu = 00:02:28 ; elapsed = 00:01:45 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b4122838

Time (s): cpu = 00:02:28 ; elapsed = 00:01:46 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 191561f9c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-33] Processed net zynq_subsystem/ZynqDesign_i/tft_display_0/U0/tft_display_v1_0_S00_AXI_inst/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net zynq_subsystem/ZynqDesign_i/IICBaseInterconnection_0/U0/p_0_in__0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 191561f9c

Time (s): cpu = 00:02:49 ; elapsed = 00:01:59 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.577. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1117936dc

Time (s): cpu = 00:02:49 ; elapsed = 00:02:00 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1117936dc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:00 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1117936dc

Time (s): cpu = 00:02:50 ; elapsed = 00:02:00 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1117936dc

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 9c516b97

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9c516b97

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 1986.555 ; gain = 0.000
Ending Placer Task | Checksum: 717ed9d7

Time (s): cpu = 00:02:51 ; elapsed = 00:02:01 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
181 Infos, 377 Warnings, 300 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:03 ; elapsed = 00:02:12 . Memory (MB): peak = 1986.555 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/top_PuBeTrigger5_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file top_PuBeTrigger5_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.310 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_PuBeTrigger5_utilization_placed.rpt -pb top_PuBeTrigger5_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.643 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_PuBeTrigger5_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1986.555 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2274e893 ConstDB: 0 ShapeSum: 4f09f144 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 49077352

Time (s): cpu = 00:01:22 ; elapsed = 00:01:07 . Memory (MB): peak = 1986.555 ; gain = 0.000
Post Restoration Checksum: NetGraph: 25c189cb NumContArr: 2345e987 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 49077352

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 49077352

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 49077352

Time (s): cpu = 00:01:24 ; elapsed = 00:01:09 . Memory (MB): peak = 1986.555 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18dcd9fe2

Time (s): cpu = 00:01:51 ; elapsed = 00:01:26 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.686  | TNS=0.000  | WHS=-0.385 | THS=-760.605|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1e3b0d784

Time (s): cpu = 00:02:05 ; elapsed = 00:01:34 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.686  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 23702af68

Time (s): cpu = 00:02:06 ; elapsed = 00:01:35 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 12df6cdf1

Time (s): cpu = 00:02:06 ; elapsed = 00:01:35 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 19a455bdf

Time (s): cpu = 00:02:26 ; elapsed = 00:01:46 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2412
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.868  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 151434424

Time (s): cpu = 00:03:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 151434424

Time (s): cpu = 00:03:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 151434424

Time (s): cpu = 00:03:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 151434424

Time (s): cpu = 00:03:19 ; elapsed = 00:02:17 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 151434424

Time (s): cpu = 00:03:19 ; elapsed = 00:02:18 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 10f96c27c

Time (s): cpu = 00:03:23 ; elapsed = 00:02:20 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.880  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 166b3ce2c

Time (s): cpu = 00:03:23 ; elapsed = 00:02:20 . Memory (MB): peak = 1986.555 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 166b3ce2c

Time (s): cpu = 00:03:24 ; elapsed = 00:02:20 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.18718 %
  Global Horizontal Routing Utilization  = 4.79079 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18511e089

Time (s): cpu = 00:03:24 ; elapsed = 00:02:21 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18511e089

Time (s): cpu = 00:03:24 ; elapsed = 00:02:21 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: f0b10f7a

Time (s): cpu = 00:03:28 ; elapsed = 00:02:25 . Memory (MB): peak = 1986.555 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.880  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: f0b10f7a

Time (s): cpu = 00:03:28 ; elapsed = 00:02:25 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:29 ; elapsed = 00:02:25 . Memory (MB): peak = 1986.555 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
198 Infos, 377 Warnings, 300 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:44 ; elapsed = 00:02:36 . Memory (MB): peak = 1986.555 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/top_PuBeTrigger5_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1986.555 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file top_PuBeTrigger5_drc_routed.rpt -pb top_PuBeTrigger5_drc_routed.pb -rpx top_PuBeTrigger5_drc_routed.rpx
Command: report_drc -file top_PuBeTrigger5_drc_routed.rpt -pb top_PuBeTrigger5_drc_routed.pb -rpx top_PuBeTrigger5_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/top_PuBeTrigger5_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:23 ; elapsed = 00:00:13 . Memory (MB): peak = 1994.953 ; gain = 8.398
INFO: [runtcl-4] Executing : report_methodology -file top_PuBeTrigger5_methodology_drc_routed.rpt -pb top_PuBeTrigger5_methodology_drc_routed.pb -rpx top_PuBeTrigger5_methodology_drc_routed.rpx
Command: report_methodology -file top_PuBeTrigger5_methodology_drc_routed.rpt -pb top_PuBeTrigger5_methodology_drc_routed.pb -rpx top_PuBeTrigger5_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/OpenHardware/UserProject/PuBeTrigger5/output/PuBeTrigger5/PuBeTrigger5.runs/impl_1/top_PuBeTrigger5_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:48 ; elapsed = 00:00:27 . Memory (MB): peak = 2090.773 ; gain = 95.820
INFO: [runtcl-4] Executing : report_power -file top_PuBeTrigger5_power_routed.rpt -pb top_PuBeTrigger5_power_summary_routed.pb -rpx top_PuBeTrigger5_power_routed.rpx
Command: report_power -file top_PuBeTrigger5_power_routed.rpt -pb top_PuBeTrigger5_power_summary_routed.pb -rpx top_PuBeTrigger5_power_routed.rpx
INFO: [Power 33-23] Power model is not available for DNA_PORT_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
211 Infos, 377 Warnings, 300 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2176.652 ; gain = 85.879
INFO: [runtcl-4] Executing : report_route_status -file top_PuBeTrigger5_route_status.rpt -pb top_PuBeTrigger5_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_PuBeTrigger5_timing_summary_routed.rpt -rpx top_PuBeTrigger5_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_PuBeTrigger5_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_PuBeTrigger5_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2189.355 ; gain = 3.004
Command: write_bitstream -force top_PuBeTrigger5.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7z030'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z030'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-61] SLICEM_5lutO5_C5: Dangling output pin O5 on site SLICE_X36Y131:C5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-62] SLICEM_5lutO5_B5: Dangling output pin O5 on site SLICE_X36Y131:B5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC PDRC-63] SLICEM_5lutO5_A5: Dangling output pin O5 on site SLICE_X36Y131:A5LUT. For this programming the O5 output pin should have a signal.
WARNING: [DRC REQP-125] connects_CLKINSEL_both_active: main_clock_gen/inst/mmcm_adv_inst: The MMCME2_ADV has an active CLKINSEL, but the CLKIN1 and CLKIN2 pins are not both active.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_0/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_0/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_0/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_0/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_0/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_0/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_0/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_0/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_0/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_0/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_0/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[10] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[6]) which is driven by a register (U0_1/U7/WP_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[7]) which is driven by a register (U0_1/U7/WP_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[8]) which is driven by a register (U0_1/U7/WP_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[13] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[9]) which is driven by a register (U0_1/U7/WP_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[4] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[0]) which is driven by a register (U0_1/U7/WP_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[1]) which is driven by a register (U0_1/U7/WP_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[2]) which is driven by a register (U0_1/U7/WP_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[3]) which is driven by a register (U0_1/U7/WP_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[8] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[4]) which is driven by a register (U0_1/U7/WP_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg has an input control pin U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9] (net: U0_1/U7/xpm_memory_sdpram_inst/xpm_memory_base_inst/addra[5]) which is driven by a register (U0_1/U7/WP_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 37 net(s) have no routable loads. The problem bus(es) and/or net(s) are zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly, zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly, zynq_subsystem/ZynqDesign_i/axis_data_fifo_2/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axis_data_fifo_1/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axis_data_fifo_3/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zynq_subsystem/ZynqDesign_i/FS_0_AXIFIFO/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 37 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 26 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 19794176 bits.
Writing bitstream ./top_PuBeTrigger5.bit...
Writing bitstream ./top_PuBeTrigger5.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
228 Infos, 404 Warnings, 300 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:48 ; elapsed = 00:01:22 . Memory (MB): peak = 2676.695 ; gain = 487.340
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 15:22:16 2022...
[Wed Apr 13 15:22:21 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:11:15 . Memory (MB): peak = 1484.008 ; gain = 0.000
# exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 13 15:22:21 2022...
