\doxysection{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a_m_u_x___channel_status___type_def}\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CSR}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ CFR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \textbf{ 413} of file \textbf{ stm32g474xx.\+h}.



\doxysubsection{Field Documentation}
\mbox{\label{struct_d_m_a_m_u_x___channel_status___type_def_ac011ddcfe531f8e16787ea851c1f3667}} 
\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CFR@{CFR}}
\index{CFR@{CFR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{CFR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CFR}

DMA Channel Clear Flag Register Address offset\+: 0x0084 ~\newline
 

Definition at line \textbf{ 416} of file \textbf{ stm32g474xx.\+h}.

\mbox{\label{struct_d_m_a_m_u_x___channel_status___type_def_a876dd0a8546697065f406b7543e27af2}} 
\index{DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}!CSR@{CSR}}
\index{CSR@{CSR}!DMAMUX\_ChannelStatus\_TypeDef@{DMAMUX\_ChannelStatus\_TypeDef}}
\doxysubsubsection{CSR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t CSR}

DMA Channel Status Register Address offset\+: 0x0080 ~\newline
 

Definition at line \textbf{ 415} of file \textbf{ stm32g474xx.\+h}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/yule/\+Documents/\+ENSEA/\+Ensea\+\_\+2022-\/2023/\+Actionneur\+\_\+et\+\_\+automatique/\+TP\+\_\+actionneur/\+TP\+\_\+actionneur/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+G4xx/\+Include/\textbf{ stm32g474xx.\+h}\end{DoxyCompactItemize}
