spram_2048x32.v,verilog,xil_defaultlib,../../../../SoC_06_21_userMap_rev01.gen/sources_1/ip/spram_2048x32/sim/spram_2048x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
