# do {pynq_wrapper_compile.do}
# Model Technology ModelSim SE-64 vmap 10.4 Lib Mapping Utility 2014.12 Dec  3 2014
# vmap -modelsim_quiet xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Copying C:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/modeltech64_10.4/win64/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# Model Technology ModelSim SE-64 vlog 10.4 Compiler 2014.12 Dec  3 2014
# Start time: 02:28:56 on Aug 16,2020
# vlog -incr -work xil_defaultlib "+incdir+../../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../../pynq.srcs/sources_1/bd/pynq/ipshared/6b56/hdl" "+incdir+C:/Xilinx/Vivado/2020.1/data/xilinx_vip/include" pynq_wrapper_func_synth.v 
# -- Compiling module Conv
# -- Compiling module Conv_AXILiteS_s_axi
# -- Compiling module Conv_ap_fadd_3_full_dsp_32
# -- Compiling module Conv_ap_fcmp_0_no_dsp_32
# -- Compiling module Conv_ap_fmul_2_max_dsp_32
# -- Compiling module Conv_fadd_32ns_32bkb
# -- Compiling module Conv_fcmp_32ns_32dEe
# -- Compiling module Conv_fmul_32ns_32cud
# -- Compiling module Conv_gmem_m_axi
# -- Compiling module Conv_gmem_m_axi_buffer
# -- Compiling module Conv_gmem_m_axi_buffer__parameterized0
# -- Compiling module Conv_gmem_m_axi_fifo
# -- Compiling module Conv_gmem_m_axi_fifo__parameterized0
# -- Compiling module Conv_gmem_m_axi_fifo__parameterized0_234
# -- Compiling module Conv_gmem_m_axi_fifo__parameterized1
# -- Compiling module Conv_gmem_m_axi_fifo__parameterized1_233
# -- Compiling module Conv_gmem_m_axi_fifo__parameterized2
# -- Compiling module Conv_gmem_m_axi_read
# -- Compiling module Conv_gmem_m_axi_reg_slice
# -- Compiling module Conv_gmem_m_axi_reg_slice_235
# -- Compiling module Conv_gmem_m_axi_reg_slice__parameterized0
# -- Compiling module Conv_gmem_m_axi_throttl
# -- Compiling module Conv_gmem_m_axi_write
# -- Compiling module Conv_mac_muladd_1ibs
# -- Compiling module Conv_mac_muladd_1ibs_DSP48_3
# -- Compiling module Conv_sdiv_19s_9nseOg
# -- Compiling module Conv_sdiv_19s_9nseOg_230
# -- Compiling module Conv_sdiv_19s_9nseOg_div
# -- Compiling module Conv_sdiv_19s_9nseOg_div_231
# -- Compiling module Conv_sdiv_19s_9nseOg_div_u
# -- Compiling module Conv_sdiv_19s_9nseOg_div_u_232
# -- Compiling module Pool
# -- Compiling module Pool_AXILiteS_s_axi
# -- Compiling module Pool_ap_fadd_3_full_dsp_32
# -- Compiling module Pool_ap_fcmp_0_no_dsp_32
# -- Compiling module Pool_ap_fdiv_14_no_dsp_32
# -- Compiling module Pool_ap_uitofp_4_no_dsp_32
# -- Compiling module Pool_fadd_32ns_32bkb
# -- Compiling module Pool_fcmp_32ns_32eOg
# -- Compiling module Pool_fdiv_32ns_32cud
# -- Compiling module Pool_gmem_m_axi
# -- Compiling module Pool_gmem_m_axi_buffer
# -- Compiling module Pool_gmem_m_axi_buffer__parameterized0
# -- Compiling module Pool_gmem_m_axi_fifo
# -- Compiling module Pool_gmem_m_axi_fifo__parameterized0
# -- Compiling module Pool_gmem_m_axi_fifo__parameterized0_84
# -- Compiling module Pool_gmem_m_axi_fifo__parameterized1
# -- Compiling module Pool_gmem_m_axi_fifo__parameterized1_83
# -- Compiling module Pool_gmem_m_axi_fifo__parameterized2
# -- Compiling module Pool_gmem_m_axi_read
# -- Compiling module Pool_gmem_m_axi_reg_slice
# -- Compiling module Pool_gmem_m_axi_reg_slice_85
# -- Compiling module Pool_gmem_m_axi_reg_slice__parameterized0
# -- Compiling module Pool_gmem_m_axi_throttl
# -- Compiling module Pool_gmem_m_axi_write
# -- Compiling module Pool_mac_muladd_1hbi
# -- Compiling module Pool_mac_muladd_1hbi_65
# -- Compiling module Pool_mac_muladd_1hbi_66
# -- Compiling module Pool_mac_muladd_1hbi_DSP48_1
# -- Compiling module Pool_mac_muladd_1hbi_DSP48_1_81
# -- Compiling module Pool_mac_muladd_1hbi_DSP48_1_82
# -- Compiling module Pool_mul_mul_16nsg8j
# -- Compiling module Pool_mul_mul_16nsg8j_DSP48_0
# -- Compiling module Pool_udiv_16ns_8nfYi
# -- Compiling module Pool_udiv_16ns_8nfYi_67
# -- Compiling module Pool_udiv_16ns_8nfYi_div
# -- Compiling module Pool_udiv_16ns_8nfYi_div_79
# -- Compiling module Pool_udiv_16ns_8nfYi_div_u
# -- Compiling module Pool_udiv_16ns_8nfYi_div_u_80
# -- Compiling module Pool_uitofp_32ns_dEe
# -- Compiling module axi_crossbar_v2_1_22_addr_arbiter_sasd
# -- Compiling module axi_crossbar_v2_1_22_axi_crossbar
# -- Compiling module axi_crossbar_v2_1_22_crossbar_sasd
# -- Compiling module axi_crossbar_v2_1_22_decerr_slave
# -- Compiling module axi_crossbar_v2_1_22_splitter
# -- Compiling module axi_crossbar_v2_1_22_splitter__parameterized0
# -- Compiling module axi_data_fifo_v2_1_20_axic_fifo
# -- Compiling module axi_data_fifo_v2_1_20_axic_fifo__parameterized0
# -- Compiling module axi_data_fifo_v2_1_20_axic_fifo__parameterized0__xdcDup__1
# -- Compiling module axi_data_fifo_v2_1_20_axic_fifo__xdcDup__1
# -- Compiling module axi_data_fifo_v2_1_20_axic_fifo__xdcDup__2
# -- Compiling module axi_data_fifo_v2_1_20_axic_fifo__xdcDup__3
# -- Compiling module axi_data_fifo_v2_1_20_fifo_gen
# -- Compiling module axi_data_fifo_v2_1_20_fifo_gen__parameterized0
# -- Compiling module axi_data_fifo_v2_1_20_fifo_gen__parameterized0__xdcDup__1
# -- Compiling module axi_data_fifo_v2_1_20_fifo_gen__xdcDup__1
# -- Compiling module axi_data_fifo_v2_1_20_fifo_gen__xdcDup__2
# -- Compiling module axi_data_fifo_v2_1_20_fifo_gen__xdcDup__3
# -- Compiling module axi_dwidth_converter_v2_1_21_a_upsizer
# -- Compiling module axi_dwidth_converter_v2_1_21_a_upsizer_28
# -- Compiling module axi_dwidth_converter_v2_1_21_a_upsizer__parameterized0
# -- Compiling module axi_dwidth_converter_v2_1_21_a_upsizer__parameterized0_26
# -- Compiling module axi_dwidth_converter_v2_1_21_axi_upsizer
# -- Compiling module axi_dwidth_converter_v2_1_21_axi_upsizer_23
# -- Compiling module axi_dwidth_converter_v2_1_21_r_upsizer
# -- Compiling module axi_dwidth_converter_v2_1_21_r_upsizer_25
# -- Compiling module axi_dwidth_converter_v2_1_21_top
# -- Compiling module axi_dwidth_converter_v2_1_21_top__1
# -- Compiling module axi_dwidth_converter_v2_1_21_w_upsizer
# -- Compiling module axi_dwidth_converter_v2_1_21_w_upsizer_27
# -- Compiling module axi_protocol_converter_v2_1_21_a_axi3_conv
# -- Compiling module axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0
# -- Compiling module axi_protocol_converter_v2_1_21_a_axi3_conv__parameterized0__xdcDup__1
# -- Compiling module axi_protocol_converter_v2_1_21_a_axi3_conv__xdcDup__1
# -- Compiling module axi_protocol_converter_v2_1_21_axi3_conv
# -- Compiling module axi_protocol_converter_v2_1_21_axi3_conv__xdcDup__1
# -- Compiling module axi_protocol_converter_v2_1_21_axi_protocol_converter
# -- Compiling module axi_protocol_converter_v2_1_21_axi_protocol_converter__parameterized0
# -- Compiling module axi_protocol_converter_v2_1_21_axi_protocol_converter__xdcDup__1
# -- Compiling module axi_protocol_converter_v2_1_21_b2s
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_ar_channel
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_aw_channel
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_b_channel
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_cmd_translator
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_cmd_translator_2
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_incr_cmd
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_incr_cmd_3
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_r_channel
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_simple_fifo
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_wrap_cmd
# -- Compiling module axi_protocol_converter_v2_1_21_b2s_wrap_cmd_4
# -- Compiling module axi_protocol_converter_v2_1_21_b_downsizer
# -- Compiling module axi_protocol_converter_v2_1_21_b_downsizer_36
# -- Compiling module axi_protocol_converter_v2_1_21_r_axi3_conv
# -- Compiling module axi_protocol_converter_v2_1_21_r_axi3_conv_35
# -- Compiling module axi_protocol_converter_v2_1_21_w_axi3_conv
# -- Compiling module axi_protocol_converter_v2_1_21_w_axi3_conv_37
# -- Compiling module axi_register_slice_v2_1_21_axi_register_slice
# -- Compiling module axi_register_slice_v2_1_21_axi_register_slice_24
# -- Compiling module axi_register_slice_v2_1_21_axi_register_slice__parameterized0
# -- Compiling module axi_register_slice_v2_1_21_axi_register_slice__parameterized0_29
# -- Compiling module axi_register_slice_v2_1_21_axi_register_slice__parameterized1
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized2
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized2_34
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized3
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized3_30
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized3_31
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized3_5
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized5
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized6
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized6_1
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized8
# -- Compiling module axi_register_slice_v2_1_21_axic_register_slice__parameterized9
# -- Compiling module cdc_sync
# -- Compiling module cdc_sync_0
# -- Compiling module generic_baseblocks_v2_1_0_command_fifo
# -- Compiling module generic_baseblocks_v2_1_0_command_fifo_32
# -- Compiling module generic_baseblocks_v2_1_0_command_fifo_33
# -- Compiling module generic_baseblocks_v2_1_0_command_fifo_6
# -- Compiling module lpf
# -- Compiling module proc_sys_reset
# -- Compiling module processing_system7_v5_5_processing_system7
# -- Compiling module pynq
# -- Compiling module pynq_Conv_0_0
# -- Compiling module pynq_Pool_0_0
# -- Compiling module pynq_auto_pc_0
# -- Compiling module pynq_auto_pc_1
# -- Compiling module pynq_auto_pc_2
# -- Compiling module pynq_auto_us_0
# -- Compiling module pynq_auto_us_1
# -- Compiling module pynq_axi_mem_intercon_0
# -- Compiling module pynq_axi_mem_intercon_1_0
# -- Compiling module pynq_processing_system7_0_0
# -- Compiling module pynq_ps7_0_axi_periph_0
# -- Compiling module pynq_rst_ps7_0_50M_0
# -- Compiling module pynq_wrapper
# -- Compiling module pynq_xbar_0
# -- Compiling module s00_couplers_imp_1XRQMC4
# -- Compiling module s00_couplers_imp_G3GUWH
# -- Compiling module s00_couplers_imp_S9RQ86
# -- Compiling module sequence_psr
# -- Compiling module upcnt_n
# -- Compiling module xpm_cdc_async_rst
# -- Compiling module xpm_cdc_async_rst__10
# -- Compiling module xpm_cdc_async_rst__6
# -- Compiling module xpm_cdc_async_rst__7
# -- Compiling module xpm_cdc_async_rst__8
# -- Compiling module xpm_cdc_async_rst__9
# -- Compiling module dmem
# -- Compiling module dmem_10
# -- Compiling module dmem_41
# -- Compiling module dmem_50
# -- Compiling module dmem__parameterized0
# -- Compiling module dmem__parameterized0_59
# -- Compiling module fifo_generator_ramfifo
# -- Compiling module fifo_generator_ramfifo__parameterized0
# -- Compiling module fifo_generator_ramfifo__parameterized0__xdcDup__1
# -- Compiling module fifo_generator_ramfifo__xdcDup__1
# -- Compiling module fifo_generator_ramfifo__xdcDup__2
# -- Compiling module fifo_generator_ramfifo__xdcDup__3
# -- Compiling module fifo_generator_top
# -- Compiling module fifo_generator_top__parameterized0
# -- Compiling module fifo_generator_top__parameterized0__xdcDup__1
# -- Compiling module fifo_generator_top__xdcDup__1
# -- Compiling module fifo_generator_top__xdcDup__2
# -- Compiling module fifo_generator_top__xdcDup__3
# -- Compiling module fifo_generator_v13_2_5
# -- Compiling module fifo_generator_v13_2_5__parameterized0
# -- Compiling module fifo_generator_v13_2_5__parameterized0__xdcDup__1
# -- Compiling module fifo_generator_v13_2_5__xdcDup__1
# -- Compiling module fifo_generator_v13_2_5__xdcDup__2
# -- Compiling module fifo_generator_v13_2_5__xdcDup__3
# -- Compiling module fifo_generator_v13_2_5_synth
# -- Compiling module fifo_generator_v13_2_5_synth__parameterized0
# -- Compiling module fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1
# -- Compiling module fifo_generator_v13_2_5_synth__xdcDup__1
# -- Compiling module fifo_generator_v13_2_5_synth__xdcDup__2
# -- Compiling module fifo_generator_v13_2_5_synth__xdcDup__3
# -- Compiling module floating_point_v7_1_10
# -- Compiling module floating_point_v7_1_10__1
# -- Compiling module floating_point_v7_1_10__parameterized1
# -- Compiling module floating_point_v7_1_10__parameterized3
# -- Compiling module floating_point_v7_1_10__parameterized3__1
# -- Compiling module floating_point_v7_1_10__parameterized6
# -- Compiling module floating_point_v7_1_10__parameterized8
# -- Compiling module memory
# -- Compiling module memory_40
# -- Compiling module memory_49
# -- Compiling module memory_9
# -- Compiling module memory__parameterized0
# -- Compiling module memory__parameterized0_58
# -- Compiling module rd_bin_cntr
# -- Compiling module rd_bin_cntr_15
# -- Compiling module rd_bin_cntr_22
# -- Compiling module rd_bin_cntr_46
# -- Compiling module rd_bin_cntr_55
# -- Compiling module rd_bin_cntr_64
# -- Compiling module rd_fwft
# -- Compiling module rd_fwft_13
# -- Compiling module rd_fwft_20
# -- Compiling module rd_fwft_44
# -- Compiling module rd_fwft_53
# -- Compiling module rd_fwft_62
# -- Compiling module rd_logic
# -- Compiling module rd_logic_16
# -- Compiling module rd_logic_38
# -- Compiling module rd_logic_47
# -- Compiling module rd_logic_56
# -- Compiling module rd_logic_7
# -- Compiling module rd_status_flags_ss
# -- Compiling module rd_status_flags_ss_14
# -- Compiling module rd_status_flags_ss_21
# -- Compiling module rd_status_flags_ss_45
# -- Compiling module rd_status_flags_ss_54
# -- Compiling module rd_status_flags_ss_63
# -- Compiling module reset_blk_ramfifo
# -- Compiling module reset_blk_ramfifo__xdcDup__1
# -- Compiling module reset_blk_ramfifo__xdcDup__2
# -- Compiling module reset_blk_ramfifo__xdcDup__3
# -- Compiling module reset_blk_ramfifo__xdcDup__4
# -- Compiling module reset_blk_ramfifo__xdcDup__5
# -- Compiling module wr_bin_cntr
# -- Compiling module wr_bin_cntr_12
# -- Compiling module wr_bin_cntr_19
# -- Compiling module wr_bin_cntr_43
# -- Compiling module wr_bin_cntr_52
# -- Compiling module wr_bin_cntr_61
# -- Compiling module wr_logic
# -- Compiling module wr_logic_17
# -- Compiling module wr_logic_39
# -- Compiling module wr_logic_48
# -- Compiling module wr_logic_57
# -- Compiling module wr_logic_8
# -- Compiling module wr_status_flags_ss
# -- Compiling module wr_status_flags_ss_11
# -- Compiling module wr_status_flags_ss_18
# -- Compiling module wr_status_flags_ss_42
# -- Compiling module wr_status_flags_ss_51
# -- Compiling module wr_status_flags_ss_60
# ** Error: pynq_wrapper_func_synth.v(188974): syntax error in protected region.
# 
# End time: 02:28:58 on Aug 16,2020, Elapsed time: 0:00:02
# Errors: 2, Warnings: 0
# ** Error: C:/modeltech64_10.4/win64/vlog failed.
# Error in macro ./pynq_wrapper_compile.do line 18
# C:/modeltech64_10.4/win64/vlog failed.
#     while executing
# "vlog  -incr -work xil_defaultlib  "+incdir+../../../../../pynq.srcs/sources_1/bd/pynq/ipshared/ec67/hdl" "+incdir+../../../../../pynq.srcs/sources_1/b..."
