cocci_test_suite() {
	u8 cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 96 */;
	u8 *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 83 */;
	u32 cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 82 */;
	int cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 80 */;
	u32 cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 35 */[4];
	struct edp_aux cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 31 */;
	void cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 242 */;
	irqreturn_t cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 225 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 217 */;
	struct edp_aux {
		void __iomem *base;
		bool msg_err;
		struct completion msg_comp;
		struct mutex msg_mutex;
		struct drm_dp_aux drm_aux;
	} cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 20 */;
	struct drm_dp_aux **cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 188 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 187 */;
	void *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 187 */;
	bool cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 116 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 115 */;
	struct edp_aux *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 113 */;
	struct drm_dp_aux_msg *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 111 */;
	struct drm_dp_aux *cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 110 */;
	ssize_t cocci_id/* drivers/gpu/drm/msm/edp/edp_aux.c 110 */;
}
