{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7],in[8],in[9],in[10],in[11],in[12],in[13],in[14],in[15],in[16],in[17],in[18],in[19],in[20],in[21],in[22],in[23],in[24],in[25],in[26],in[27],in[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7],in[8],in[9],in[10],in[11],in[12],in[13],in[14],in[15],in[16],in[17],in[18],in[19],in[20],in[21],in[22],in[23],in[24],in[25],in[26],in[27],in[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\tin[4],in[5],in[6],in[7],\n\tin[8],in[9],in[10],in[11],\n\tin[12],in[13],in[14],in[15],\n\tin[16],in[17],in[18],in[19],\n\tin[20],in[21],in[22],in[23],\n\tin[24],in[25],in[26],in[27],\n\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\tin[4],in[5],in[6],in[7],\n\t\tin[8],in[9],in[10],in[11],\n\t\tin[12],in[13],in[14],in[15],\n\t\tin[16],in[17],in[18],in[19],\n\t\tin[20],in[21],in[22],in[23],\n\t\tin[24],in[25],in[26],in[27],\n\t\tin[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "`include \"rev32.v\"\n\tassign out = rev32(in);\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7],in[8],in[9],in[10],in[11],in[12],in[13],in[14],in[15],in[16],in[17],in[18],in[19],in[20],in[21],in[22],in[23],in[24],in[25],in[26],in[27],in[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n                  in[4],in[5],in[6],in[7],\n                  in[8],in[9],in[10],in[11],\n                  in[12],in[13],in[14],in[15],\n                  in[16],in[17],in[18],in[19],\n                  in[20],in[21],in[22],in[23],\n                  in[24],in[25],in[26],in[27],\n                  in[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\nin[4],in[5],in[6],in[7],in[8],in[9],\nin[10],in[11],in[12],in[13],in[14],in[15],\nin[16],in[17],in[18],in[19],in[20],in[21],\nin[22],in[23],in[24],in[25],in[26],in[27],\nin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t            in[4],in[5],in[6],in[7],\n\t            in[8],in[9],in[10],in[11],\n\t            in[12],in[13],in[14],in[15],\n\t            in[16],in[17],in[18],in[19],\n\t            in[20],in[21],in[22],in[23],\n\t            in[24],in[25],in[26],in[27],\n\t            in[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],in[4],in[5],in[6],in[7],in[8],in[9],in[10],in[11],in[12],in[13],in[14],in[15],in[16],in[17],in[18],in[19],in[20],in[21],in[22],in[23],in[24],in[25],in[26],in[27],in[28],in[29],in[30],in[31]};\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [7:0] w2;\n\twire [7:0] w3;\n\twire [7:0] w4;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign w4 = in[7:0];\n\t\n\tassign out[31:24] = w4;\n\tassign out[23:16] = w3;\n\tassign out[15:8] = w2;\n\tassign out[7:0] = w1;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w0, w1;\n\t\n\tassign w0 = in[31:24];\n\tassign w1 = in[23:16];\n\t\n\tassign out[31:24] = w1;\n\tassign out[23:16] = w0;\n\tassign out[15:8] = in[15:8];\n\tassign out[7:0] = in[7:0];\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1, w2;\n\t\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\t\n\tassign out[31:24] = w1;\n\tassign out[23:16] = w2;\n\tassign out[15:8] = in[15:8];\n\tassign out[7:0] = in[7:0];\n\t\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0;\n\twire [7:0] byte1;\n\twire [7:0] byte2;\n\twire [7:0] byte3;\n\twire [7:0] byte4;\n\twire [7:0] byte5;\n\twire [7:0] byte6;\n\twire [7:0] byte7;\n\t\n\tassign {byte0, byte1, byte2, byte3, byte4, byte5, byte6, byte7} = in;\n\t\n\tassign out = {byte7, byte6, byte5, byte4, byte3, byte2, byte1, byte0};\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] w1;\n\twire [15:0] w2;\n\twire [23:0] w3;\n\twire [31:0] out_w;\n\n\tassign w1 = in[31:24];\n\tassign w2 = in[23:16];\n\tassign w3 = in[15:8];\n\tassign out_w = {w3, w2, w1};\n\tassign out = out_w;\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\tassign out = { byte3, byte2, byte1, byte0 };\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\tassign out = { byte3, byte2, byte1, byte0 };\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\tassign out = { byte3, byte2, byte1, byte0 };\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\t\n\tassign out = { byte3, byte2, byte1, byte0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\t\n\tassign out = { byte3, byte2, byte1, byte0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\tassign out = { byte3, byte2, byte1, byte0 };\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\tassign out = { byte3, byte2, byte1, byte0 };\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [15:0] w1;\n\twire [15:0] w2;\n\twire [15:0] w3;\n\twire [15:0] w4;\n\t\n\tassign w1 = in[15:0];\n\tassign w2 = in[31:16];\n\tassign w3 = {w2[15:8],w1[7:0]};\n\tassign w4 = {w3[15:8],w2[7:0]};\n\t\n\tassign out = w4;\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte3, byte2, byte1, byte0 } = in;\n\tassign out = { byte0, byte1, byte2, byte3 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign {byte0, byte1, byte2, byte3} = in;\n\t\n\tassign out = {byte3, byte2, byte1, byte0};\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0;\n\twire [7:0] byte1;\n\twire [7:0] byte2;\n\twire [7:0] byte3;\n\twire [7:0] byte4;\n\twire [7:0] byte5;\n\twire [7:0] byte6;\n\twire [7:0] byte7;\n\t\n\tassign {byte0, byte1, byte2, byte3, byte4, byte5, byte6, byte7} = in;\n\t\n\tassign out = {byte7, byte6, byte5, byte4, byte3, byte2, byte1, byte0};\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] bytes;\n\t\n\tassign bytes[0] = in[24];\n\tassign bytes[1] = in[25];\n\tassign bytes[2] = in[26];\n\tassign bytes[3] = in[27];\n\tassign bytes[4] = in[28];\n\tassign bytes[5] = in[29];\n\tassign bytes[6] = in[30];\n\tassign bytes[7] = in[31];\n\t\n\tassign out[0] = bytes[7];\n\tassign out[1] = bytes[6];\n\tassign out[2] = bytes[5];\n\tassign out[3] = bytes[4];\n\tassign out[4] = bytes[3];\n\tassign out[5] = bytes[2];\n\tassign out[6] = bytes[1];\n\tassign out[7] = bytes[0];\n\tassign out[8] = in[0];\n\tassign out[9] = in[1];\n\tassign out[10] = in[2];\n\tassign out[11] = in[3];\n\tassign out[12] = in[4];\n\tassign out[13] = in[5];\n\tassign out[14] = in[6];\n\tassign out[15] = in[7];\n\tassign out[16] = in[8];\n\tassign out[17] = in[9];\n\tassign out[18] = in[10];\n\tassign out[19] = in[11];\n\tassign out[20] = in[12];\n\tassign out[21] = in[13];\n\tassign out[22] = in[14];\n\tassign out[23] = in[15];\n\tassign out[24] = in[16];\n\tassign out[25] = in[17];\n\tassign out[26] = in[18];\n\tassign out[27] = in[19];\n\tassign out[28] = in[20];\n\tassign out[29] = in[21];\n\tassign out[30] = in[22];\n\tassign out[31] = in[23];\n\t\nendmodule"}
{"task_id": "vector2", "completion": "assign out = {in[0],in[1],in[2],in[3],\n\t\t\t\t\t\tin[4],in[5],in[6],in[7],\n\t\t\t\t\t\tin[8],in[9],in[10],in[11],\n\t\t\t\t\t\tin[12],in[13],in[14],in[15],\n\t\t\t\t\t\tin[16],in[17],in[18],in[19],\n\t\t\t\t\t\tin[20],in[21],in[22],in[23],\n\t\t\t\t\t\tin[24],in[25],in[26],in[27],\n\t\t\t\t\t\tin[28],in[29],in[30],in[31]};\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\tassign {byte0, byte1, byte2, byte3} = in;\n\tassign out = {byte3, byte2, byte1, byte0};\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\t\n\tassign { byte0, byte1, byte2, byte3 } = in;\n\t\n\tassign out = { byte3, byte2, byte1, byte0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte0, byte1, byte2, byte3;\n\treg [7:0] out_temp;\n\n\tassign byte0 = in[31:24];\n\tassign byte1 = in[23:16];\n\tassign byte2 = in[15:8];\n\tassign byte3 = in[7:0];\n\n\talways @(*) begin\n\t\tout_temp[0] = byte0[7];\n\t\tout_temp[1] = byte0[6];\n\t\tout_temp[2] = byte0[5];\n\t\tout_temp[3] = byte0[4];\n\t\tout_temp[4] = byte0[3];\n\t\tout_temp[5] = byte0[2];\n\t\tout_temp[6] = byte0[1];\n\t\tout_temp[7] = byte0[0];\n\t\tout_temp[8] = byte1[7];\n\t\tout_temp[9] = byte1[6];\n\t\tout_temp[10] = byte1[5];\n\t\tout_temp[11] = byte1[4];\n\t\tout_temp[12] = byte1[3];\n\t\tout_temp[13] = byte1[2];\n\t\tout_temp[14] = byte1[1];\n\t\tout_temp[15] = byte1[0];\n\t\tout_temp[16] = byte2[7];\n\t\tout_temp[17] = byte2[6];\n\t\tout_temp[18] = byte2[5];\n\t\tout_temp[19] = byte2[4];\n\t\tout_temp[20] = byte2[3];\n\t\tout_temp[21] = byte2[2];\n\t\tout_temp[22] = byte2[1];\n\t\tout_temp[23] = byte2[0];\n\t\tout_temp[24] = byte3[7];\n\t\tout_temp[25] = byte3[6];\n\t\tout_temp[26] = byte3[5];\n\t\tout_temp[27] = byte3[4];\n\t\tout_temp[28] = byte3[3];\n\t\tout_temp[29] = byte3[2];\n\t\tout_temp[30] = byte3[1];\n\t\tout_temp[31] = byte3[0];\n\tend\n\n\tassign out = out_temp;\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0, byte_1, byte_2, byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] in_byte;\n\twire [7:0] out_byte;\n\n\tassign in_byte = in[31:24];\n\tassign out_byte = in[23:16];\n\tassign out[31:24] = in_byte;\n\tassign out[23:16] = out_byte;\n\tassign out[15:8] = in[15:8];\n\tassign out[7:0] = in[7:0];\n\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
{"task_id": "vector2", "completion": "wire [7:0] byte_0;\n\twire [7:0] byte_1;\n\twire [7:0] byte_2;\n\twire [7:0] byte_3;\n\t\n\tassign { byte_0, byte_1, byte_2, byte_3 } = in;\n\t\n\tassign out = { byte_3, byte_2, byte_1, byte_0 };\n\t\nendmodule"}
