# do run_simulation.do
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/CCR.v 
# -- Compiling module CCR
# 
# Top level modules:
# 	CCR
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/InputPort.v 
# -- Compiling module InputPort
# 
# Top level modules:
# 	InputPort
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/OutputPort.v 
# -- Compiling module OutputPort
# 
# Top level modules:
# 	OutputPort
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/ProgramCounter.v 
# -- Compiling module ProgramCounter
# 
# Top level modules:
# 	ProgramCounter
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/InstructionMemory.v 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/DataMemory.v 
# -- Compiling module DataMemory
# 
# Top level modules:
# 	DataMemory
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/RegisterFile.v 
# -- Compiling module RegisterFile
# 
# Top level modules:
# 	RegisterFile
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/IF_ID_Register.v 
# -- Compiling module IF_ID_Register
# 
# Top level modules:
# 	IF_ID_Register
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/ID_EX_Register.v 
# -- Compiling module ID_EX_Register
# 
# Top level modules:
# 	ID_EX_Register
# End time: 23:59:44 on Dec 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vlog-31) Unable to unlink file "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# Permission denied. (errno = EACCES)
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:59:44 on Dec 23,2025
# vlog -work work rtl/EX_MEM_Register.v 
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-6) -- Waiting for lock by "LENOVO@DESKTOP-FRVDR9T, pid = 17368
# ". Lockfile is "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Warning: (vlog-7) Failed to open lock file "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock" in create mode.
# No such file or directory. (errno = ENOENT)
# -- Cannot create lockfile "C:/Users/LENOVO/Desktop/microprocessor_new/final_project/work/_lock".
# ** Error: Verilog Compiler exiting
# End time: 00:00:33 on Dec 24,2025, Elapsed time: 0:00:49
# Errors: 1, Warnings: 11
# ** Error: C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./run_simulation.do line 20
# C:/intelFPGA/18.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -work work rtl/EX_MEM_Register.v"
#  quit
