
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 58 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 58 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9066729 heartbeat IPC: 1.97218 cumulative IPC: 1.97218 (Simulation time: 0 hr 2 min 19 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14252825 heartbeat IPC: 1.92823 cumulative IPC: 1.94996 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 18740686 heartbeat IPC: 2.22823 cumulative IPC: 2.03466 (Simulation time: 0 hr 4 min 57 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 23883486 heartbeat IPC: 1.94447 cumulative IPC: 2.01133 (Simulation time: 0 hr 6 min 20 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 28665273 heartbeat IPC: 2.09127 cumulative IPC: 2.02683 (Simulation time: 0 hr 7 min 40 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33394235 heartbeat IPC: 2.11463 cumulative IPC: 2.04095 (Simulation time: 0 hr 9 min 2 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 37842856 heartbeat IPC: 2.24789 cumulative IPC: 2.06815 (Simulation time: 0 hr 10 min 21 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42202355 heartbeat IPC: 2.29384 cumulative IPC: 2.0939 (Simulation time: 0 hr 11 min 40 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46538278 heartbeat IPC: 2.30631 cumulative IPC: 2.11555 (Simulation time: 0 hr 12 min 58 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 50885292 heartbeat IPC: 2.30043 cumulative IPC: 2.13269 (Simulation time: 0 hr 14 min 16 sec) 
Finished CPU 0 instructions: 100000001 cycles: 46889103 cumulative IPC: 2.13269 (Simulation time: 0 hr 14 min 16 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.13269 instructions: 100000001 cycles: 46889103
cpu0_DTLB TOTAL     ACCESS:   40467956  HIT:   40460004  MISS:       7952
cpu0_DTLB LOAD      ACCESS:   32304714  HIT:   32301846  MISS:       2868
cpu0_DTLB RFO       ACCESS:    8163242  HIT:    8158158  MISS:       5084
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.0665 cycles
cpu0_ITLB TOTAL     ACCESS:     797621  HIT:     797514  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797621  HIT:     797514  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 77.7477 cycles
cpu0_L1I TOTAL     ACCESS:      64617  HIT:      64281  MISS:        336
cpu0_L1I LOAD      ACCESS:      64617  HIT:      64281  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 308.015 cycles
cpu0_STLB TOTAL     ACCESS:       8059  HIT:       7279  MISS:        780
cpu0_STLB LOAD      ACCESS:       2975  HIT:       2808  MISS:        167
cpu0_STLB RFO       ACCESS:       5084  HIT:       4471  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 183.331 cycles
cpu0_L1D TOTAL     ACCESS:   32240355  HIT:   31774617  MISS:     465738
cpu0_L1D LOAD      ACCESS:   28655534  HIT:   28498966  MISS:     156568
cpu0_L1D RFO       ACCESS:    3584052  HIT:    3275067  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        769  HIT:        584  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 366.594 cycles
cpu0_L2C TOTAL     ACCESS:     772225  HIT:     485029  MISS:     287196
cpu0_L2C LOAD      ACCESS:     156904  HIT:     142215  MISS:      14689
cpu0_L2C RFO       ACCESS:     308985  HIT:      36532  MISS:     272453
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306151  HIT:     306114  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 576.99 cycles
LLC TOTAL     ACCESS:     557399  HIT:     271129  MISS:     286270
LLC LOAD      ACCESS:      14689  HIT:      11696  MISS:       2993
LLC RFO       ACCESS:     272306  HIT:     112943  MISS:     159363
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     270387  HIT:     146481  MISS:     123906
LLC TRANSLATION ACCESS:         17  HIT:          9  MISS:          8
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 557.801 cycles
Insertion Distribution: 
	LOAD 367 0 3517 408 
	RFO 4749 0 49421 135936 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 124687 
	 0 0 15 5 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       2101  ROW_BUFFER_MISS:     160258
 DBUS AVG_CONGESTED_CYCLE:    3.99349
 WQ ROW_BUFFER_HIT:      11098  ROW_BUFFER_MISS:     144347  FULL:       1054


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.848
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

