Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Apr 24 17:26:38 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file micro_procHW_control_sets_placed.rpt
| Design       : micro_procHW
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             266 |          122 |
| No           | No                    | Yes                    |              54 |           15 |
| No           | Yes                   | No                     |              10 |            5 |
| Yes          | No                    | No                     |              32 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |                      Enable Signal                     |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                                        | Instruction[27]                        |                3 |              4 |
|  clk_IBUF_BUFG |                                                        | fetchstage/d_out1                      |                2 |              6 |
| ~clk_IBUF_BUFG | memorystage/data_mem/SEVEN_SEG                         |                                        |                7 |             16 |
| ~clk_IBUF_BUFG | memorystage/data_mem/D_OUT                             |                                        |                5 |             16 |
| ~clk_IBUF_BUFG | memorystage/data_mem/D_OUT                             | memorystage/data_mem/D_OUT[31]_i_1_n_0 |               16 |             16 |
|  clk_IBUF_BUFG |                                                        | rst_IBUF                               |               15 |             54 |
| ~clk_IBUF_BUFG | decodestage/reg_file/p_0_in__0                         |                                        |               12 |             96 |
| ~clk_IBUF_BUFG | memorystage/data_mem/mips_mem_reg_0_255_0_0_i_2_n_0    |                                        |               32 |            128 |
| ~clk_IBUF_BUFG | memorystage/data_mem/mips_mem_reg_256_511_0_0_i_1_n_0  |                                        |               32 |            128 |
| ~clk_IBUF_BUFG | memorystage/data_mem/mips_mem_reg_512_767_0_0_i_1_n_0  |                                        |               32 |            128 |
| ~clk_IBUF_BUFG | memorystage/data_mem/mips_mem_reg_768_1023_0_0_i_1_n_0 |                                        |               32 |            128 |
|  clk_IBUF_BUFG |                                                        |                                        |              122 |            270 |
+----------------+--------------------------------------------------------+----------------------------------------+------------------+----------------+


