

================================================================
== Vivado HLS Report for 'fc'
================================================================
* Date:           Wed Apr 25 15:38:48 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        fully_connected
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  761521|  761521|  761521|  761521|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  761520|  761520|      6346|          -|          -|   120|    no    |
        | + Loop 1.1  |    6336|    6336|        11|          -|          -|   576|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	14  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	3  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x float]* %output_r) nounwind, !map !13"
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([576 x float]* %input_r) nounwind, !map !19"
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([69120 x float]* %weight) nounwind, !map !25"
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([120 x float]* %bias) nounwind, !map !30"
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([3 x i8]* @fc_str) nounwind"
ST_1 : Operation 27 [1/1] (1.76ns)   --->   "br label %1" [fully_connected/solution1/fc.c:7]

 <State 2> : 1.87ns
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %5 ]"
ST_2 : Operation 29 [1/1] (1.48ns)   --->   "%exitcond1 = icmp eq i7 %i, -8" [fully_connected/solution1/fc.c:7]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120) nounwind"
ST_2 : Operation 31 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i, 1" [fully_connected/solution1/fc.c:7]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %6, label %2" [fully_connected/solution1/fc.c:7]
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = zext i7 %i to i64" [fully_connected/solution1/fc.c:9]
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %i to i18" [fully_connected/solution1/fc.c:9]
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [120 x float]* %output_r, i64 0, i64 %tmp" [fully_connected/solution1/fc.c:9]
ST_2 : Operation 36 [1/1] (1.76ns)   --->   "br label %3" [fully_connected/solution1/fc.c:10]
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "ret void" [fully_connected/solution1/fc.c:16]

 <State 3> : 7.22ns
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = phi float [ 0.000000e+00, %2 ], [ %tmp_8, %4 ]" [fully_connected/solution1/fc.c:11]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %2 ], [ %j_1, %4 ]"
ST_3 : Operation 40 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %j, -448" [fully_connected/solution1/fc.c:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576) nounwind"
ST_3 : Operation 42 [1/1] (1.95ns)   --->   "%j_1 = add i10 %j, 1" [fully_connected/solution1/fc.c:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %4" [fully_connected/solution1/fc.c:10]
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_6 = zext i10 %j to i64" [fully_connected/solution1/fc.c:11]
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %j, i7 0)" [fully_connected/solution1/fc.c:10]
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i17 %tmp_s to i18" [fully_connected/solution1/fc.c:10]
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_10 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %j, i3 0)" [fully_connected/solution1/fc.c:10]
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i13 %tmp_10 to i18" [fully_connected/solution1/fc.c:11]
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_11 = sub i18 %p_shl_cast, %p_shl1_cast" [fully_connected/solution1/fc.c:11]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 50 [1/1] (3.96ns) (root node of TernaryAdder)   --->   "%tmp_12 = add i18 %tmp_11, %tmp_cast" [fully_connected/solution1/fc.c:11]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.98> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i18 %tmp_12 to i64" [fully_connected/solution1/fc.c:11]
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%weight_addr = getelementptr [69120 x float]* %weight, i64 0, i64 %tmp_13_cast" [fully_connected/solution1/fc.c:11]
ST_3 : Operation 53 [2/2] (3.25ns)   --->   "%weight_load = load float* %weight_addr, align 4" [fully_connected/solution1/fc.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [576 x float]* %input_r, i64 0, i64 %tmp_6" [fully_connected/solution1/fc.c:11]
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [fully_connected/solution1/fc.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%bias_addr = getelementptr [120 x float]* %bias, i64 0, i64 %tmp" [fully_connected/solution1/fc.c:12]
ST_3 : Operation 57 [2/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [fully_connected/solution1/fc.c:12]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

 <State 4> : 3.25ns
ST_4 : Operation 58 [1/2] (3.25ns)   --->   "%weight_load = load float* %weight_addr, align 4" [fully_connected/solution1/fc.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [fully_connected/solution1/fc.c:11]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

 <State 5> : 5.70ns
ST_5 : Operation 60 [4/4] (5.70ns)   --->   "%tmp_7 = fmul float %weight_load, %input_load" [fully_connected/solution1/fc.c:11]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.70ns
ST_6 : Operation 61 [3/4] (5.70ns)   --->   "%tmp_7 = fmul float %weight_load, %input_load" [fully_connected/solution1/fc.c:11]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 5.70ns
ST_7 : Operation 62 [2/4] (5.70ns)   --->   "%tmp_7 = fmul float %weight_load, %input_load" [fully_connected/solution1/fc.c:11]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 8> : 5.70ns
ST_8 : Operation 63 [1/4] (5.70ns)   --->   "%tmp_7 = fmul float %weight_load, %input_load" [fully_connected/solution1/fc.c:11]   --->   Core 100 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 9> : 7.26ns
ST_9 : Operation 64 [5/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_2, %tmp_7" [fully_connected/solution1/fc.c:11]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 10> : 7.26ns
ST_10 : Operation 65 [4/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_2, %tmp_7" [fully_connected/solution1/fc.c:11]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 7.26ns
ST_11 : Operation 66 [3/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_2, %tmp_7" [fully_connected/solution1/fc.c:11]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 12> : 7.26ns
ST_12 : Operation 67 [2/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_2, %tmp_7" [fully_connected/solution1/fc.c:11]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 13> : 7.26ns
ST_13 : Operation 68 [1/5] (7.25ns)   --->   "%tmp_8 = fadd float %tmp_2, %tmp_7" [fully_connected/solution1/fc.c:11]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "br label %3" [fully_connected/solution1/fc.c:10]

 <State 14> : 3.25ns
ST_14 : Operation 70 [1/2] (3.25ns)   --->   "%bias_load = load float* %bias_addr, align 4" [fully_connected/solution1/fc.c:12]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>

 <State 15> : 7.26ns
ST_15 : Operation 71 [5/5] (7.25ns)   --->   "%a_assign = fadd float %tmp_2, %bias_load" [fully_connected/solution1/fc.c:12]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 16> : 7.26ns
ST_16 : Operation 72 [4/5] (7.25ns)   --->   "%a_assign = fadd float %tmp_2, %bias_load" [fully_connected/solution1/fc.c:12]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 17> : 7.26ns
ST_17 : Operation 73 [3/5] (7.25ns)   --->   "%a_assign = fadd float %tmp_2, %bias_load" [fully_connected/solution1/fc.c:12]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 18> : 7.26ns
ST_18 : Operation 74 [2/5] (7.25ns)   --->   "%a_assign = fadd float %tmp_2, %bias_load" [fully_connected/solution1/fc.c:12]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 19> : 7.26ns
ST_19 : Operation 75 [1/5] (7.25ns)   --->   "%a_assign = fadd float %tmp_2, %bias_load" [fully_connected/solution1/fc.c:12]   --->   Core 99 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

 <State 20> : 8.16ns
ST_20 : Operation 76 [1/1] (0.00ns)   --->   "%a_assign_to_int = bitcast float %a_assign to i32" [fully_connected/solution1/fc.c:12]
ST_20 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %a_assign_to_int, i32 23, i32 30)" [fully_connected/solution1/fc.c:12]
ST_20 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i32 %a_assign_to_int to i23" [fully_connected/solution1/fc.c:12]
ST_20 : Operation 79 [1/1] (1.55ns)   --->   "%notlhs = icmp ne i8 %tmp_1, -1" [fully_connected/solution1/fc.c:12]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 80 [1/1] (2.44ns)   --->   "%notrhs = icmp eq i23 %tmp_3, 0" [fully_connected/solution1/fc.c:12]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node a_assign_1)   --->   "%tmp_4 = or i1 %notrhs, %notlhs" [fully_connected/solution1/fc.c:12]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 82 [1/1] (6.78ns)   --->   "%tmp_5 = fcmp ogt float %a_assign, 0.000000e+00" [/home/sergiu/git/lic/hls/workspace/fully_connected/headers/activations.h:6->fully_connected/solution1/fc.c:13]   --->   Core 105 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node a_assign_1)   --->   "%tmp_9 = and i1 %tmp_4, %tmp_5" [/home/sergiu/git/lic/hls/workspace/fully_connected/headers/activations.h:6->fully_connected/solution1/fc.c:13]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 84 [1/1] (1.37ns) (out node of the LUT)   --->   "%a_assign_1 = select i1 %tmp_9, float %a_assign, float 0.000000e+00" [/home/sergiu/git/lic/hls/workspace/fully_connected/headers/activations.h:6->fully_connected/solution1/fc.c:13]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

 <State 21> : 3.25ns
ST_21 : Operation 85 [1/1] (3.25ns)   --->   "store float %a_assign_1, float* %output_addr, align 4" [fully_connected/solution1/fc.c:13]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_21 : Operation 86 [1/1] (0.00ns)   --->   "br label %1" [fully_connected/solution1/fc.c:7]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_22     (specbitsmap      ) [ 0000000000000000000000]
StgValue_23     (specbitsmap      ) [ 0000000000000000000000]
StgValue_24     (specbitsmap      ) [ 0000000000000000000000]
StgValue_25     (specbitsmap      ) [ 0000000000000000000000]
StgValue_26     (spectopmodule    ) [ 0000000000000000000000]
StgValue_27     (br               ) [ 0111111111111111111111]
i               (phi              ) [ 0010000000000000000000]
exitcond1       (icmp             ) [ 0011111111111111111111]
empty           (speclooptripcount) [ 0000000000000000000000]
i_1             (add              ) [ 0111111111111111111111]
StgValue_32     (br               ) [ 0000000000000000000000]
tmp             (zext             ) [ 0001111111111100000000]
tmp_cast        (zext             ) [ 0001111111111100000000]
output_addr     (getelementptr    ) [ 0001111111111111111111]
StgValue_36     (br               ) [ 0011111111111111111111]
StgValue_37     (ret              ) [ 0000000000000000000000]
tmp_2           (phi              ) [ 0001111111111111111100]
j               (phi              ) [ 0001000000000000000000]
exitcond        (icmp             ) [ 0011111111111111111111]
empty_4         (speclooptripcount) [ 0000000000000000000000]
j_1             (add              ) [ 0011111111111111111111]
StgValue_43     (br               ) [ 0000000000000000000000]
tmp_6           (zext             ) [ 0000000000000000000000]
tmp_s           (bitconcatenate   ) [ 0000000000000000000000]
p_shl_cast      (zext             ) [ 0000000000000000000000]
tmp_10          (bitconcatenate   ) [ 0000000000000000000000]
p_shl1_cast     (zext             ) [ 0000000000000000000000]
tmp_11          (sub              ) [ 0000000000000000000000]
tmp_12          (add              ) [ 0000000000000000000000]
tmp_13_cast     (sext             ) [ 0000000000000000000000]
weight_addr     (getelementptr    ) [ 0000100000000000000000]
input_addr      (getelementptr    ) [ 0000100000000000000000]
bias_addr       (getelementptr    ) [ 0000000000000010000000]
weight_load     (load             ) [ 0000011110000000000000]
input_load      (load             ) [ 0000011110000000000000]
tmp_7           (fmul             ) [ 0000000001111100000000]
tmp_8           (fadd             ) [ 0011111111111111111111]
StgValue_69     (br               ) [ 0011111111111111111111]
bias_load       (load             ) [ 0000000000000001111100]
a_assign        (fadd             ) [ 0000000000000000000010]
a_assign_to_int (bitcast          ) [ 0000000000000000000000]
tmp_1           (partselect       ) [ 0000000000000000000000]
tmp_3           (trunc            ) [ 0000000000000000000000]
notlhs          (icmp             ) [ 0000000000000000000000]
notrhs          (icmp             ) [ 0000000000000000000000]
tmp_4           (or               ) [ 0000000000000000000000]
tmp_5           (fcmp             ) [ 0000000000000000000000]
tmp_9           (and              ) [ 0000000000000000000000]
a_assign_1      (select           ) [ 0000000000000000000001]
StgValue_85     (store            ) [ 0000000000000000000000]
StgValue_86     (br               ) [ 0111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weight">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i10.i7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="output_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="7" slack="0"/>
<pin id="56" dir="1" index="3" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="weight_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="18" slack="0"/>
<pin id="63" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="17" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="69" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="input_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="10" slack="0"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="bias_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="1"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StgValue_85_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="9"/>
<pin id="97" dir="0" index="1" bw="32" slack="1"/>
<pin id="98" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_85/21 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="tmp_2_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="1"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_2_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="122" class="1005" name="j_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="10" slack="1"/>
<pin id="124" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="126" class="1004" name="j_phi_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="1"/>
<pin id="128" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2"/>
<pin id="135" dir="0" index="1" bw="32" slack="1"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_8/9 a_assign/15 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="0" index="1" bw="32" slack="1"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_5_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="1"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_5/20 "/>
</bind>
</comp>

<comp id="147" class="1004" name="exitcond1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="7" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="7" slack="0"/>
<pin id="166" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="exitcond_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="10" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_6_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_s_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="17" slack="0"/>
<pin id="187" dir="0" index="1" bw="10" slack="0"/>
<pin id="188" dir="0" index="2" bw="1" slack="0"/>
<pin id="189" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="p_shl_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="17" slack="0"/>
<pin id="195" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_10_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="13" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_shl1_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_11_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="17" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_12_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="18" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="1"/>
<pin id="218" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_13_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="18" slack="0"/>
<pin id="222" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_13_cast/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="a_assign_to_int_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="a_assign_to_int/20 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="0"/>
<pin id="231" dir="0" index="2" bw="6" slack="0"/>
<pin id="232" dir="0" index="3" bw="6" slack="0"/>
<pin id="233" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/20 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_3_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_3/20 "/>
</bind>
</comp>

<comp id="242" class="1004" name="notlhs_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/20 "/>
</bind>
</comp>

<comp id="248" class="1004" name="notrhs_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="23" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/20 "/>
</bind>
</comp>

<comp id="254" class="1004" name="tmp_4_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_4/20 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="1" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_9/20 "/>
</bind>
</comp>

<comp id="266" class="1004" name="a_assign_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="32" slack="1"/>
<pin id="269" dir="0" index="2" bw="32" slack="0"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_assign_1/20 "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_1_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="281" class="1005" name="tmp_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_cast_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="18" slack="1"/>
<pin id="288" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="291" class="1005" name="output_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="9"/>
<pin id="293" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_1_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="10" slack="0"/>
<pin id="301" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="304" class="1005" name="weight_addr_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="17" slack="1"/>
<pin id="306" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="309" class="1005" name="input_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="1"/>
<pin id="311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="bias_addr_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="1"/>
<pin id="316" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="319" class="1005" name="weight_load_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="324" class="1005" name="input_load_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="329" class="1005" name="tmp_7_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="334" class="1005" name="tmp_8_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="339" class="1005" name="bias_load_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="1"/>
<pin id="341" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="344" class="1005" name="a_assign_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign "/>
</bind>
</comp>

<comp id="351" class="1005" name="a_assign_1_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="1"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="24" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="24" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="70"><net_src comp="59" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="82"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="24" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="94"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="102"><net_src comp="14" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="137"><net_src comp="110" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="103" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="103" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="103" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="167"><net_src comp="103" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="126" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="126" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="126" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="190"><net_src comp="36" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="126" pin="4"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="196"><net_src comp="185" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="126" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="40" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="193" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="236"><net_src comp="44" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="237"><net_src comp="46" pin="0"/><net_sink comp="228" pin=3"/></net>

<net id="241"><net_src comp="225" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="228" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="238" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="242" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="254" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="142" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="279"><net_src comp="153" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="284"><net_src comp="159" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="289"><net_src comp="164" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="294"><net_src comp="52" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="302"><net_src comp="174" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="307"><net_src comp="59" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="312"><net_src comp="71" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="317"><net_src comp="83" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="322"><net_src comp="66" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="327"><net_src comp="78" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="332"><net_src comp="138" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="337"><net_src comp="133" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="342"><net_src comp="90" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="347"><net_src comp="133" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="350"><net_src comp="344" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="354"><net_src comp="266" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="95" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {21 }
 - Input state : 
	Port: fc : input_r | {3 4 }
	Port: fc : weight | {3 4 }
	Port: fc : bias | {3 14 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		StgValue_32 : 2
		tmp : 1
		tmp_cast : 1
		output_addr : 2
	State 3
		exitcond : 1
		j_1 : 1
		StgValue_43 : 2
		tmp_6 : 1
		tmp_s : 1
		p_shl_cast : 2
		tmp_10 : 1
		p_shl1_cast : 2
		tmp_11 : 3
		tmp_12 : 4
		tmp_13_cast : 5
		weight_addr : 6
		weight_load : 7
		input_addr : 2
		input_load : 3
		bias_load : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp_1 : 1
		tmp_3 : 1
		notlhs : 2
		notrhs : 2
		tmp_4 : 3
		tmp_9 : 3
		a_assign_1 : 3
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_133     |    2    |   205   |   390   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_138     |    3    |   143   |   321   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_5_fu_142    |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |  exitcond1_fu_147  |    0    |    0    |    11   |
|   icmp   |   exitcond_fu_168  |    0    |    0    |    13   |
|          |    notlhs_fu_242   |    0    |    0    |    11   |
|          |    notrhs_fu_248   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_153     |    0    |    0    |    15   |
|    add   |     j_1_fu_174     |    0    |    0    |    17   |
|          |    tmp_12_fu_215   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|  select  |  a_assign_1_fu_266 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_11_fu_209   |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|    or    |    tmp_4_fu_254    |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    and   |    tmp_9_fu_260    |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_159     |    0    |    0    |    0    |
|          |   tmp_cast_fu_164  |    0    |    0    |    0    |
|   zext   |    tmp_6_fu_180    |    0    |    0    |    0    |
|          |  p_shl_cast_fu_193 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_205 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_s_fu_185    |    0    |    0    |    0    |
|          |    tmp_10_fu_197   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   sext   | tmp_13_cast_fu_220 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|    tmp_1_fu_228    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |    tmp_3_fu_238    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   414   |   1119  |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| a_assign_1_reg_351|   32   |
|  a_assign_reg_344 |   32   |
| bias_addr_reg_314 |    7   |
| bias_load_reg_339 |   32   |
|    i_1_reg_276    |    7   |
|      i_reg_99     |    7   |
| input_addr_reg_309|   10   |
| input_load_reg_324|   32   |
|    j_1_reg_299    |   10   |
|     j_reg_122     |   10   |
|output_addr_reg_291|    7   |
|   tmp_2_reg_110   |   32   |
|   tmp_7_reg_329   |   32   |
|   tmp_8_reg_334   |   32   |
|  tmp_cast_reg_286 |   18   |
|    tmp_reg_281    |   64   |
|weight_addr_reg_304|   17   |
|weight_load_reg_319|   32   |
+-------------------+--------+
|       Total       |   413  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_90 |  p0  |   2  |   7  |   14   ||    9    |
|   tmp_2_reg_110  |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_133    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   196  ||  8.845  ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1119  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   413  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   827  |  1164  |
+-----------+--------+--------+--------+--------+
