
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//shuf_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401850 <.init>:
  401850:	stp	x29, x30, [sp, #-16]!
  401854:	mov	x29, sp
  401858:	bl	401d60 <ferror@plt+0x60>
  40185c:	ldp	x29, x30, [sp], #16
  401860:	ret

Disassembly of section .plt:

0000000000401870 <mbrtowc@plt-0x20>:
  401870:	stp	x16, x30, [sp, #-16]!
  401874:	adrp	x16, 419000 <ferror@plt+0x17300>
  401878:	ldr	x17, [x16, #4088]
  40187c:	add	x16, x16, #0xff8
  401880:	br	x17
  401884:	nop
  401888:	nop
  40188c:	nop

0000000000401890 <mbrtowc@plt>:
  401890:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401894:	ldr	x17, [x16]
  401898:	add	x16, x16, #0x0
  40189c:	br	x17

00000000004018a0 <memcpy@plt>:
  4018a0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018a4:	ldr	x17, [x16, #8]
  4018a8:	add	x16, x16, #0x8
  4018ac:	br	x17

00000000004018b0 <_exit@plt>:
  4018b0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018b4:	ldr	x17, [x16, #16]
  4018b8:	add	x16, x16, #0x10
  4018bc:	br	x17

00000000004018c0 <fwrite_unlocked@plt>:
  4018c0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018c4:	ldr	x17, [x16, #24]
  4018c8:	add	x16, x16, #0x18
  4018cc:	br	x17

00000000004018d0 <strtoul@plt>:
  4018d0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018d4:	ldr	x17, [x16, #32]
  4018d8:	add	x16, x16, #0x20
  4018dc:	br	x17

00000000004018e0 <strlen@plt>:
  4018e0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018e4:	ldr	x17, [x16, #40]
  4018e8:	add	x16, x16, #0x28
  4018ec:	br	x17

00000000004018f0 <exit@plt>:
  4018f0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4018f4:	ldr	x17, [x16, #48]
  4018f8:	add	x16, x16, #0x30
  4018fc:	br	x17

0000000000401900 <error@plt>:
  401900:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401904:	ldr	x17, [x16, #56]
  401908:	add	x16, x16, #0x38
  40190c:	br	x17

0000000000401910 <ferror_unlocked@plt>:
  401910:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401914:	ldr	x17, [x16, #64]
  401918:	add	x16, x16, #0x40
  40191c:	br	x17

0000000000401920 <getuid@plt>:
  401920:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401924:	ldr	x17, [x16, #72]
  401928:	add	x16, x16, #0x48
  40192c:	br	x17

0000000000401930 <__cxa_atexit@plt>:
  401930:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401934:	ldr	x17, [x16, #80]
  401938:	add	x16, x16, #0x50
  40193c:	br	x17

0000000000401940 <setvbuf@plt>:
  401940:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401944:	ldr	x17, [x16, #88]
  401948:	add	x16, x16, #0x58
  40194c:	br	x17

0000000000401950 <lseek@plt>:
  401950:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401954:	ldr	x17, [x16, #96]
  401958:	add	x16, x16, #0x60
  40195c:	br	x17

0000000000401960 <__fpending@plt>:
  401960:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401964:	ldr	x17, [x16, #104]
  401968:	add	x16, x16, #0x68
  40196c:	br	x17

0000000000401970 <stpcpy@plt>:
  401970:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401974:	ldr	x17, [x16, #112]
  401978:	add	x16, x16, #0x70
  40197c:	br	x17

0000000000401980 <fileno@plt>:
  401980:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401984:	ldr	x17, [x16, #120]
  401988:	add	x16, x16, #0x78
  40198c:	br	x17

0000000000401990 <fclose@plt>:
  401990:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401994:	ldr	x17, [x16, #128]
  401998:	add	x16, x16, #0x80
  40199c:	br	x17

00000000004019a0 <getpid@plt>:
  4019a0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019a4:	ldr	x17, [x16, #136]
  4019a8:	add	x16, x16, #0x88
  4019ac:	br	x17

00000000004019b0 <nl_langinfo@plt>:
  4019b0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019b4:	ldr	x17, [x16, #144]
  4019b8:	add	x16, x16, #0x90
  4019bc:	br	x17

00000000004019c0 <fopen@plt>:
  4019c0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019c4:	ldr	x17, [x16, #152]
  4019c8:	add	x16, x16, #0x98
  4019cc:	br	x17

00000000004019d0 <malloc@plt>:
  4019d0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019d4:	ldr	x17, [x16, #160]
  4019d8:	add	x16, x16, #0xa0
  4019dc:	br	x17

00000000004019e0 <open@plt>:
  4019e0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019e4:	ldr	x17, [x16, #168]
  4019e8:	add	x16, x16, #0xa8
  4019ec:	br	x17

00000000004019f0 <getppid@plt>:
  4019f0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  4019f4:	ldr	x17, [x16, #176]
  4019f8:	add	x16, x16, #0xb0
  4019fc:	br	x17

0000000000401a00 <strncmp@plt>:
  401a00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a04:	ldr	x17, [x16, #184]
  401a08:	add	x16, x16, #0xb8
  401a0c:	br	x17

0000000000401a10 <bindtextdomain@plt>:
  401a10:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a14:	ldr	x17, [x16, #192]
  401a18:	add	x16, x16, #0xc0
  401a1c:	br	x17

0000000000401a20 <__libc_start_main@plt>:
  401a20:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a24:	ldr	x17, [x16, #200]
  401a28:	add	x16, x16, #0xc8
  401a2c:	br	x17

0000000000401a30 <__printf_chk@plt>:
  401a30:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a34:	ldr	x17, [x16, #208]
  401a38:	add	x16, x16, #0xd0
  401a3c:	br	x17

0000000000401a40 <memset@plt>:
  401a40:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a44:	ldr	x17, [x16, #216]
  401a48:	add	x16, x16, #0xd8
  401a4c:	br	x17

0000000000401a50 <fdopen@plt>:
  401a50:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a54:	ldr	x17, [x16, #224]
  401a58:	add	x16, x16, #0xe0
  401a5c:	br	x17

0000000000401a60 <gettimeofday@plt>:
  401a60:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a64:	ldr	x17, [x16, #232]
  401a68:	add	x16, x16, #0xe8
  401a6c:	br	x17

0000000000401a70 <calloc@plt>:
  401a70:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a74:	ldr	x17, [x16, #240]
  401a78:	add	x16, x16, #0xf0
  401a7c:	br	x17

0000000000401a80 <bcmp@plt>:
  401a80:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a84:	ldr	x17, [x16, #248]
  401a88:	add	x16, x16, #0xf8
  401a8c:	br	x17

0000000000401a90 <realloc@plt>:
  401a90:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401a94:	ldr	x17, [x16, #256]
  401a98:	add	x16, x16, #0x100
  401a9c:	br	x17

0000000000401aa0 <getc_unlocked@plt>:
  401aa0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401aa4:	ldr	x17, [x16, #264]
  401aa8:	add	x16, x16, #0x108
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ab4:	ldr	x17, [x16, #272]
  401ab8:	add	x16, x16, #0x110
  401abc:	br	x17

0000000000401ac0 <strrchr@plt>:
  401ac0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ac4:	ldr	x17, [x16, #280]
  401ac8:	add	x16, x16, #0x118
  401acc:	br	x17

0000000000401ad0 <__gmon_start__@plt>:
  401ad0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ad4:	ldr	x17, [x16, #288]
  401ad8:	add	x16, x16, #0x120
  401adc:	br	x17

0000000000401ae0 <strtoumax@plt>:
  401ae0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ae4:	ldr	x17, [x16, #296]
  401ae8:	add	x16, x16, #0x128
  401aec:	br	x17

0000000000401af0 <abort@plt>:
  401af0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401af4:	ldr	x17, [x16, #304]
  401af8:	add	x16, x16, #0x130
  401afc:	br	x17

0000000000401b00 <posix_fadvise@plt>:
  401b00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b04:	ldr	x17, [x16, #312]
  401b08:	add	x16, x16, #0x138
  401b0c:	br	x17

0000000000401b10 <mbsinit@plt>:
  401b10:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b14:	ldr	x17, [x16, #320]
  401b18:	add	x16, x16, #0x140
  401b1c:	br	x17

0000000000401b20 <fread_unlocked@plt>:
  401b20:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b24:	ldr	x17, [x16, #328]
  401b28:	add	x16, x16, #0x148
  401b2c:	br	x17

0000000000401b30 <textdomain@plt>:
  401b30:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b34:	ldr	x17, [x16, #336]
  401b38:	add	x16, x16, #0x150
  401b3c:	br	x17

0000000000401b40 <getopt_long@plt>:
  401b40:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b44:	ldr	x17, [x16, #344]
  401b48:	add	x16, x16, #0x158
  401b4c:	br	x17

0000000000401b50 <__fprintf_chk@plt>:
  401b50:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b54:	ldr	x17, [x16, #352]
  401b58:	add	x16, x16, #0x160
  401b5c:	br	x17

0000000000401b60 <strcmp@plt>:
  401b60:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b64:	ldr	x17, [x16, #360]
  401b68:	add	x16, x16, #0x168
  401b6c:	br	x17

0000000000401b70 <__ctype_b_loc@plt>:
  401b70:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b74:	ldr	x17, [x16, #368]
  401b78:	add	x16, x16, #0x170
  401b7c:	br	x17

0000000000401b80 <fseeko@plt>:
  401b80:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b84:	ldr	x17, [x16, #376]
  401b88:	add	x16, x16, #0x178
  401b8c:	br	x17

0000000000401b90 <fread@plt>:
  401b90:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401b94:	ldr	x17, [x16, #384]
  401b98:	add	x16, x16, #0x180
  401b9c:	br	x17

0000000000401ba0 <free@plt>:
  401ba0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ba4:	ldr	x17, [x16, #392]
  401ba8:	add	x16, x16, #0x188
  401bac:	br	x17

0000000000401bb0 <__ctype_get_mb_cur_max@plt>:
  401bb0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bb4:	ldr	x17, [x16, #400]
  401bb8:	add	x16, x16, #0x190
  401bbc:	br	x17

0000000000401bc0 <getgid@plt>:
  401bc0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bc4:	ldr	x17, [x16, #408]
  401bc8:	add	x16, x16, #0x198
  401bcc:	br	x17

0000000000401bd0 <freopen@plt>:
  401bd0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bd4:	ldr	x17, [x16, #416]
  401bd8:	add	x16, x16, #0x1a0
  401bdc:	br	x17

0000000000401be0 <strchr@plt>:
  401be0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401be4:	ldr	x17, [x16, #424]
  401be8:	add	x16, x16, #0x1a8
  401bec:	br	x17

0000000000401bf0 <feof_unlocked@plt>:
  401bf0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401bf4:	ldr	x17, [x16, #432]
  401bf8:	add	x16, x16, #0x1b0
  401bfc:	br	x17

0000000000401c00 <fwrite@plt>:
  401c00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c04:	ldr	x17, [x16, #440]
  401c08:	add	x16, x16, #0x1b8
  401c0c:	br	x17

0000000000401c10 <fcntl@plt>:
  401c10:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c14:	ldr	x17, [x16, #448]
  401c18:	add	x16, x16, #0x1c0
  401c1c:	br	x17

0000000000401c20 <ftello@plt>:
  401c20:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c24:	ldr	x17, [x16, #456]
  401c28:	add	x16, x16, #0x1c8
  401c2c:	br	x17

0000000000401c30 <fflush@plt>:
  401c30:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c34:	ldr	x17, [x16, #464]
  401c38:	add	x16, x16, #0x1d0
  401c3c:	br	x17

0000000000401c40 <__explicit_bzero_chk@plt>:
  401c40:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c44:	ldr	x17, [x16, #472]
  401c48:	add	x16, x16, #0x1d8
  401c4c:	br	x17

0000000000401c50 <read@plt>:
  401c50:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c54:	ldr	x17, [x16, #480]
  401c58:	add	x16, x16, #0x1e0
  401c5c:	br	x17

0000000000401c60 <memchr@plt>:
  401c60:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c64:	ldr	x17, [x16, #488]
  401c68:	add	x16, x16, #0x1e8
  401c6c:	br	x17

0000000000401c70 <__fxstat@plt>:
  401c70:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c74:	ldr	x17, [x16, #496]
  401c78:	add	x16, x16, #0x1f0
  401c7c:	br	x17

0000000000401c80 <dcgettext@plt>:
  401c80:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c84:	ldr	x17, [x16, #504]
  401c88:	add	x16, x16, #0x1f8
  401c8c:	br	x17

0000000000401c90 <fputs_unlocked@plt>:
  401c90:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401c94:	ldr	x17, [x16, #512]
  401c98:	add	x16, x16, #0x200
  401c9c:	br	x17

0000000000401ca0 <__freading@plt>:
  401ca0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ca4:	ldr	x17, [x16, #520]
  401ca8:	add	x16, x16, #0x208
  401cac:	br	x17

0000000000401cb0 <dup2@plt>:
  401cb0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cb4:	ldr	x17, [x16, #528]
  401cb8:	add	x16, x16, #0x210
  401cbc:	br	x17

0000000000401cc0 <iswprint@plt>:
  401cc0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cc4:	ldr	x17, [x16, #536]
  401cc8:	add	x16, x16, #0x218
  401ccc:	br	x17

0000000000401cd0 <__assert_fail@plt>:
  401cd0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cd4:	ldr	x17, [x16, #544]
  401cd8:	add	x16, x16, #0x220
  401cdc:	br	x17

0000000000401ce0 <__errno_location@plt>:
  401ce0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401ce4:	ldr	x17, [x16, #552]
  401ce8:	add	x16, x16, #0x228
  401cec:	br	x17

0000000000401cf0 <setlocale@plt>:
  401cf0:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401cf4:	ldr	x17, [x16, #560]
  401cf8:	add	x16, x16, #0x230
  401cfc:	br	x17

0000000000401d00 <ferror@plt>:
  401d00:	adrp	x16, 41a000 <ferror@plt+0x18300>
  401d04:	ldr	x17, [x16, #568]
  401d08:	add	x16, x16, #0x238
  401d0c:	br	x17

Disassembly of section .text:

0000000000401d10 <.text>:
  401d10:	mov	x29, #0x0                   	// #0
  401d14:	mov	x30, #0x0                   	// #0
  401d18:	mov	x5, x0
  401d1c:	ldr	x1, [sp]
  401d20:	add	x2, sp, #0x8
  401d24:	mov	x6, sp
  401d28:	movz	x0, #0x0, lsl #48
  401d2c:	movk	x0, #0x0, lsl #32
  401d30:	movk	x0, #0x40, lsl #16
  401d34:	movk	x0, #0x210c
  401d38:	movz	x3, #0x0, lsl #48
  401d3c:	movk	x3, #0x0, lsl #32
  401d40:	movk	x3, #0x40, lsl #16
  401d44:	movk	x3, #0x86d8
  401d48:	movz	x4, #0x0, lsl #48
  401d4c:	movk	x4, #0x0, lsl #32
  401d50:	movk	x4, #0x40, lsl #16
  401d54:	movk	x4, #0x8758
  401d58:	bl	401a20 <__libc_start_main@plt>
  401d5c:	bl	401af0 <abort@plt>
  401d60:	adrp	x0, 419000 <ferror@plt+0x17300>
  401d64:	ldr	x0, [x0, #4064]
  401d68:	cbz	x0, 401d70 <ferror@plt+0x70>
  401d6c:	b	401ad0 <__gmon_start__@plt>
  401d70:	ret
  401d74:	nop
  401d78:	adrp	x0, 41a000 <ferror@plt+0x18300>
  401d7c:	add	x0, x0, #0x2b8
  401d80:	adrp	x1, 41a000 <ferror@plt+0x18300>
  401d84:	add	x1, x1, #0x2b8
  401d88:	cmp	x1, x0
  401d8c:	b.eq	401da4 <ferror@plt+0xa4>  // b.none
  401d90:	adrp	x1, 408000 <ferror@plt+0x6300>
  401d94:	ldr	x1, [x1, #1944]
  401d98:	cbz	x1, 401da4 <ferror@plt+0xa4>
  401d9c:	mov	x16, x1
  401da0:	br	x16
  401da4:	ret
  401da8:	adrp	x0, 41a000 <ferror@plt+0x18300>
  401dac:	add	x0, x0, #0x2b8
  401db0:	adrp	x1, 41a000 <ferror@plt+0x18300>
  401db4:	add	x1, x1, #0x2b8
  401db8:	sub	x1, x1, x0
  401dbc:	lsr	x2, x1, #63
  401dc0:	add	x1, x2, x1, asr #3
  401dc4:	cmp	xzr, x1, asr #1
  401dc8:	asr	x1, x1, #1
  401dcc:	b.eq	401de4 <ferror@plt+0xe4>  // b.none
  401dd0:	adrp	x2, 408000 <ferror@plt+0x6300>
  401dd4:	ldr	x2, [x2, #1952]
  401dd8:	cbz	x2, 401de4 <ferror@plt+0xe4>
  401ddc:	mov	x16, x2
  401de0:	br	x16
  401de4:	ret
  401de8:	stp	x29, x30, [sp, #-32]!
  401dec:	mov	x29, sp
  401df0:	str	x19, [sp, #16]
  401df4:	adrp	x19, 41a000 <ferror@plt+0x18300>
  401df8:	ldrb	w0, [x19, #752]
  401dfc:	cbnz	w0, 401e0c <ferror@plt+0x10c>
  401e00:	bl	401d78 <ferror@plt+0x78>
  401e04:	mov	w0, #0x1                   	// #1
  401e08:	strb	w0, [x19, #752]
  401e0c:	ldr	x19, [sp, #16]
  401e10:	ldp	x29, x30, [sp], #32
  401e14:	ret
  401e18:	b	401da8 <ferror@plt+0xa8>
  401e1c:	stp	x29, x30, [sp, #-32]!
  401e20:	stp	x20, x19, [sp, #16]
  401e24:	mov	w19, w0
  401e28:	mov	x29, sp
  401e2c:	cbnz	w0, 401f04 <ferror@plt+0x204>
  401e30:	adrp	x1, 408000 <ferror@plt+0x6300>
  401e34:	add	x1, x1, #0x9af
  401e38:	mov	w2, #0x5                   	// #5
  401e3c:	mov	x0, xzr
  401e40:	bl	401c80 <dcgettext@plt>
  401e44:	adrp	x8, 41a000 <ferror@plt+0x18300>
  401e48:	ldr	x2, [x8, #776]
  401e4c:	mov	x1, x0
  401e50:	mov	w0, #0x1                   	// #1
  401e54:	mov	x3, x2
  401e58:	mov	x4, x2
  401e5c:	bl	401a30 <__printf_chk@plt>
  401e60:	adrp	x1, 408000 <ferror@plt+0x6300>
  401e64:	add	x1, x1, #0xa0e
  401e68:	mov	w2, #0x5                   	// #5
  401e6c:	mov	x0, xzr
  401e70:	bl	401c80 <dcgettext@plt>
  401e74:	adrp	x20, 41a000 <ferror@plt+0x18300>
  401e78:	ldr	x1, [x20, #728]
  401e7c:	bl	401c90 <fputs_unlocked@plt>
  401e80:	bl	401f40 <ferror@plt+0x240>
  401e84:	bl	401f70 <ferror@plt+0x270>
  401e88:	adrp	x1, 408000 <ferror@plt+0x6300>
  401e8c:	add	x1, x1, #0xa51
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	mov	x0, xzr
  401e98:	bl	401c80 <dcgettext@plt>
  401e9c:	ldr	x1, [x20, #728]
  401ea0:	bl	401c90 <fputs_unlocked@plt>
  401ea4:	adrp	x1, 408000 <ferror@plt+0x6300>
  401ea8:	add	x1, x1, #0xbce
  401eac:	mov	w2, #0x5                   	// #5
  401eb0:	mov	x0, xzr
  401eb4:	bl	401c80 <dcgettext@plt>
  401eb8:	ldr	x1, [x20, #728]
  401ebc:	bl	401c90 <fputs_unlocked@plt>
  401ec0:	adrp	x1, 408000 <ferror@plt+0x6300>
  401ec4:	add	x1, x1, #0xc0e
  401ec8:	mov	w2, #0x5                   	// #5
  401ecc:	mov	x0, xzr
  401ed0:	bl	401c80 <dcgettext@plt>
  401ed4:	ldr	x1, [x20, #728]
  401ed8:	bl	401c90 <fputs_unlocked@plt>
  401edc:	adrp	x1, 408000 <ferror@plt+0x6300>
  401ee0:	add	x1, x1, #0xc3b
  401ee4:	mov	w2, #0x5                   	// #5
  401ee8:	mov	x0, xzr
  401eec:	bl	401c80 <dcgettext@plt>
  401ef0:	ldr	x1, [x20, #728]
  401ef4:	bl	401c90 <fputs_unlocked@plt>
  401ef8:	bl	401fa0 <ferror@plt+0x2a0>
  401efc:	mov	w0, w19
  401f00:	bl	4018f0 <exit@plt>
  401f04:	adrp	x8, 41a000 <ferror@plt+0x18300>
  401f08:	ldr	x20, [x8, #704]
  401f0c:	adrp	x1, 408000 <ferror@plt+0x6300>
  401f10:	add	x1, x1, #0x988
  401f14:	mov	w2, #0x5                   	// #5
  401f18:	mov	x0, xzr
  401f1c:	bl	401c80 <dcgettext@plt>
  401f20:	adrp	x8, 41a000 <ferror@plt+0x18300>
  401f24:	ldr	x3, [x8, #776]
  401f28:	mov	x2, x0
  401f2c:	mov	w1, #0x1                   	// #1
  401f30:	mov	x0, x20
  401f34:	bl	401b50 <__fprintf_chk@plt>
  401f38:	mov	w0, w19
  401f3c:	bl	4018f0 <exit@plt>
  401f40:	stp	x29, x30, [sp, #-16]!
  401f44:	adrp	x1, 408000 <ferror@plt+0x6300>
  401f48:	add	x1, x1, #0xd91
  401f4c:	mov	w2, #0x5                   	// #5
  401f50:	mov	x0, xzr
  401f54:	mov	x29, sp
  401f58:	bl	401c80 <dcgettext@plt>
  401f5c:	adrp	x8, 41a000 <ferror@plt+0x18300>
  401f60:	ldr	x1, [x8, #728]
  401f64:	bl	401c90 <fputs_unlocked@plt>
  401f68:	ldp	x29, x30, [sp], #16
  401f6c:	ret
  401f70:	stp	x29, x30, [sp, #-16]!
  401f74:	adrp	x1, 408000 <ferror@plt+0x6300>
  401f78:	add	x1, x1, #0xdc9
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	mov	x0, xzr
  401f84:	mov	x29, sp
  401f88:	bl	401c80 <dcgettext@plt>
  401f8c:	adrp	x8, 41a000 <ferror@plt+0x18300>
  401f90:	ldr	x1, [x8, #728]
  401f94:	bl	401c90 <fputs_unlocked@plt>
  401f98:	ldp	x29, x30, [sp], #16
  401f9c:	ret
  401fa0:	sub	sp, sp, #0xa0
  401fa4:	adrp	x8, 408000 <ferror@plt+0x6300>
  401fa8:	add	x8, x8, #0x918
  401fac:	ldp	q0, q4, [x8]
  401fb0:	ldp	q1, q2, [x8, #48]
  401fb4:	stp	x20, x19, [sp, #144]
  401fb8:	adrp	x19, 408000 <ferror@plt+0x6300>
  401fbc:	str	q0, [sp]
  401fc0:	ldr	q0, [x8, #32]
  401fc4:	str	q1, [sp, #48]
  401fc8:	ldp	q3, q1, [x8, #80]
  401fcc:	ldr	x1, [sp]
  401fd0:	str	x21, [sp, #128]
  401fd4:	add	x19, x19, #0xc71
  401fd8:	mov	x21, sp
  401fdc:	stp	x29, x30, [sp, #112]
  401fe0:	add	x29, sp, #0x70
  401fe4:	stp	q2, q3, [sp, #64]
  401fe8:	str	q1, [sp, #96]
  401fec:	stp	q4, q0, [sp, #16]
  401ff0:	cbz	x1, 402010 <ferror@plt+0x310>
  401ff4:	adrp	x20, 408000 <ferror@plt+0x6300>
  401ff8:	add	x20, x20, #0xc71
  401ffc:	mov	x0, x20
  402000:	bl	401b60 <strcmp@plt>
  402004:	cbz	w0, 402010 <ferror@plt+0x310>
  402008:	ldr	x1, [x21, #16]!
  40200c:	cbnz	x1, 401ffc <ferror@plt+0x2fc>
  402010:	ldr	x8, [x21, #8]
  402014:	adrp	x1, 408000 <ferror@plt+0x6300>
  402018:	add	x1, x1, #0xe73
  40201c:	mov	w2, #0x5                   	// #5
  402020:	cmp	x8, #0x0
  402024:	mov	x0, xzr
  402028:	csel	x20, x19, x8, eq  // eq = none
  40202c:	bl	401c80 <dcgettext@plt>
  402030:	adrp	x2, 408000 <ferror@plt+0x6300>
  402034:	adrp	x3, 408000 <ferror@plt+0x6300>
  402038:	mov	x1, x0
  40203c:	add	x2, x2, #0xd24
  402040:	add	x3, x3, #0xe8a
  402044:	mov	w0, #0x1                   	// #1
  402048:	bl	401a30 <__printf_chk@plt>
  40204c:	mov	w0, #0x5                   	// #5
  402050:	mov	x1, xzr
  402054:	bl	401cf0 <setlocale@plt>
  402058:	cbz	x0, 402090 <ferror@plt+0x390>
  40205c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402060:	add	x1, x1, #0xeb2
  402064:	mov	w2, #0x3                   	// #3
  402068:	bl	401a00 <strncmp@plt>
  40206c:	cbz	w0, 402090 <ferror@plt+0x390>
  402070:	adrp	x1, 408000 <ferror@plt+0x6300>
  402074:	add	x1, x1, #0xeb6
  402078:	mov	w2, #0x5                   	// #5
  40207c:	mov	x0, xzr
  402080:	bl	401c80 <dcgettext@plt>
  402084:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402088:	ldr	x1, [x8, #728]
  40208c:	bl	401c90 <fputs_unlocked@plt>
  402090:	adrp	x1, 408000 <ferror@plt+0x6300>
  402094:	add	x1, x1, #0xefd
  402098:	mov	w2, #0x5                   	// #5
  40209c:	mov	x0, xzr
  4020a0:	bl	401c80 <dcgettext@plt>
  4020a4:	adrp	x2, 408000 <ferror@plt+0x6300>
  4020a8:	mov	x1, x0
  4020ac:	add	x2, x2, #0xe8a
  4020b0:	mov	w0, #0x1                   	// #1
  4020b4:	mov	x3, x19
  4020b8:	bl	401a30 <__printf_chk@plt>
  4020bc:	adrp	x1, 408000 <ferror@plt+0x6300>
  4020c0:	add	x1, x1, #0xf18
  4020c4:	mov	w2, #0x5                   	// #5
  4020c8:	mov	x0, xzr
  4020cc:	bl	401c80 <dcgettext@plt>
  4020d0:	adrp	x8, 409000 <ferror@plt+0x7300>
  4020d4:	adrp	x9, 408000 <ferror@plt+0x6300>
  4020d8:	add	x8, x8, #0x294
  4020dc:	add	x9, x9, #0xe30
  4020e0:	cmp	x20, x19
  4020e4:	mov	x1, x0
  4020e8:	csel	x3, x9, x8, eq  // eq = none
  4020ec:	mov	w0, #0x1                   	// #1
  4020f0:	mov	x2, x20
  4020f4:	bl	401a30 <__printf_chk@plt>
  4020f8:	ldp	x20, x19, [sp, #144]
  4020fc:	ldr	x21, [sp, #128]
  402100:	ldp	x29, x30, [sp, #112]
  402104:	add	sp, sp, #0xa0
  402108:	ret
  40210c:	sub	sp, sp, #0xa0
  402110:	stp	x29, x30, [sp, #64]
  402114:	add	x29, sp, #0x40
  402118:	stp	x28, x27, [sp, #80]
  40211c:	stp	x26, x25, [sp, #96]
  402120:	stp	x24, x23, [sp, #112]
  402124:	stp	x22, x21, [sp, #128]
  402128:	stp	x20, x19, [sp, #144]
  40212c:	stp	xzr, xzr, [x29, #-16]
  402130:	ldr	x8, [x1]
  402134:	mov	w25, w0
  402138:	mov	x24, x1
  40213c:	mov	x0, x8
  402140:	bl	403324 <ferror@plt+0x1624>
  402144:	adrp	x27, 409000 <ferror@plt+0x7300>
  402148:	add	x27, x27, #0x294
  40214c:	mov	w0, #0x6                   	// #6
  402150:	mov	x1, x27
  402154:	bl	401cf0 <setlocale@plt>
  402158:	adrp	x19, 408000 <ferror@plt+0x6300>
  40215c:	add	x19, x19, #0xd28
  402160:	adrp	x1, 408000 <ferror@plt+0x6300>
  402164:	add	x1, x1, #0xc76
  402168:	mov	x0, x19
  40216c:	bl	401a10 <bindtextdomain@plt>
  402170:	mov	x0, x19
  402174:	bl	401b30 <textdomain@plt>
  402178:	adrp	x0, 402000 <ferror@plt+0x300>
  40217c:	add	x0, x0, #0xf34
  402180:	bl	408760 <ferror@plt+0x6a60>
  402184:	mov	w8, #0xa                   	// #10
  402188:	str	w8, [sp, #32]
  40218c:	mov	x8, #0xffffffffffffffff    	// #-1
  402190:	mov	x19, xzr
  402194:	mov	x23, xzr
  402198:	stur	wzr, [x29, #-28]
  40219c:	mov	x22, xzr
  4021a0:	mov	w21, wzr
  4021a4:	mov	w20, wzr
  4021a8:	mov	x26, #0xffffffffffffffff    	// #-1
  4021ac:	adrp	x28, 41a000 <ferror@plt+0x18300>
  4021b0:	str	x8, [sp, #24]
  4021b4:	mov	w8, w20
  4021b8:	adrp	x2, 408000 <ferror@plt+0x6300>
  4021bc:	adrp	x3, 408000 <ferror@plt+0x6300>
  4021c0:	mov	w0, w25
  4021c4:	mov	x1, x24
  4021c8:	add	x2, x2, #0xc88
  4021cc:	add	x3, x3, #0x7d8
  4021d0:	mov	x4, xzr
  4021d4:	mov	w20, w8
  4021d8:	bl	401b40 <getopt_long@plt>
  4021dc:	cmp	w0, #0x64
  4021e0:	b.le	4023cc <ferror@plt+0x6cc>
  4021e4:	sub	w8, w0, #0x65
  4021e8:	cmp	w8, #0x15
  4021ec:	b.hi	4022f8 <ferror@plt+0x5f8>  // b.pmore
  4021f0:	adrp	x11, 408000 <ferror@plt+0x6300>
  4021f4:	add	x11, x11, #0x7a8
  4021f8:	adr	x9, 4021b8 <ferror@plt+0x4b8>
  4021fc:	ldrh	w10, [x11, x8, lsl #1]
  402200:	add	x9, x9, x10, lsl #2
  402204:	mov	w8, #0x1                   	// #1
  402208:	br	x9
  40220c:	stp	x25, x24, [sp, #8]
  402210:	mov	x24, x26
  402214:	ldr	x26, [x28, #712]
  402218:	mov	w1, #0x2d                  	// #45
  40221c:	mov	x25, x23
  402220:	mov	x23, x19
  402224:	mov	x0, x26
  402228:	bl	401be0 <strchr@plt>
  40222c:	cmp	x0, #0x0
  402230:	cset	w19, eq  // eq = none
  402234:	tbnz	w21, #0, 402730 <ferror@plt+0xa30>
  402238:	adrp	x1, 408000 <ferror@plt+0x6300>
  40223c:	mov	x22, x0
  402240:	add	x1, x1, #0xcb0
  402244:	cbz	x0, 40231c <ferror@plt+0x61c>
  402248:	strb	wzr, [x22]
  40224c:	ldr	x21, [x28, #712]
  402250:	mov	w2, #0x5                   	// #5
  402254:	mov	x0, xzr
  402258:	bl	401c80 <dcgettext@plt>
  40225c:	mov	x4, x0
  402260:	mov	x2, #0xffffffffffffffff    	// #-1
  402264:	mov	x0, x21
  402268:	mov	x1, xzr
  40226c:	mov	x3, x27
  402270:	mov	w5, wzr
  402274:	bl	4067b8 <ferror@plt+0x4ab8>
  402278:	mov	w8, #0x2d                  	// #45
  40227c:	strb	w8, [x22], #1
  402280:	adrp	x1, 408000 <ferror@plt+0x6300>
  402284:	mov	x21, x0
  402288:	add	x1, x1, #0xcb0
  40228c:	mov	x26, x22
  402290:	b	402320 <ferror@plt+0x620>
  402294:	mov	w8, #0x1                   	// #1
  402298:	stur	w8, [x29, #-28]
  40229c:	b	4021b4 <ferror@plt+0x4b4>
  4022a0:	cbz	x19, 4022b4 <ferror@plt+0x5b4>
  4022a4:	ldr	x1, [x28, #712]
  4022a8:	mov	x0, x19
  4022ac:	bl	401b60 <strcmp@plt>
  4022b0:	cbnz	w0, 40273c <ferror@plt+0xa3c>
  4022b4:	ldr	x19, [x28, #712]
  4022b8:	b	4021b4 <ferror@plt+0x4b4>
  4022bc:	ldr	x0, [x28, #712]
  4022c0:	sub	x3, x29, #0x18
  4022c4:	mov	w2, #0xa                   	// #10
  4022c8:	mov	x1, xzr
  4022cc:	mov	x4, xzr
  4022d0:	bl	4067e4 <ferror@plt+0x4ae4>
  4022d4:	cmp	w0, #0x1
  4022d8:	b.eq	4021b4 <ferror@plt+0x4b4>  // b.none
  4022dc:	cbnz	w0, 402748 <ferror@plt+0xa48>
  4022e0:	ldur	x8, [x29, #-24]
  4022e4:	cmp	x26, x8
  4022e8:	csel	x26, x26, x8, cc  // cc = lo, ul, last
  4022ec:	b	4021b4 <ferror@plt+0x4b4>
  4022f0:	str	wzr, [sp, #32]
  4022f4:	b	4021b4 <ferror@plt+0x4b4>
  4022f8:	cmp	w0, #0x100
  4022fc:	b.ne	402728 <ferror@plt+0xa28>  // b.any
  402300:	cbz	x23, 402314 <ferror@plt+0x614>
  402304:	ldr	x1, [x28, #712]
  402308:	mov	x0, x23
  40230c:	bl	401b60 <strcmp@plt>
  402310:	cbnz	w0, 402780 <ferror@plt+0xa80>
  402314:	ldr	x23, [x28, #712]
  402318:	b	4021b4 <ferror@plt+0x4b4>
  40231c:	ldr	x21, [sp, #24]
  402320:	mov	w2, #0x5                   	// #5
  402324:	mov	x0, xzr
  402328:	bl	401c80 <dcgettext@plt>
  40232c:	mov	x4, x0
  402330:	mov	x2, #0xffffffffffffffff    	// #-1
  402334:	mov	x0, x26
  402338:	mov	x1, xzr
  40233c:	mov	x3, x27
  402340:	mov	w5, wzr
  402344:	bl	4067b8 <ferror@plt+0x4ab8>
  402348:	subs	x8, x0, x21
  40234c:	cset	w9, cc  // cc = lo, ul, last
  402350:	cmn	x8, #0x1
  402354:	cset	w8, eq  // eq = none
  402358:	eor	w8, w9, w8
  40235c:	orr	w8, w8, w19
  402360:	mov	x19, x23
  402364:	mov	x23, x25
  402368:	mov	x26, x24
  40236c:	ldp	x25, x24, [sp, #8]
  402370:	mov	x22, x0
  402374:	str	x21, [sp, #24]
  402378:	cmp	w8, #0x1
  40237c:	mov	w21, #0x1                   	// #1
  402380:	b.ne	4021b4 <ferror@plt+0x4b4>  // b.any
  402384:	bl	401ce0 <__errno_location@plt>
  402388:	ldr	w19, [x0]
  40238c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402390:	add	x1, x1, #0xcb0
  402394:	mov	w2, #0x5                   	// #5
  402398:	mov	x0, xzr
  40239c:	bl	401c80 <dcgettext@plt>
  4023a0:	ldr	x8, [x28, #712]
  4023a4:	mov	x20, x0
  4023a8:	mov	x0, x8
  4023ac:	bl	4048bc <ferror@plt+0x2bbc>
  4023b0:	adrp	x2, 408000 <ferror@plt+0x6300>
  4023b4:	mov	x4, x0
  4023b8:	add	x2, x2, #0xcc4
  4023bc:	mov	w0, #0x1                   	// #1
  4023c0:	mov	w1, w19
  4023c4:	mov	x3, x20
  4023c8:	bl	401900 <error@plt>
  4023cc:	cmn	w0, #0x1
  4023d0:	b.ne	4026d8 <ferror@plt+0x9d8>  // b.any
  4023d4:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4023d8:	ldrsw	x9, [x8, #720]
  4023dc:	mov	x27, x23
  4023e0:	mov	x23, x19
  4023e4:	eor	w19, w21, #0x1
  4023e8:	eor	w8, w20, #0x1
  4023ec:	tbnz	w19, #0, 4023f4 <ferror@plt+0x6f4>
  4023f0:	tbz	w8, #0, 4027a4 <ferror@plt+0xaa4>
  4023f4:	sxtw	x10, w25
  4023f8:	sub	x25, x10, x9
  4023fc:	add	x24, x24, x9, lsl #3
  402400:	tbz	w21, #0, 402424 <ferror@plt+0x724>
  402404:	cmp	w25, #0x0
  402408:	b.gt	402434 <ferror@plt+0x734>
  40240c:	tbz	w20, #0, 402478 <ferror@plt+0x778>
  402410:	ldr	w2, [sp, #32]
  402414:	mov	x0, x24
  402418:	mov	w1, w25
  40241c:	bl	402860 <ferror@plt+0xb60>
  402420:	b	40252c <ferror@plt+0x82c>
  402424:	cmp	w25, #0x2
  402428:	cset	w9, lt  // lt = tstop
  40242c:	orn	w8, w9, w8
  402430:	tbnz	w8, #0, 40240c <ferror@plt+0x70c>
  402434:	adrp	x1, 408000 <ferror@plt+0x6300>
  402438:	add	x1, x1, #0xd5f
  40243c:	mov	w2, #0x5                   	// #5
  402440:	mov	x0, xzr
  402444:	bl	401c80 <dcgettext@plt>
  402448:	and	x8, x19, #0x1
  40244c:	ldr	x8, [x24, x8, lsl #3]
  402450:	mov	x19, x0
  402454:	mov	x0, x8
  402458:	bl	4048bc <ferror@plt+0x2bbc>
  40245c:	mov	x3, x0
  402460:	mov	w0, wzr
  402464:	mov	w1, wzr
  402468:	mov	x2, x19
  40246c:	bl	401900 <error@plt>
  402470:	mov	w0, #0x1                   	// #1
  402474:	bl	401e1c <ferror@plt+0x11c>
  402478:	tbz	w21, #0, 402494 <ferror@plt+0x794>
  40247c:	ldr	x8, [sp, #24]
  402480:	mov	w28, wzr
  402484:	mov	x24, xzr
  402488:	sub	x8, x22, x8
  40248c:	add	x25, x8, #0x1
  402490:	b	402530 <ferror@plt+0x830>
  402494:	cmp	w25, #0x1
  402498:	adrp	x19, 41a000 <ferror@plt+0x18300>
  40249c:	b.ne	4024d4 <ferror@plt+0x7d4>  // b.any
  4024a0:	ldr	x25, [x24]
  4024a4:	adrp	x1, 409000 <ferror@plt+0x7300>
  4024a8:	add	x1, x1, #0x5
  4024ac:	mov	x0, x25
  4024b0:	bl	401b60 <strcmp@plt>
  4024b4:	cbz	x26, 4024d4 <ferror@plt+0x7d4>
  4024b8:	cbz	w0, 4024d4 <ferror@plt+0x7d4>
  4024bc:	ldr	x2, [x19, #736]
  4024c0:	adrp	x1, 409000 <ferror@plt+0x7300>
  4024c4:	add	x1, x1, #0x199
  4024c8:	mov	x0, x25
  4024cc:	bl	403050 <ferror@plt+0x1350>
  4024d0:	cbz	x0, 402850 <ferror@plt+0xb50>
  4024d4:	ldr	x0, [x19, #736]
  4024d8:	mov	w1, #0x2                   	// #2
  4024dc:	bl	40301c <ferror@plt+0x131c>
  4024e0:	cmn	x26, #0x1
  4024e4:	b.eq	402514 <ferror@plt+0x814>  // b.none
  4024e8:	ldur	w8, [x29, #-28]
  4024ec:	eor	w8, w8, #0x1
  4024f0:	tbz	w8, #0, 402514 <ferror@plt+0x814>
  4024f4:	cbz	x26, 402504 <ferror@plt+0x804>
  4024f8:	bl	402914 <ferror@plt+0xc14>
  4024fc:	cmp	x0, #0x800, lsl #12
  402500:	b.le	402514 <ferror@plt+0x814>
  402504:	mov	x24, xzr
  402508:	mov	x25, #0xffffffffffffffff    	// #-1
  40250c:	mov	w28, #0x1                   	// #1
  402510:	b	402530 <ferror@plt+0x830>
  402514:	ldr	x0, [x19, #736]
  402518:	ldr	w1, [sp, #32]
  40251c:	sub	x2, x29, #0x8
  402520:	bl	402980 <ferror@plt+0xc80>
  402524:	ldur	x24, [x29, #-8]
  402528:	mov	x25, x0
  40252c:	mov	w28, wzr
  402530:	ldur	w9, [x29, #-28]
  402534:	cmp	x26, x25
  402538:	cset	w8, cc  // cc = lo, ul, last
  40253c:	mov	x19, x23
  402540:	orr	w8, w9, w8
  402544:	tst	w8, #0x1
  402548:	orr	w8, w9, w28
  40254c:	csel	x26, x26, x25, ne  // ne = any
  402550:	mov	x23, x27
  402554:	tbz	w8, #0, 402560 <ferror@plt+0x860>
  402558:	mov	x1, #0xffffffffffffffff    	// #-1
  40255c:	b	402570 <ferror@plt+0x870>
  402560:	mov	x0, x26
  402564:	mov	x1, x25
  402568:	bl	404fa8 <ferror@plt+0x32a8>
  40256c:	mov	x1, x0
  402570:	mov	x0, x23
  402574:	bl	404df0 <ferror@plt+0x30f0>
  402578:	cbz	x0, 4027d0 <ferror@plt+0xad0>
  40257c:	mov	x27, x0
  402580:	cbz	w28, 4025a8 <ferror@plt+0x8a8>
  402584:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402588:	ldr	x0, [x8, #736]
  40258c:	ldr	w1, [sp, #32]
  402590:	sub	x4, x29, #0x10
  402594:	mov	x2, x26
  402598:	mov	x3, x27
  40259c:	bl	402a98 <ferror@plt+0xd98>
  4025a0:	mov	x26, x0
  4025a4:	mov	x25, x0
  4025a8:	orr	w8, w21, w20
  4025ac:	tbnz	w8, #0, 4025c0 <ferror@plt+0x8c0>
  4025b0:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4025b4:	ldr	x0, [x8, #736]
  4025b8:	bl	406f14 <ferror@plt+0x5214>
  4025bc:	cbnz	w0, 402818 <ferror@plt+0xb18>
  4025c0:	ldur	w8, [x29, #-28]
  4025c4:	tbz	w8, #0, 4025d4 <ferror@plt+0x8d4>
  4025c8:	mov	x23, xzr
  4025cc:	cbnz	x19, 4025ec <ferror@plt+0x8ec>
  4025d0:	b	402608 <ferror@plt+0x908>
  4025d4:	mov	x0, x27
  4025d8:	mov	x1, x26
  4025dc:	mov	x2, x25
  4025e0:	bl	404ff0 <ferror@plt+0x32f0>
  4025e4:	mov	x23, x0
  4025e8:	cbz	x19, 402608 <ferror@plt+0x908>
  4025ec:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4025f0:	ldr	x2, [x8, #728]
  4025f4:	adrp	x1, 408000 <ferror@plt+0x6300>
  4025f8:	add	x1, x1, #0xd70
  4025fc:	mov	x0, x19
  402600:	bl	403050 <ferror@plt+0x1350>
  402604:	cbz	x0, 4027e8 <ferror@plt+0xae8>
  402608:	ldur	w8, [x29, #-28]
  40260c:	tbz	w8, #0, 40263c <ferror@plt+0x93c>
  402610:	cbz	x26, 402678 <ferror@plt+0x978>
  402614:	cbz	x25, 402844 <ferror@plt+0xb44>
  402618:	mov	x0, x27
  40261c:	mov	x1, x26
  402620:	tbz	w21, #0, 402684 <ferror@plt+0x984>
  402624:	ldr	x2, [sp, #24]
  402628:	ldr	w4, [sp, #32]
  40262c:	mov	x3, x22
  402630:	bl	402c48 <ferror@plt+0xf48>
  402634:	cbz	w0, 402694 <ferror@plt+0x994>
  402638:	b	4026c4 <ferror@plt+0x9c4>
  40263c:	cbz	w28, 402658 <ferror@plt+0x958>
  402640:	ldur	x1, [x29, #-16]
  402644:	mov	x0, x25
  402648:	mov	x2, x23
  40264c:	bl	402d50 <ferror@plt+0x1050>
  402650:	cbz	w0, 402694 <ferror@plt+0x994>
  402654:	b	4026c4 <ferror@plt+0x9c4>
  402658:	mov	x0, x26
  40265c:	tbz	w21, #0, 4026b4 <ferror@plt+0x9b4>
  402660:	ldr	x1, [sp, #24]
  402664:	ldr	w3, [sp, #32]
  402668:	mov	x2, x23
  40266c:	bl	402dcc <ferror@plt+0x10cc>
  402670:	cbz	w0, 402694 <ferror@plt+0x994>
  402674:	b	4026c4 <ferror@plt+0x9c4>
  402678:	mov	w0, wzr
  40267c:	cbz	w0, 402694 <ferror@plt+0x994>
  402680:	b	4026c4 <ferror@plt+0x9c4>
  402684:	mov	x2, x24
  402688:	mov	x3, x25
  40268c:	bl	402ccc <ferror@plt+0xfcc>
  402690:	cbnz	w0, 4026c4 <ferror@plt+0x9c4>
  402694:	ldp	x20, x19, [sp, #144]
  402698:	ldp	x22, x21, [sp, #128]
  40269c:	ldp	x24, x23, [sp, #112]
  4026a0:	ldp	x26, x25, [sp, #96]
  4026a4:	ldp	x28, x27, [sp, #80]
  4026a8:	ldp	x29, x30, [sp, #64]
  4026ac:	add	sp, sp, #0xa0
  4026b0:	ret
  4026b4:	mov	x1, x24
  4026b8:	mov	x2, x23
  4026bc:	bl	402e44 <ferror@plt+0x1144>
  4026c0:	cbz	w0, 402694 <ferror@plt+0x994>
  4026c4:	bl	401ce0 <__errno_location@plt>
  4026c8:	ldr	w19, [x0]
  4026cc:	adrp	x1, 408000 <ferror@plt+0x6300>
  4026d0:	add	x1, x1, #0xd85
  4026d4:	b	402828 <ferror@plt+0xb28>
  4026d8:	cmn	w0, #0x3
  4026dc:	b.ne	402718 <ferror@plt+0xa18>  // b.any
  4026e0:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4026e4:	adrp	x9, 41a000 <ferror@plt+0x18300>
  4026e8:	ldr	x0, [x8, #728]
  4026ec:	ldr	x3, [x9, #592]
  4026f0:	adrp	x1, 408000 <ferror@plt+0x6300>
  4026f4:	adrp	x2, 408000 <ferror@plt+0x6300>
  4026f8:	adrp	x4, 408000 <ferror@plt+0x6300>
  4026fc:	add	x1, x1, #0xc71
  402700:	add	x2, x2, #0xd24
  402704:	add	x4, x4, #0xd32
  402708:	mov	x5, xzr
  40270c:	bl	406370 <ferror@plt+0x4670>
  402710:	mov	w0, wzr
  402714:	bl	4018f0 <exit@plt>
  402718:	cmn	w0, #0x2
  40271c:	b.ne	402728 <ferror@plt+0xa28>  // b.any
  402720:	mov	w0, wzr
  402724:	bl	401e1c <ferror@plt+0x11c>
  402728:	mov	w0, #0x1                   	// #1
  40272c:	bl	401e1c <ferror@plt+0x11c>
  402730:	adrp	x1, 408000 <ferror@plt+0x6300>
  402734:	add	x1, x1, #0xc92
  402738:	b	402788 <ferror@plt+0xa88>
  40273c:	adrp	x1, 408000 <ferror@plt+0x6300>
  402740:	add	x1, x1, #0xce2
  402744:	b	402788 <ferror@plt+0xa88>
  402748:	adrp	x1, 408000 <ferror@plt+0x6300>
  40274c:	add	x1, x1, #0xccb
  402750:	mov	w2, #0x5                   	// #5
  402754:	mov	x0, xzr
  402758:	bl	401c80 <dcgettext@plt>
  40275c:	ldr	x8, [x28, #712]
  402760:	mov	x19, x0
  402764:	mov	x0, x8
  402768:	bl	4048bc <ferror@plt+0x2bbc>
  40276c:	mov	x3, x0
  402770:	mov	w0, #0x1                   	// #1
  402774:	mov	w1, wzr
  402778:	mov	x2, x19
  40277c:	bl	401900 <error@plt>
  402780:	adrp	x1, 408000 <ferror@plt+0x6300>
  402784:	add	x1, x1, #0xd02
  402788:	mov	w2, #0x5                   	// #5
  40278c:	mov	x0, xzr
  402790:	bl	401c80 <dcgettext@plt>
  402794:	mov	x2, x0
  402798:	mov	w0, #0x1                   	// #1
  40279c:	mov	w1, wzr
  4027a0:	bl	401900 <error@plt>
  4027a4:	adrp	x1, 408000 <ferror@plt+0x6300>
  4027a8:	add	x1, x1, #0xd3e
  4027ac:	mov	w2, #0x5                   	// #5
  4027b0:	mov	x0, xzr
  4027b4:	bl	401c80 <dcgettext@plt>
  4027b8:	mov	x2, x0
  4027bc:	mov	w0, wzr
  4027c0:	mov	w1, wzr
  4027c4:	bl	401900 <error@plt>
  4027c8:	mov	w0, #0x1                   	// #1
  4027cc:	bl	401e1c <ferror@plt+0x11c>
  4027d0:	bl	401ce0 <__errno_location@plt>
  4027d4:	ldr	w19, [x0]
  4027d8:	mov	w1, #0x3                   	// #3
  4027dc:	mov	w0, wzr
  4027e0:	mov	x2, x23
  4027e4:	b	4027fc <ferror@plt+0xafc>
  4027e8:	bl	401ce0 <__errno_location@plt>
  4027ec:	mov	x2, x19
  4027f0:	ldr	w19, [x0]
  4027f4:	mov	w1, #0x3                   	// #3
  4027f8:	mov	w0, wzr
  4027fc:	bl	40473c <ferror@plt+0x2a3c>
  402800:	adrp	x2, 408000 <ferror@plt+0x6300>
  402804:	mov	x3, x0
  402808:	add	x2, x2, #0xcc8
  40280c:	mov	w0, #0x1                   	// #1
  402810:	mov	w1, w19
  402814:	bl	401900 <error@plt>
  402818:	bl	401ce0 <__errno_location@plt>
  40281c:	ldr	w19, [x0]
  402820:	adrp	x1, 409000 <ferror@plt+0x7300>
  402824:	add	x1, x1, #0x190
  402828:	mov	w2, #0x5                   	// #5
  40282c:	mov	x0, xzr
  402830:	bl	401c80 <dcgettext@plt>
  402834:	mov	x2, x0
  402838:	mov	w0, #0x1                   	// #1
  40283c:	mov	w1, w19
  402840:	bl	401900 <error@plt>
  402844:	adrp	x1, 408000 <ferror@plt+0x6300>
  402848:	add	x1, x1, #0xd72
  40284c:	b	402788 <ferror@plt+0xa88>
  402850:	bl	401ce0 <__errno_location@plt>
  402854:	ldr	w19, [x0]
  402858:	ldr	x2, [x24]
  40285c:	b	4027f4 <ferror@plt+0xaf4>
  402860:	stp	x29, x30, [sp, #-80]!
  402864:	stp	x22, x21, [sp, #48]
  402868:	mov	w21, w1
  40286c:	stp	x24, x23, [sp, #32]
  402870:	sxtw	x23, w21
  402874:	stp	x20, x19, [sp, #64]
  402878:	mov	w20, w2
  40287c:	mov	x19, x0
  402880:	cmp	w1, #0x1
  402884:	mov	x22, x23
  402888:	str	x25, [sp, #16]
  40288c:	mov	x29, sp
  402890:	b.lt	4028b4 <ferror@plt+0xbb4>  // b.tstop
  402894:	mov	w24, w21
  402898:	mov	x25, x19
  40289c:	mov	x22, x23
  4028a0:	ldr	x0, [x25], #8
  4028a4:	bl	4018e0 <strlen@plt>
  4028a8:	subs	x24, x24, #0x1
  4028ac:	add	x22, x0, x22
  4028b0:	b.ne	4028a0 <ferror@plt+0xba0>  // b.any
  4028b4:	mov	x0, x22
  4028b8:	bl	406488 <ferror@plt+0x4788>
  4028bc:	cmp	w21, #0x1
  4028c0:	mov	x22, x0
  4028c4:	b.lt	4028f4 <ferror@plt+0xbf4>  // b.tstop
  4028c8:	mov	w21, w21
  4028cc:	mov	x24, x19
  4028d0:	ldr	x1, [x24]
  4028d4:	mov	x0, x22
  4028d8:	bl	401970 <stpcpy@plt>
  4028dc:	str	x22, [x24], #8
  4028e0:	strb	w20, [x0], #1
  4028e4:	subs	x21, x21, #0x1
  4028e8:	mov	x22, x0
  4028ec:	b.ne	4028d0 <ferror@plt+0xbd0>  // b.any
  4028f0:	b	4028f8 <ferror@plt+0xbf8>
  4028f4:	mov	x0, x22
  4028f8:	str	x0, [x19, x23, lsl #3]
  4028fc:	ldp	x20, x19, [sp, #64]
  402900:	ldp	x22, x21, [sp, #48]
  402904:	ldp	x24, x23, [sp, #32]
  402908:	ldr	x25, [sp, #16]
  40290c:	ldp	x29, x30, [sp], #80
  402910:	ret
  402914:	sub	sp, sp, #0xa0
  402918:	mov	x1, sp
  40291c:	mov	w0, wzr
  402920:	stp	x29, x30, [sp, #128]
  402924:	stp	x20, x19, [sp, #144]
  402928:	add	x29, sp, #0x80
  40292c:	bl	408770 <ferror@plt+0x6a70>
  402930:	cbz	w0, 40293c <ferror@plt+0xc3c>
  402934:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  402938:	b	40296c <ferror@plt+0xc6c>
  40293c:	mov	x0, sp
  402940:	bl	402ec0 <ferror@plt+0x11c0>
  402944:	mov	x19, #0x7fffffffffffffff    	// #9223372036854775807
  402948:	tbz	w0, #0, 40296c <ferror@plt+0xc6c>
  40294c:	ldr	x20, [sp, #48]
  402950:	mov	w2, #0x1                   	// #1
  402954:	mov	w0, wzr
  402958:	mov	x1, xzr
  40295c:	bl	401950 <lseek@plt>
  402960:	sub	x8, x20, x0
  402964:	cmp	x0, #0x0
  402968:	csel	x19, x19, x8, lt  // lt = tstop
  40296c:	mov	x0, x19
  402970:	ldp	x20, x19, [sp, #144]
  402974:	ldp	x29, x30, [sp, #128]
  402978:	add	sp, sp, #0xa0
  40297c:	ret
  402980:	sub	sp, sp, #0x50
  402984:	stp	x20, x19, [sp, #64]
  402988:	mov	w19, w1
  40298c:	add	x1, sp, #0x8
  402990:	stp	x29, x30, [sp, #16]
  402994:	stp	x24, x23, [sp, #32]
  402998:	stp	x22, x21, [sp, #48]
  40299c:	add	x29, sp, #0x10
  4029a0:	mov	x21, x2
  4029a4:	bl	405da4 <ferror@plt+0x40a4>
  4029a8:	cbz	x0, 402a6c <ferror@plt+0xd6c>
  4029ac:	ldr	x8, [sp, #8]
  4029b0:	mov	x20, x0
  4029b4:	cbz	x8, 4029d4 <ferror@plt+0xcd4>
  4029b8:	add	x9, x8, x20
  4029bc:	ldurb	w9, [x9, #-1]
  4029c0:	cmp	w9, w19, uxtb
  4029c4:	b.eq	4029d4 <ferror@plt+0xcd4>  // b.none
  4029c8:	add	x9, x8, #0x1
  4029cc:	str	x9, [sp, #8]
  4029d0:	strb	w19, [x20, x8]
  4029d4:	ldr	x8, [sp, #8]
  4029d8:	mov	x22, xzr
  4029dc:	cmp	x8, #0x1
  4029e0:	add	x24, x20, x8
  4029e4:	b.lt	402a0c <ferror@plt+0xd0c>  // b.tstop
  4029e8:	mov	x0, x20
  4029ec:	sub	x2, x24, x0
  4029f0:	mov	w1, w19
  4029f4:	bl	402ee4 <ferror@plt+0x11e4>
  4029f8:	cmp	x0, x24
  4029fc:	add	x22, x22, #0x1
  402a00:	b.cc	4029ec <ferror@plt+0xcec>  // b.lo, b.ul, b.last
  402a04:	add	x0, x22, #0x1
  402a08:	b	402a10 <ferror@plt+0xd10>
  402a0c:	mov	w0, #0x1                   	// #1
  402a10:	mov	w1, #0x8                   	// #8
  402a14:	bl	40645c <ferror@plt+0x475c>
  402a18:	str	x0, [x21]
  402a1c:	str	x20, [x0]
  402a20:	cbz	x22, 402a50 <ferror@plt+0xd50>
  402a24:	mov	x23, x0
  402a28:	mov	w21, #0x1                   	// #1
  402a2c:	sub	x2, x24, x20
  402a30:	mov	x0, x20
  402a34:	mov	w1, w19
  402a38:	bl	402ee4 <ferror@plt+0x11e4>
  402a3c:	str	x0, [x23, x21, lsl #3]
  402a40:	add	x21, x21, #0x1
  402a44:	mov	x20, x0
  402a48:	cmp	x21, x22
  402a4c:	b.ls	402a2c <ferror@plt+0xd2c>  // b.plast
  402a50:	mov	x0, x22
  402a54:	ldp	x20, x19, [sp, #64]
  402a58:	ldp	x22, x21, [sp, #48]
  402a5c:	ldp	x24, x23, [sp, #32]
  402a60:	ldp	x29, x30, [sp, #16]
  402a64:	add	sp, sp, #0x50
  402a68:	ret
  402a6c:	bl	401ce0 <__errno_location@plt>
  402a70:	ldr	w19, [x0]
  402a74:	adrp	x1, 409000 <ferror@plt+0x7300>
  402a78:	add	x1, x1, #0x190
  402a7c:	mov	w2, #0x5                   	// #5
  402a80:	mov	x0, xzr
  402a84:	bl	401c80 <dcgettext@plt>
  402a88:	mov	x2, x0
  402a8c:	mov	w0, #0x1                   	// #1
  402a90:	mov	w1, w19
  402a94:	bl	401900 <error@plt>
  402a98:	sub	sp, sp, #0x80
  402a9c:	cmp	x2, #0x400
  402aa0:	mov	w8, #0x400                 	// #1024
  402aa4:	stp	x26, x25, [sp, #64]
  402aa8:	csel	x25, x2, x8, cc  // cc = lo, ul, last
  402aac:	stp	x24, x23, [sp, #80]
  402ab0:	stp	x22, x21, [sp, #96]
  402ab4:	mov	w24, w1
  402ab8:	mov	x21, x0
  402abc:	mov	w1, #0x18                  	// #24
  402ac0:	mov	x0, x25
  402ac4:	stp	x29, x30, [sp, #32]
  402ac8:	stp	x28, x27, [sp, #48]
  402acc:	stp	x20, x19, [sp, #112]
  402ad0:	add	x29, sp, #0x20
  402ad4:	mov	x19, x4
  402ad8:	mov	x23, x3
  402adc:	mov	x20, x2
  402ae0:	bl	4065f0 <ferror@plt+0x48f0>
  402ae4:	mov	x22, x0
  402ae8:	mov	x27, xzr
  402aec:	cbz	x20, 402b58 <ferror@plt+0xe58>
  402af0:	mov	w28, #0x18                  	// #24
  402af4:	b	402b04 <ferror@plt+0xe04>
  402af8:	cmp	x20, x27
  402afc:	add	x28, x28, #0x18
  402b00:	b.eq	402b64 <ferror@plt+0xe64>  // b.none
  402b04:	add	x8, x22, x28
  402b08:	sub	x0, x8, #0x18
  402b0c:	mov	x1, x21
  402b10:	mov	w2, w24
  402b14:	bl	403224 <ferror@plt+0x1524>
  402b18:	mov	x26, x0
  402b1c:	cbz	x0, 402b5c <ferror@plt+0xe5c>
  402b20:	add	x27, x27, #0x1
  402b24:	cmp	x27, x25
  402b28:	b.cc	402af8 <ferror@plt+0xdf8>  // b.lo, b.ul, b.last
  402b2c:	add	x25, x25, #0x400
  402b30:	mov	w2, #0x18                  	// #24
  402b34:	mov	x0, x22
  402b38:	mov	x1, x25
  402b3c:	bl	4064b4 <ferror@plt+0x47b4>
  402b40:	mov	x22, x0
  402b44:	add	x0, x0, x28
  402b48:	mov	w2, #0x6000                	// #24576
  402b4c:	mov	w1, wzr
  402b50:	bl	401a40 <memset@plt>
  402b54:	b	402af8 <ferror@plt+0xdf8>
  402b58:	mov	x26, xzr
  402b5c:	cbnz	x26, 402b6c <ferror@plt+0xe6c>
  402b60:	b	402bc0 <ferror@plt+0xec0>
  402b64:	mov	x27, x20
  402b68:	cbz	x26, 402bc0 <ferror@plt+0xec0>
  402b6c:	add	x0, sp, #0x8
  402b70:	add	x26, sp, #0x8
  402b74:	bl	403200 <ferror@plt+0x1500>
  402b78:	mov	w28, #0x18                  	// #24
  402b7c:	add	x25, x27, #0x1
  402b80:	mov	x0, x23
  402b84:	mov	x1, x25
  402b88:	bl	402f00 <ferror@plt+0x1200>
  402b8c:	madd	x8, x0, x28, x22
  402b90:	cmp	x0, x20
  402b94:	csel	x0, x8, x26, cc  // cc = lo, ul, last
  402b98:	mov	x1, x21
  402b9c:	mov	w2, w24
  402ba0:	bl	403224 <ferror@plt+0x1524>
  402ba4:	cbz	x0, 402bb4 <ferror@plt+0xeb4>
  402ba8:	cmp	x25, #0x1
  402bac:	mov	x27, x25
  402bb0:	b.ne	402b7c <ferror@plt+0xe7c>  // b.any
  402bb4:	cbz	x27, 402c24 <ferror@plt+0xf24>
  402bb8:	add	x0, sp, #0x8
  402bbc:	bl	40330c <ferror@plt+0x160c>
  402bc0:	mov	x0, x21
  402bc4:	bl	401910 <ferror_unlocked@plt>
  402bc8:	cbnz	w0, 402bf8 <ferror@plt+0xef8>
  402bcc:	cmp	x27, x20
  402bd0:	str	x22, [x19]
  402bd4:	csel	x0, x20, x27, hi  // hi = pmore
  402bd8:	ldp	x20, x19, [sp, #112]
  402bdc:	ldp	x22, x21, [sp, #96]
  402be0:	ldp	x24, x23, [sp, #80]
  402be4:	ldp	x26, x25, [sp, #64]
  402be8:	ldp	x28, x27, [sp, #48]
  402bec:	ldp	x29, x30, [sp, #32]
  402bf0:	add	sp, sp, #0x80
  402bf4:	ret
  402bf8:	bl	401ce0 <__errno_location@plt>
  402bfc:	ldr	w19, [x0]
  402c00:	adrp	x1, 409000 <ferror@plt+0x7300>
  402c04:	add	x1, x1, #0x190
  402c08:	mov	w2, #0x5                   	// #5
  402c0c:	mov	x0, xzr
  402c10:	bl	401c80 <dcgettext@plt>
  402c14:	mov	x2, x0
  402c18:	mov	w0, #0x1                   	// #1
  402c1c:	mov	w1, w19
  402c20:	bl	401900 <error@plt>
  402c24:	adrp	x1, 408000 <ferror@plt+0x6300>
  402c28:	add	x1, x1, #0xf99
  402c2c:	mov	w2, #0x5                   	// #5
  402c30:	mov	x0, xzr
  402c34:	bl	401c80 <dcgettext@plt>
  402c38:	mov	x2, x0
  402c3c:	mov	w0, #0x1                   	// #1
  402c40:	mov	w1, #0x4b                  	// #75
  402c44:	bl	401900 <error@plt>
  402c48:	stp	x29, x30, [sp, #-64]!
  402c4c:	stp	x24, x23, [sp, #16]
  402c50:	stp	x22, x21, [sp, #32]
  402c54:	stp	x20, x19, [sp, #48]
  402c58:	mov	x29, sp
  402c5c:	cbz	x1, 402cac <ferror@plt+0xfac>
  402c60:	sub	x8, x3, x2
  402c64:	adrp	x24, 408000 <ferror@plt+0x6300>
  402c68:	mov	x19, x2
  402c6c:	mov	x20, x1
  402c70:	mov	x21, x0
  402c74:	and	w22, w4, #0xff
  402c78:	add	x23, x8, #0x1
  402c7c:	add	x24, x24, #0xfae
  402c80:	mov	x0, x21
  402c84:	mov	x1, x23
  402c88:	bl	402f00 <ferror@plt+0x1200>
  402c8c:	add	x2, x0, x19
  402c90:	mov	w0, #0x1                   	// #1
  402c94:	mov	x1, x24
  402c98:	mov	w3, w22
  402c9c:	bl	401a30 <__printf_chk@plt>
  402ca0:	tbnz	w0, #31, 402cb4 <ferror@plt+0xfb4>
  402ca4:	subs	x20, x20, #0x1
  402ca8:	b.ne	402c80 <ferror@plt+0xf80>  // b.any
  402cac:	mov	w0, wzr
  402cb0:	b	402cb8 <ferror@plt+0xfb8>
  402cb4:	mov	w0, #0xffffffff            	// #-1
  402cb8:	ldp	x20, x19, [sp, #48]
  402cbc:	ldp	x22, x21, [sp, #32]
  402cc0:	ldp	x24, x23, [sp, #16]
  402cc4:	ldp	x29, x30, [sp], #64
  402cc8:	ret
  402ccc:	stp	x29, x30, [sp, #-64]!
  402cd0:	stp	x24, x23, [sp, #16]
  402cd4:	stp	x22, x21, [sp, #32]
  402cd8:	stp	x20, x19, [sp, #48]
  402cdc:	mov	x29, sp
  402ce0:	cbz	x1, 402d30 <ferror@plt+0x1030>
  402ce4:	mov	x19, x3
  402ce8:	mov	x20, x2
  402cec:	mov	x21, x1
  402cf0:	mov	x22, x0
  402cf4:	adrp	x24, 41a000 <ferror@plt+0x18300>
  402cf8:	mov	x0, x22
  402cfc:	mov	x1, x19
  402d00:	bl	402f00 <ferror@plt+0x1200>
  402d04:	add	x8, x20, x0, lsl #3
  402d08:	ldp	x0, x9, [x8]
  402d0c:	ldr	x3, [x24, #728]
  402d10:	mov	w1, #0x1                   	// #1
  402d14:	sub	x23, x9, x0
  402d18:	mov	x2, x23
  402d1c:	bl	4018c0 <fwrite_unlocked@plt>
  402d20:	cmp	x0, x23
  402d24:	b.ne	402d38 <ferror@plt+0x1038>  // b.any
  402d28:	subs	x21, x21, #0x1
  402d2c:	b.ne	402cf8 <ferror@plt+0xff8>  // b.any
  402d30:	mov	w0, wzr
  402d34:	b	402d3c <ferror@plt+0x103c>
  402d38:	mov	w0, #0xffffffff            	// #-1
  402d3c:	ldp	x20, x19, [sp, #48]
  402d40:	ldp	x22, x21, [sp, #32]
  402d44:	ldp	x24, x23, [sp, #16]
  402d48:	ldp	x29, x30, [sp], #64
  402d4c:	ret
  402d50:	stp	x29, x30, [sp, #-64]!
  402d54:	stp	x24, x23, [sp, #16]
  402d58:	stp	x22, x21, [sp, #32]
  402d5c:	stp	x20, x19, [sp, #48]
  402d60:	mov	x29, sp
  402d64:	cbz	x0, 402db8 <ferror@plt+0x10b8>
  402d68:	mov	x19, x2
  402d6c:	mov	x20, x1
  402d70:	mov	x21, x0
  402d74:	mov	w22, #0x18                  	// #24
  402d78:	adrp	x23, 41a000 <ferror@plt+0x18300>
  402d7c:	ldr	x8, [x19]
  402d80:	ldr	x3, [x23, #728]
  402d84:	mov	w1, #0x1                   	// #1
  402d88:	madd	x24, x8, x22, x20
  402d8c:	ldp	x2, x0, [x24, #8]
  402d90:	bl	4018c0 <fwrite_unlocked@plt>
  402d94:	ldr	x8, [x24, #8]
  402d98:	cmp	x0, x8
  402d9c:	b.ne	402db4 <ferror@plt+0x10b4>  // b.any
  402da0:	subs	x21, x21, #0x1
  402da4:	add	x19, x19, #0x8
  402da8:	b.ne	402d7c <ferror@plt+0x107c>  // b.any
  402dac:	mov	w0, wzr
  402db0:	b	402db8 <ferror@plt+0x10b8>
  402db4:	mov	w0, #0xffffffff            	// #-1
  402db8:	ldp	x20, x19, [sp, #48]
  402dbc:	ldp	x22, x21, [sp, #32]
  402dc0:	ldp	x24, x23, [sp, #16]
  402dc4:	ldp	x29, x30, [sp], #64
  402dc8:	ret
  402dcc:	stp	x29, x30, [sp, #-64]!
  402dd0:	str	x23, [sp, #16]
  402dd4:	stp	x22, x21, [sp, #32]
  402dd8:	stp	x20, x19, [sp, #48]
  402ddc:	mov	x29, sp
  402de0:	cbz	x0, 402e30 <ferror@plt+0x1130>
  402de4:	adrp	x23, 408000 <ferror@plt+0x6300>
  402de8:	mov	x19, x2
  402dec:	mov	x20, x1
  402df0:	mov	x21, x0
  402df4:	and	w22, w3, #0xff
  402df8:	add	x23, x23, #0xfae
  402dfc:	ldr	x8, [x19]
  402e00:	mov	w0, #0x1                   	// #1
  402e04:	mov	x1, x23
  402e08:	mov	w3, w22
  402e0c:	add	x2, x8, x20
  402e10:	bl	401a30 <__printf_chk@plt>
  402e14:	tbnz	w0, #31, 402e2c <ferror@plt+0x112c>
  402e18:	subs	x21, x21, #0x1
  402e1c:	add	x19, x19, #0x8
  402e20:	b.ne	402dfc <ferror@plt+0x10fc>  // b.any
  402e24:	mov	w0, wzr
  402e28:	b	402e30 <ferror@plt+0x1130>
  402e2c:	mov	w0, #0xffffffff            	// #-1
  402e30:	ldp	x20, x19, [sp, #48]
  402e34:	ldp	x22, x21, [sp, #32]
  402e38:	ldr	x23, [sp, #16]
  402e3c:	ldp	x29, x30, [sp], #64
  402e40:	ret
  402e44:	stp	x29, x30, [sp, #-64]!
  402e48:	str	x23, [sp, #16]
  402e4c:	stp	x22, x21, [sp, #32]
  402e50:	stp	x20, x19, [sp, #48]
  402e54:	mov	x29, sp
  402e58:	cbz	x0, 402eac <ferror@plt+0x11ac>
  402e5c:	mov	x19, x2
  402e60:	mov	x20, x1
  402e64:	mov	x21, x0
  402e68:	adrp	x23, 41a000 <ferror@plt+0x18300>
  402e6c:	ldr	x8, [x19]
  402e70:	ldr	x3, [x23, #728]
  402e74:	mov	w1, #0x1                   	// #1
  402e78:	add	x8, x20, x8, lsl #3
  402e7c:	ldp	x0, x9, [x8]
  402e80:	sub	x22, x9, x0
  402e84:	mov	x2, x22
  402e88:	bl	4018c0 <fwrite_unlocked@plt>
  402e8c:	cmp	x0, x22
  402e90:	b.ne	402ea8 <ferror@plt+0x11a8>  // b.any
  402e94:	subs	x21, x21, #0x1
  402e98:	add	x19, x19, #0x8
  402e9c:	b.ne	402e6c <ferror@plt+0x116c>  // b.any
  402ea0:	mov	w0, wzr
  402ea4:	b	402eac <ferror@plt+0x11ac>
  402ea8:	mov	w0, #0xffffffff            	// #-1
  402eac:	ldp	x20, x19, [sp, #48]
  402eb0:	ldp	x22, x21, [sp, #32]
  402eb4:	ldr	x23, [sp, #16]
  402eb8:	ldp	x29, x30, [sp], #64
  402ebc:	ret
  402ec0:	ldr	w8, [x0, #16]
  402ec4:	and	w8, w8, #0xf000
  402ec8:	orr	w8, w8, #0x2000
  402ecc:	cmp	w8, #0xa, lsl #12
  402ed0:	b.ne	402edc <ferror@plt+0x11dc>  // b.any
  402ed4:	mov	w0, #0x1                   	// #1
  402ed8:	ret
  402edc:	mov	w0, wzr
  402ee0:	ret
  402ee4:	stp	x29, x30, [sp, #-16]!
  402ee8:	and	w1, w1, #0xff
  402eec:	mov	x29, sp
  402ef0:	bl	401c60 <memchr@plt>
  402ef4:	add	x0, x0, #0x1
  402ef8:	ldp	x29, x30, [sp], #16
  402efc:	ret
  402f00:	stp	x29, x30, [sp, #-16]!
  402f04:	sub	x1, x1, #0x1
  402f08:	mov	x29, sp
  402f0c:	bl	404e14 <ferror@plt+0x3114>
  402f10:	ldp	x29, x30, [sp], #16
  402f14:	ret
  402f18:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402f1c:	str	x0, [x8, #760]
  402f20:	ret
  402f24:	and	w8, w0, #0x1
  402f28:	adrp	x9, 41a000 <ferror@plt+0x18300>
  402f2c:	strb	w8, [x9, #768]
  402f30:	ret
  402f34:	stp	x29, x30, [sp, #-48]!
  402f38:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402f3c:	ldr	x0, [x8, #728]
  402f40:	str	x21, [sp, #16]
  402f44:	stp	x20, x19, [sp, #32]
  402f48:	mov	x29, sp
  402f4c:	bl	4072a8 <ferror@plt+0x55a8>
  402f50:	cbz	w0, 402f70 <ferror@plt+0x1270>
  402f54:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402f58:	ldrb	w8, [x8, #768]
  402f5c:	cbz	w8, 402f90 <ferror@plt+0x1290>
  402f60:	bl	401ce0 <__errno_location@plt>
  402f64:	ldr	w8, [x0]
  402f68:	cmp	w8, #0x20
  402f6c:	b.ne	402f90 <ferror@plt+0x1290>  // b.any
  402f70:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402f74:	ldr	x0, [x8, #704]
  402f78:	bl	4072a8 <ferror@plt+0x55a8>
  402f7c:	cbnz	w0, 402ffc <ferror@plt+0x12fc>
  402f80:	ldp	x20, x19, [sp, #32]
  402f84:	ldr	x21, [sp, #16]
  402f88:	ldp	x29, x30, [sp], #48
  402f8c:	ret
  402f90:	adrp	x1, 408000 <ferror@plt+0x6300>
  402f94:	add	x1, x1, #0xd85
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	mov	x0, xzr
  402fa0:	bl	401c80 <dcgettext@plt>
  402fa4:	adrp	x8, 41a000 <ferror@plt+0x18300>
  402fa8:	ldr	x21, [x8, #760]
  402fac:	mov	x19, x0
  402fb0:	bl	401ce0 <__errno_location@plt>
  402fb4:	ldr	w20, [x0]
  402fb8:	cbnz	x21, 402fd8 <ferror@plt+0x12d8>
  402fbc:	adrp	x2, 408000 <ferror@plt+0x6300>
  402fc0:	add	x2, x2, #0xcc8
  402fc4:	mov	w0, wzr
  402fc8:	mov	w1, w20
  402fcc:	mov	x3, x19
  402fd0:	bl	401900 <error@plt>
  402fd4:	b	402ffc <ferror@plt+0x12fc>
  402fd8:	mov	x0, x21
  402fdc:	bl	40470c <ferror@plt+0x2a0c>
  402fe0:	adrp	x2, 408000 <ferror@plt+0x6300>
  402fe4:	mov	x3, x0
  402fe8:	add	x2, x2, #0xcc4
  402fec:	mov	w0, wzr
  402ff0:	mov	w1, w20
  402ff4:	mov	x4, x19
  402ff8:	bl	401900 <error@plt>
  402ffc:	adrp	x8, 41a000 <ferror@plt+0x18300>
  403000:	ldr	w0, [x8, #600]
  403004:	bl	4018b0 <_exit@plt>
  403008:	stp	x29, x30, [sp, #-16]!
  40300c:	mov	x29, sp
  403010:	bl	401b00 <posix_fadvise@plt>
  403014:	ldp	x29, x30, [sp], #16
  403018:	ret
  40301c:	cbz	x0, 40304c <ferror@plt+0x134c>
  403020:	stp	x29, x30, [sp, #-32]!
  403024:	str	x19, [sp, #16]
  403028:	mov	x29, sp
  40302c:	mov	w19, w1
  403030:	bl	401980 <fileno@plt>
  403034:	mov	x1, xzr
  403038:	mov	x2, xzr
  40303c:	mov	w3, w19
  403040:	bl	403008 <ferror@plt+0x1308>
  403044:	ldr	x19, [sp, #16]
  403048:	ldp	x29, x30, [sp], #32
  40304c:	ret
  403050:	stp	x29, x30, [sp, #-64]!
  403054:	stp	x22, x21, [sp, #32]
  403058:	mov	x21, x0
  40305c:	mov	x0, x2
  403060:	stp	x24, x23, [sp, #16]
  403064:	stp	x20, x19, [sp, #48]
  403068:	mov	x29, sp
  40306c:	mov	x19, x2
  403070:	mov	x20, x1
  403074:	bl	401980 <fileno@plt>
  403078:	mov	w22, wzr
  40307c:	cbz	w0, 4030c0 <ferror@plt+0x13c0>
  403080:	cmp	w0, #0x1
  403084:	b.eq	4030d0 <ferror@plt+0x13d0>  // b.none
  403088:	cmp	w0, #0x2
  40308c:	b.eq	4030a4 <ferror@plt+0x13a4>  // b.none
  403090:	mov	w0, #0x2                   	// #2
  403094:	mov	w1, #0x2                   	// #2
  403098:	bl	401cb0 <dup2@plt>
  40309c:	cmp	w0, #0x2
  4030a0:	cset	w22, ne  // ne = any
  4030a4:	mov	w0, #0x1                   	// #1
  4030a8:	mov	w1, #0x1                   	// #1
  4030ac:	mov	w24, w22
  4030b0:	bl	401cb0 <dup2@plt>
  4030b4:	cmp	w0, #0x1
  4030b8:	cset	w22, ne  // ne = any
  4030bc:	b	4030d4 <ferror@plt+0x13d4>
  4030c0:	mov	w23, w22
  4030c4:	mov	w24, w22
  4030c8:	cbnz	w22, 4030f8 <ferror@plt+0x13f8>
  4030cc:	b	403104 <ferror@plt+0x1404>
  4030d0:	mov	w24, w22
  4030d4:	mov	w0, wzr
  4030d8:	mov	w1, wzr
  4030dc:	mov	w23, w22
  4030e0:	bl	401cb0 <dup2@plt>
  4030e4:	cmp	w0, #0x0
  4030e8:	cset	w22, ne  // ne = any
  4030ec:	cmp	w24, #0x0
  4030f0:	cset	w24, ne  // ne = any
  4030f4:	cbz	w22, 403104 <ferror@plt+0x1404>
  4030f8:	mov	w0, wzr
  4030fc:	bl	4031a0 <ferror@plt+0x14a0>
  403100:	tbz	w0, #0, 40313c <ferror@plt+0x143c>
  403104:	cbz	w23, 403114 <ferror@plt+0x1414>
  403108:	mov	w0, #0x1                   	// #1
  40310c:	bl	4031a0 <ferror@plt+0x14a0>
  403110:	tbz	w0, #0, 40313c <ferror@plt+0x143c>
  403114:	cbz	w24, 403124 <ferror@plt+0x1424>
  403118:	mov	w0, #0x2                   	// #2
  40311c:	bl	4031a0 <ferror@plt+0x14a0>
  403120:	tbz	w0, #0, 40313c <ferror@plt+0x143c>
  403124:	mov	x0, x21
  403128:	mov	x1, x20
  40312c:	mov	x2, x19
  403130:	bl	401bd0 <freopen@plt>
  403134:	mov	x19, x0
  403138:	b	403140 <ferror@plt+0x1440>
  40313c:	mov	x19, xzr
  403140:	bl	401ce0 <__errno_location@plt>
  403144:	ldr	w21, [x0]
  403148:	mov	x20, x0
  40314c:	cbz	w24, 403174 <ferror@plt+0x1474>
  403150:	mov	w0, #0x2                   	// #2
  403154:	bl	401ab0 <close@plt>
  403158:	cbnz	w23, 403178 <ferror@plt+0x1478>
  40315c:	cbz	w22, 403184 <ferror@plt+0x1484>
  403160:	mov	w0, wzr
  403164:	bl	401ab0 <close@plt>
  403168:	cbnz	x19, 403188 <ferror@plt+0x1488>
  40316c:	str	w21, [x20]
  403170:	b	403188 <ferror@plt+0x1488>
  403174:	cbz	w23, 40315c <ferror@plt+0x145c>
  403178:	mov	w0, #0x1                   	// #1
  40317c:	bl	401ab0 <close@plt>
  403180:	cbnz	w22, 403160 <ferror@plt+0x1460>
  403184:	cbz	x19, 40316c <ferror@plt+0x146c>
  403188:	mov	x0, x19
  40318c:	ldp	x20, x19, [sp, #48]
  403190:	ldp	x22, x21, [sp, #32]
  403194:	ldp	x24, x23, [sp, #16]
  403198:	ldp	x29, x30, [sp], #64
  40319c:	ret
  4031a0:	stp	x29, x30, [sp, #-32]!
  4031a4:	str	x19, [sp, #16]
  4031a8:	mov	w19, w0
  4031ac:	adrp	x0, 408000 <ferror@plt+0x6300>
  4031b0:	add	x0, x0, #0xfb9
  4031b4:	mov	w1, wzr
  4031b8:	mov	x29, sp
  4031bc:	bl	4019e0 <open@plt>
  4031c0:	cmp	w0, w19
  4031c4:	b.ne	4031d0 <ferror@plt+0x14d0>  // b.any
  4031c8:	mov	w0, #0x1                   	// #1
  4031cc:	b	4031f4 <ferror@plt+0x14f4>
  4031d0:	tbnz	w0, #31, 4031f0 <ferror@plt+0x14f0>
  4031d4:	bl	401ab0 <close@plt>
  4031d8:	bl	401ce0 <__errno_location@plt>
  4031dc:	mov	x8, x0
  4031e0:	mov	w0, wzr
  4031e4:	mov	w9, #0x9                   	// #9
  4031e8:	str	w9, [x8]
  4031ec:	b	4031f4 <ferror@plt+0x14f4>
  4031f0:	mov	w0, wzr
  4031f4:	ldr	x19, [sp, #16]
  4031f8:	ldp	x29, x30, [sp], #32
  4031fc:	ret
  403200:	stp	xzr, xzr, [x0]
  403204:	str	xzr, [x0, #16]
  403208:	ret
  40320c:	stp	x29, x30, [sp, #-16]!
  403210:	mov	w2, #0xa                   	// #10
  403214:	mov	x29, sp
  403218:	bl	403224 <ferror@plt+0x1524>
  40321c:	ldp	x29, x30, [sp], #16
  403220:	ret
  403224:	stp	x29, x30, [sp, #-80]!
  403228:	stp	x26, x25, [sp, #16]
  40322c:	stp	x24, x23, [sp, #32]
  403230:	stp	x22, x21, [sp, #48]
  403234:	stp	x20, x19, [sp, #64]
  403238:	ldr	x20, [x0, #16]
  40323c:	ldr	x23, [x0]
  403240:	mov	x19, x0
  403244:	mov	x0, x1
  403248:	mov	x29, sp
  40324c:	mov	w21, w2
  403250:	mov	x22, x1
  403254:	bl	401bf0 <feof_unlocked@plt>
  403258:	cbz	w0, 403264 <ferror@plt+0x1564>
  40325c:	mov	x19, xzr
  403260:	b	4032f0 <ferror@plt+0x15f0>
  403264:	add	x26, x20, x23
  403268:	and	w24, w21, #0xff
  40326c:	mov	x25, x20
  403270:	b	403280 <ferror@plt+0x1580>
  403274:	cmp	w23, w24
  403278:	strb	w23, [x25], #1
  40327c:	b.eq	4032e8 <ferror@plt+0x15e8>  // b.none
  403280:	mov	x0, x22
  403284:	bl	401aa0 <getc_unlocked@plt>
  403288:	mov	w23, w0
  40328c:	cmn	w0, #0x1
  403290:	b.ne	4032b8 <ferror@plt+0x15b8>  // b.any
  403294:	cmp	x25, x20
  403298:	b.eq	40325c <ferror@plt+0x155c>  // b.none
  40329c:	mov	x0, x22
  4032a0:	bl	401910 <ferror_unlocked@plt>
  4032a4:	cbnz	w0, 40325c <ferror@plt+0x155c>
  4032a8:	ldurb	w8, [x25, #-1]
  4032ac:	mov	w23, w24
  4032b0:	cmp	w8, w21, uxtb
  4032b4:	b.eq	4032e8 <ferror@plt+0x15e8>  // b.none
  4032b8:	cmp	x25, x26
  4032bc:	b.ne	403274 <ferror@plt+0x1574>  // b.any
  4032c0:	ldr	x25, [x19]
  4032c4:	mov	x0, x20
  4032c8:	mov	x1, x19
  4032cc:	bl	4065a4 <ferror@plt+0x48a4>
  4032d0:	ldr	x8, [x19]
  4032d4:	mov	x20, x0
  4032d8:	add	x25, x0, x25
  4032dc:	str	x0, [x19, #16]
  4032e0:	add	x26, x0, x8
  4032e4:	b	403274 <ferror@plt+0x1574>
  4032e8:	sub	x8, x25, x20
  4032ec:	str	x8, [x19, #8]
  4032f0:	mov	x0, x19
  4032f4:	ldp	x20, x19, [sp, #64]
  4032f8:	ldp	x22, x21, [sp, #48]
  4032fc:	ldp	x24, x23, [sp, #32]
  403300:	ldp	x26, x25, [sp, #16]
  403304:	ldp	x29, x30, [sp], #80
  403308:	ret
  40330c:	stp	x29, x30, [sp, #-16]!
  403310:	ldr	x0, [x0, #16]
  403314:	mov	x29, sp
  403318:	bl	401ba0 <free@plt>
  40331c:	ldp	x29, x30, [sp], #16
  403320:	ret
  403324:	stp	x29, x30, [sp, #-32]!
  403328:	stp	x20, x19, [sp, #16]
  40332c:	mov	x29, sp
  403330:	cbz	x0, 4033b0 <ferror@plt+0x16b0>
  403334:	mov	w1, #0x2f                  	// #47
  403338:	mov	x19, x0
  40333c:	bl	401ac0 <strrchr@plt>
  403340:	cmp	x0, #0x0
  403344:	csinc	x20, x19, x0, eq  // eq = none
  403348:	sub	x8, x20, x19
  40334c:	cmp	x8, #0x7
  403350:	b.lt	403394 <ferror@plt+0x1694>  // b.tstop
  403354:	adrp	x1, 408000 <ferror@plt+0x6300>
  403358:	sub	x0, x20, #0x7
  40335c:	add	x1, x1, #0xffb
  403360:	mov	w2, #0x7                   	// #7
  403364:	bl	401a00 <strncmp@plt>
  403368:	cbnz	w0, 403394 <ferror@plt+0x1694>
  40336c:	adrp	x1, 409000 <ferror@plt+0x7300>
  403370:	add	x1, x1, #0x3
  403374:	mov	w2, #0x3                   	// #3
  403378:	mov	x0, x20
  40337c:	bl	401a00 <strncmp@plt>
  403380:	mov	x19, x20
  403384:	cbnz	w0, 403394 <ferror@plt+0x1694>
  403388:	add	x19, x20, #0x3
  40338c:	adrp	x8, 41a000 <ferror@plt+0x18300>
  403390:	str	x19, [x8, #744]
  403394:	adrp	x8, 41a000 <ferror@plt+0x18300>
  403398:	adrp	x9, 41a000 <ferror@plt+0x18300>
  40339c:	str	x19, [x8, #776]
  4033a0:	str	x19, [x9, #696]
  4033a4:	ldp	x20, x19, [sp, #16]
  4033a8:	ldp	x29, x30, [sp], #32
  4033ac:	ret
  4033b0:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4033b4:	ldr	x3, [x8, #704]
  4033b8:	adrp	x0, 408000 <ferror@plt+0x6300>
  4033bc:	add	x0, x0, #0xfc3
  4033c0:	mov	w1, #0x37                  	// #55
  4033c4:	mov	w2, #0x1                   	// #1
  4033c8:	bl	401c00 <fwrite@plt>
  4033cc:	bl	401af0 <abort@plt>
  4033d0:	stp	x29, x30, [sp, #-48]!
  4033d4:	str	x21, [sp, #16]
  4033d8:	stp	x20, x19, [sp, #32]
  4033dc:	mov	x29, sp
  4033e0:	mov	x19, x0
  4033e4:	bl	401ce0 <__errno_location@plt>
  4033e8:	ldr	w21, [x0]
  4033ec:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4033f0:	add	x8, x8, #0x310
  4033f4:	cmp	x19, #0x0
  4033f8:	mov	x20, x0
  4033fc:	csel	x0, x8, x19, eq  // eq = none
  403400:	mov	w1, #0x38                  	// #56
  403404:	bl	40661c <ferror@plt+0x491c>
  403408:	str	w21, [x20]
  40340c:	ldp	x20, x19, [sp, #32]
  403410:	ldr	x21, [sp, #16]
  403414:	ldp	x29, x30, [sp], #48
  403418:	ret
  40341c:	adrp	x8, 41a000 <ferror@plt+0x18300>
  403420:	add	x8, x8, #0x310
  403424:	cmp	x0, #0x0
  403428:	csel	x8, x8, x0, eq  // eq = none
  40342c:	ldr	w0, [x8]
  403430:	ret
  403434:	adrp	x8, 41a000 <ferror@plt+0x18300>
  403438:	add	x8, x8, #0x310
  40343c:	cmp	x0, #0x0
  403440:	csel	x8, x8, x0, eq  // eq = none
  403444:	str	w1, [x8]
  403448:	ret
  40344c:	adrp	x8, 41a000 <ferror@plt+0x18300>
  403450:	add	x8, x8, #0x310
  403454:	cmp	x0, #0x0
  403458:	ubfx	w9, w1, #5, #3
  40345c:	csel	x8, x8, x0, eq  // eq = none
  403460:	add	x8, x8, w9, uxtw #2
  403464:	ldr	w9, [x8, #8]
  403468:	lsr	w10, w9, w1
  40346c:	and	w0, w10, #0x1
  403470:	and	w10, w2, #0x1
  403474:	eor	w10, w0, w10
  403478:	lsl	w10, w10, w1
  40347c:	eor	w9, w10, w9
  403480:	str	w9, [x8, #8]
  403484:	ret
  403488:	adrp	x8, 41a000 <ferror@plt+0x18300>
  40348c:	add	x8, x8, #0x310
  403490:	cmp	x0, #0x0
  403494:	csel	x8, x8, x0, eq  // eq = none
  403498:	ldr	w0, [x8, #4]
  40349c:	str	w1, [x8, #4]
  4034a0:	ret
  4034a4:	stp	x29, x30, [sp, #-16]!
  4034a8:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4034ac:	add	x8, x8, #0x310
  4034b0:	cmp	x0, #0x0
  4034b4:	csel	x8, x8, x0, eq  // eq = none
  4034b8:	mov	w9, #0xa                   	// #10
  4034bc:	mov	x29, sp
  4034c0:	str	w9, [x8]
  4034c4:	cbz	x1, 4034d8 <ferror@plt+0x17d8>
  4034c8:	cbz	x2, 4034d8 <ferror@plt+0x17d8>
  4034cc:	stp	x1, x2, [x8, #40]
  4034d0:	ldp	x29, x30, [sp], #16
  4034d4:	ret
  4034d8:	bl	401af0 <abort@plt>
  4034dc:	sub	sp, sp, #0x60
  4034e0:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4034e4:	add	x8, x8, #0x310
  4034e8:	cmp	x4, #0x0
  4034ec:	stp	x29, x30, [sp, #16]
  4034f0:	str	x25, [sp, #32]
  4034f4:	stp	x24, x23, [sp, #48]
  4034f8:	stp	x22, x21, [sp, #64]
  4034fc:	stp	x20, x19, [sp, #80]
  403500:	add	x29, sp, #0x10
  403504:	mov	x19, x3
  403508:	mov	x20, x2
  40350c:	mov	x21, x1
  403510:	mov	x22, x0
  403514:	csel	x24, x8, x4, eq  // eq = none
  403518:	bl	401ce0 <__errno_location@plt>
  40351c:	ldp	w4, w5, [x24]
  403520:	ldp	x7, x8, [x24, #40]
  403524:	ldr	w25, [x0]
  403528:	mov	x23, x0
  40352c:	add	x6, x24, #0x8
  403530:	mov	x0, x22
  403534:	mov	x1, x21
  403538:	mov	x2, x20
  40353c:	mov	x3, x19
  403540:	str	x8, [sp]
  403544:	bl	403568 <ferror@plt+0x1868>
  403548:	str	w25, [x23]
  40354c:	ldp	x20, x19, [sp, #80]
  403550:	ldp	x22, x21, [sp, #64]
  403554:	ldp	x24, x23, [sp, #48]
  403558:	ldr	x25, [sp, #32]
  40355c:	ldp	x29, x30, [sp, #16]
  403560:	add	sp, sp, #0x60
  403564:	ret
  403568:	sub	sp, sp, #0x120
  40356c:	stp	x29, x30, [sp, #192]
  403570:	add	x29, sp, #0xc0
  403574:	ldr	x8, [x29, #96]
  403578:	stp	x28, x27, [sp, #208]
  40357c:	stp	x26, x25, [sp, #224]
  403580:	stp	x24, x23, [sp, #240]
  403584:	stp	x22, x21, [sp, #256]
  403588:	stp	x20, x19, [sp, #272]
  40358c:	str	x7, [sp, #80]
  403590:	stur	x6, [x29, #-48]
  403594:	mov	w19, w5
  403598:	mov	w20, w4
  40359c:	mov	x23, x3
  4035a0:	mov	x21, x2
  4035a4:	mov	x27, x1
  4035a8:	str	x8, [sp, #96]
  4035ac:	mov	x24, x0
  4035b0:	bl	401bb0 <__ctype_get_mb_cur_max@plt>
  4035b4:	mov	w1, w20
  4035b8:	mov	x22, xzr
  4035bc:	mov	w8, wzr
  4035c0:	mov	w28, wzr
  4035c4:	str	w19, [sp, #64]
  4035c8:	ubfx	w19, w19, #1, #1
  4035cc:	add	x9, x21, #0x1
  4035d0:	mov	w15, #0x1                   	// #1
  4035d4:	str	x0, [sp, #56]
  4035d8:	stur	xzr, [x29, #-80]
  4035dc:	stur	xzr, [x29, #-56]
  4035e0:	str	wzr, [sp, #88]
  4035e4:	stur	x9, [x29, #-72]
  4035e8:	cmp	w1, #0xa
  4035ec:	b.hi	4041c0 <ferror@plt+0x24c0>  // b.pmore
  4035f0:	adrp	x12, 409000 <ferror@plt+0x7300>
  4035f4:	mov	w9, w1
  4035f8:	add	x12, x12, #0x8
  4035fc:	adr	x10, 403620 <ferror@plt+0x1920>
  403600:	ldrb	w11, [x12, x9]
  403604:	add	x10, x10, x11, lsl #2
  403608:	mov	x26, x27
  40360c:	mov	x20, xzr
  403610:	mov	w16, wzr
  403614:	mov	w9, #0x1                   	// #1
  403618:	mov	w27, w28
  40361c:	br	x10
  403620:	adrp	x0, 409000 <ferror@plt+0x7300>
  403624:	add	x0, x0, #0x166
  403628:	mov	w20, w1
  40362c:	mov	w22, w15
  403630:	bl	4048d8 <ferror@plt+0x2bd8>
  403634:	str	x0, [sp, #80]
  403638:	adrp	x0, 409000 <ferror@plt+0x7300>
  40363c:	add	x0, x0, #0x168
  403640:	mov	w1, w20
  403644:	bl	4048d8 <ferror@plt+0x2bd8>
  403648:	mov	w15, w22
  40364c:	mov	w1, w20
  403650:	str	x0, [sp, #96]
  403654:	stur	w1, [x29, #-28]
  403658:	tbnz	w19, #0, 403698 <ferror@plt+0x1998>
  40365c:	ldr	x8, [sp, #80]
  403660:	ldrb	w9, [x8]
  403664:	cbz	w9, 403698 <ferror@plt+0x1998>
  403668:	mov	w27, w15
  40366c:	mov	x10, xzr
  403670:	add	x8, x8, #0x1
  403674:	b	403688 <ferror@plt+0x1988>
  403678:	ldrb	w9, [x8, x10]
  40367c:	add	x20, x10, #0x1
  403680:	mov	x10, x20
  403684:	cbz	w9, 4036a0 <ferror@plt+0x19a0>
  403688:	cmp	x10, x26
  40368c:	b.cs	403678 <ferror@plt+0x1978>  // b.hs, b.nlast
  403690:	strb	w9, [x24, x10]
  403694:	b	403678 <ferror@plt+0x1978>
  403698:	mov	w27, w15
  40369c:	mov	x20, xzr
  4036a0:	ldr	x25, [sp, #96]
  4036a4:	mov	x0, x25
  4036a8:	bl	4018e0 <strlen@plt>
  4036ac:	ldur	w1, [x29, #-28]
  4036b0:	mov	x22, x0
  4036b4:	stur	x25, [x29, #-56]
  4036b8:	mov	w9, #0x1                   	// #1
  4036bc:	mov	w16, w19
  4036c0:	mov	w15, w27
  4036c4:	mov	w27, w28
  4036c8:	b	403774 <ferror@plt+0x1a74>
  4036cc:	mov	w19, #0x1                   	// #1
  4036d0:	mov	w1, #0x5                   	// #5
  4036d4:	tbz	w19, #0, 403700 <ferror@plt+0x1a00>
  4036d8:	adrp	x8, 409000 <ferror@plt+0x7300>
  4036dc:	mov	x20, xzr
  4036e0:	mov	w22, #0x1                   	// #1
  4036e4:	add	x8, x8, #0x164
  4036e8:	stur	x8, [x29, #-56]
  4036ec:	b	403720 <ferror@plt+0x1a20>
  4036f0:	mov	x20, xzr
  4036f4:	mov	w16, wzr
  4036f8:	mov	w9, w8
  4036fc:	b	403774 <ferror@plt+0x1a74>
  403700:	cbz	x26, 40370c <ferror@plt+0x1a0c>
  403704:	mov	w8, #0x22                  	// #34
  403708:	strb	w8, [x24]
  40370c:	adrp	x8, 409000 <ferror@plt+0x7300>
  403710:	add	x8, x8, #0x164
  403714:	mov	w20, #0x1                   	// #1
  403718:	stur	x8, [x29, #-56]
  40371c:	mov	w22, #0x1                   	// #1
  403720:	mov	w9, #0x1                   	// #1
  403724:	b	403770 <ferror@plt+0x1a70>
  403728:	mov	w8, #0x1                   	// #1
  40372c:	mov	w19, #0x1                   	// #1
  403730:	eor	w9, w19, #0x1
  403734:	orr	w8, w8, w9
  403738:	tbz	w19, #0, 403748 <ferror@plt+0x1a48>
  40373c:	mov	x20, xzr
  403740:	mov	w1, #0x2                   	// #2
  403744:	b	40375c <ferror@plt+0x1a5c>
  403748:	cbz	x26, 403754 <ferror@plt+0x1a54>
  40374c:	mov	w9, #0x27                  	// #39
  403750:	strb	w9, [x24]
  403754:	mov	w1, #0x2                   	// #2
  403758:	mov	w20, #0x1                   	// #1
  40375c:	adrp	x9, 409000 <ferror@plt+0x7300>
  403760:	add	x9, x9, #0x168
  403764:	stur	x9, [x29, #-56]
  403768:	mov	w22, #0x1                   	// #1
  40376c:	mov	w9, w8
  403770:	mov	w16, w19
  403774:	ldur	x8, [x29, #-48]
  403778:	mov	w14, w9
  40377c:	eor	w17, w16, #0x1
  403780:	stur	w17, [x29, #-60]
  403784:	cmp	x8, #0x0
  403788:	cset	w8, eq  // eq = none
  40378c:	cmp	x22, #0x0
  403790:	cset	w9, ne  // ne = any
  403794:	cmp	w1, #0x2
  403798:	cset	w10, ne  // ne = any
  40379c:	and	w13, w10, w14
  4037a0:	and	w11, w9, w16
  4037a4:	orr	w10, w10, w17
  4037a8:	and	w17, w9, w13
  4037ac:	orr	w9, w13, w16
  4037b0:	eor	w9, w9, #0x1
  4037b4:	cset	w12, eq  // eq = none
  4037b8:	orr	w8, w8, w9
  4037bc:	mov	x25, xzr
  4037c0:	and	w11, w14, w11
  4037c4:	stur	w10, [x29, #-84]
  4037c8:	and	w10, w12, w16
  4037cc:	stur	w8, [x29, #-24]
  4037d0:	eor	w8, w14, #0x1
  4037d4:	str	w11, [sp, #72]
  4037d8:	str	w10, [sp, #92]
  4037dc:	stur	w14, [x29, #-64]
  4037e0:	str	w8, [sp, #76]
  4037e4:	stp	w16, w1, [x29, #-32]
  4037e8:	stur	w17, [x29, #-36]
  4037ec:	b	4037f4 <ferror@plt+0x1af4>
  4037f0:	add	x25, x25, #0x1
  4037f4:	cmn	x23, #0x1
  4037f8:	b.eq	40380c <ferror@plt+0x1b0c>  // b.none
  4037fc:	cmp	x25, x23
  403800:	cset	w8, eq  // eq = none
  403804:	tbz	w8, #0, 40381c <ferror@plt+0x1b1c>
  403808:	b	404070 <ferror@plt+0x2370>
  40380c:	ldrb	w8, [x21, x25]
  403810:	cmp	w8, #0x0
  403814:	cset	w8, eq  // eq = none
  403818:	tbnz	w8, #0, 404070 <ferror@plt+0x2370>
  40381c:	cbz	w17, 403858 <ferror@plt+0x1b58>
  403820:	cmp	x22, #0x2
  403824:	add	x19, x25, x22
  403828:	b.cc	403850 <ferror@plt+0x1b50>  // b.lo, b.ul, b.last
  40382c:	cmn	x23, #0x1
  403830:	b.ne	403850 <ferror@plt+0x1b50>  // b.any
  403834:	mov	x0, x21
  403838:	mov	w23, w15
  40383c:	bl	4018e0 <strlen@plt>
  403840:	ldp	w17, w16, [x29, #-36]
  403844:	ldur	w1, [x29, #-28]
  403848:	mov	w15, w23
  40384c:	mov	x23, x0
  403850:	cmp	x19, x23
  403854:	b.ls	403994 <ferror@plt+0x1c94>  // b.plast
  403858:	mov	w28, wzr
  40385c:	ldrb	w19, [x21, x25]
  403860:	cmp	w19, #0x7e
  403864:	b.hi	403ac8 <ferror@plt+0x1dc8>  // b.pmore
  403868:	adrp	x14, 409000 <ferror@plt+0x7300>
  40386c:	add	x14, x14, #0x13
  403870:	adr	x13, 403894 <ferror@plt+0x1b94>
  403874:	ldrb	w10, [x14, x19]
  403878:	add	x13, x13, x10, lsl #2
  40387c:	mov	w11, wzr
  403880:	mov	w9, wzr
  403884:	mov	w8, #0x1                   	// #1
  403888:	mov	w12, #0x6e                  	// #110
  40388c:	mov	w10, #0x61                  	// #97
  403890:	br	x13
  403894:	ldur	w10, [x29, #-24]
  403898:	tbnz	w10, #0, 4038b8 <ferror@plt+0x1bb8>
  40389c:	ldur	x11, [x29, #-48]
  4038a0:	ubfx	w10, w19, #5, #3
  4038a4:	ldr	w10, [x11, w10, uxtw #2]
  4038a8:	lsr	w10, w10, w19
  4038ac:	tbz	w10, #0, 4038b8 <ferror@plt+0x1bb8>
  4038b0:	mov	w10, w19
  4038b4:	b	4038c0 <ferror@plt+0x1bc0>
  4038b8:	mov	w10, w19
  4038bc:	tbz	w28, #0, 403938 <ferror@plt+0x1c38>
  4038c0:	tbz	w16, #0, 4038cc <ferror@plt+0x1bcc>
  4038c4:	mov	w10, #0x10                  	// #16
  4038c8:	b	403984 <ferror@plt+0x1c84>
  4038cc:	cmp	w1, #0x2
  4038d0:	cset	w9, ne  // ne = any
  4038d4:	orr	w9, w9, w27
  4038d8:	tbnz	w9, #0, 40391c <ferror@plt+0x1c1c>
  4038dc:	cmp	x20, x26
  4038e0:	b.cs	4038ec <ferror@plt+0x1bec>  // b.hs, b.nlast
  4038e4:	mov	w9, #0x27                  	// #39
  4038e8:	strb	w9, [x24, x20]
  4038ec:	add	x9, x20, #0x1
  4038f0:	cmp	x9, x26
  4038f4:	b.cs	403900 <ferror@plt+0x1c00>  // b.hs, b.nlast
  4038f8:	mov	w11, #0x24                  	// #36
  4038fc:	strb	w11, [x24, x9]
  403900:	add	x9, x20, #0x2
  403904:	cmp	x9, x26
  403908:	b.cs	403914 <ferror@plt+0x1c14>  // b.hs, b.nlast
  40390c:	mov	w11, #0x27                  	// #39
  403910:	strb	w11, [x24, x9]
  403914:	add	x20, x20, #0x3
  403918:	mov	w27, #0x1                   	// #1
  40391c:	cmp	x20, x26
  403920:	b.cs	40392c <ferror@plt+0x1c2c>  // b.hs, b.nlast
  403924:	mov	w9, #0x5c                  	// #92
  403928:	strb	w9, [x24, x20]
  40392c:	add	x20, x20, #0x1
  403930:	mov	w9, #0x1                   	// #1
  403934:	mov	w19, w10
  403938:	tbnz	w9, #0, 40396c <ferror@plt+0x1c6c>
  40393c:	tbz	w27, #0, 40396c <ferror@plt+0x1c6c>
  403940:	cmp	x20, x26
  403944:	b.cs	403950 <ferror@plt+0x1c50>  // b.hs, b.nlast
  403948:	mov	w9, #0x27                  	// #39
  40394c:	strb	w9, [x24, x20]
  403950:	add	x9, x20, #0x1
  403954:	cmp	x9, x26
  403958:	b.cs	403964 <ferror@plt+0x1c64>  // b.hs, b.nlast
  40395c:	mov	w10, #0x27                  	// #39
  403960:	strb	w10, [x24, x9]
  403964:	mov	w27, wzr
  403968:	add	x20, x20, #0x2
  40396c:	cmp	x20, x26
  403970:	b.cs	403978 <ferror@plt+0x1c78>  // b.hs, b.nlast
  403974:	strb	w19, [x24, x20]
  403978:	mov	w10, wzr
  40397c:	add	x20, x20, #0x1
  403980:	and	w15, w15, w8
  403984:	cbz	w10, 4037f0 <ferror@plt+0x1af0>
  403988:	cmp	w10, #0xf
  40398c:	b.eq	4037f0 <ferror@plt+0x1af0>  // b.none
  403990:	b	4040f4 <ferror@plt+0x23f4>
  403994:	ldur	x1, [x29, #-56]
  403998:	add	x0, x21, x25
  40399c:	mov	x2, x22
  4039a0:	mov	w19, w15
  4039a4:	bl	401a80 <bcmp@plt>
  4039a8:	ldur	w9, [x29, #-60]
  4039ac:	cmp	w0, #0x0
  4039b0:	cset	w8, ne  // ne = any
  4039b4:	cset	w28, eq  // eq = none
  4039b8:	orr	w8, w8, w9
  4039bc:	tbz	w8, #0, 4039d0 <ferror@plt+0x1cd0>
  4039c0:	ldp	w16, w1, [x29, #-32]
  4039c4:	ldur	w17, [x29, #-36]
  4039c8:	mov	w15, w19
  4039cc:	b	40385c <ferror@plt+0x1b5c>
  4039d0:	ldp	w16, w1, [x29, #-32]
  4039d4:	ldur	w17, [x29, #-36]
  4039d8:	mov	w10, #0x10                  	// #16
  4039dc:	mov	w15, w19
  4039e0:	b	403984 <ferror@plt+0x1c84>
  4039e4:	cmp	x23, #0x1
  4039e8:	b.eq	403a0c <ferror@plt+0x1d0c>  // b.none
  4039ec:	cmn	x23, #0x1
  4039f0:	b.ne	403a10 <ferror@plt+0x1d10>  // b.any
  4039f4:	ldrb	w8, [x21, #1]
  4039f8:	cbz	w8, 403a0c <ferror@plt+0x1d0c>
  4039fc:	mov	w9, wzr
  403a00:	mov	w8, wzr
  403a04:	mov	x23, #0xffffffffffffffff    	// #-1
  403a08:	b	403894 <ferror@plt+0x1b94>
  403a0c:	cbz	x25, 403a1c <ferror@plt+0x1d1c>
  403a10:	mov	w9, wzr
  403a14:	mov	w8, wzr
  403a18:	b	403894 <ferror@plt+0x1b94>
  403a1c:	mov	w11, #0x1                   	// #1
  403a20:	cmp	w1, #0x2
  403a24:	b.ne	403a2c <ferror@plt+0x1d2c>  // b.any
  403a28:	tbnz	w16, #0, 4038c4 <ferror@plt+0x1bc4>
  403a2c:	mov	w9, wzr
  403a30:	mov	w8, w11
  403a34:	b	403894 <ferror@plt+0x1b94>
  403a38:	cmp	w1, #0x2
  403a3c:	b.ne	403af8 <ferror@plt+0x1df8>  // b.any
  403a40:	tbnz	w16, #0, 4038c4 <ferror@plt+0x1bc4>
  403a44:	b	403b04 <ferror@plt+0x1e04>
  403a48:	mov	w10, #0x66                  	// #102
  403a4c:	b	403b1c <ferror@plt+0x1e1c>
  403a50:	mov	w12, #0x74                  	// #116
  403a54:	b	403b10 <ferror@plt+0x1e10>
  403a58:	mov	w10, #0x62                  	// #98
  403a5c:	b	403b1c <ferror@plt+0x1e1c>
  403a60:	mov	w12, #0x72                  	// #114
  403a64:	b	403b10 <ferror@plt+0x1e10>
  403a68:	ldur	w8, [x29, #-64]
  403a6c:	tbz	w8, #0, 403b30 <ferror@plt+0x1e30>
  403a70:	tbnz	w16, #0, 4038c4 <ferror@plt+0x1bc4>
  403a74:	cmp	w1, #0x2
  403a78:	cset	w8, ne  // ne = any
  403a7c:	orr	w8, w8, w27
  403a80:	tbz	w8, #0, 403f90 <ferror@plt+0x2290>
  403a84:	mov	x9, x20
  403a88:	b	403fd0 <ferror@plt+0x22d0>
  403a8c:	cmp	w1, #0x5
  403a90:	b.eq	403cac <ferror@plt+0x1fac>  // b.none
  403a94:	cmp	w1, #0x2
  403a98:	b.ne	403a10 <ferror@plt+0x1d10>  // b.any
  403a9c:	tbz	w16, #0, 403a10 <ferror@plt+0x1d10>
  403aa0:	b	4038c4 <ferror@plt+0x1bc4>
  403aa4:	mov	w10, #0x76                  	// #118
  403aa8:	b	403b1c <ferror@plt+0x1e1c>
  403aac:	cmp	w1, #0x2
  403ab0:	b.ne	403b40 <ferror@plt+0x1e40>  // b.any
  403ab4:	tbz	w16, #0, 403d90 <ferror@plt+0x2090>
  403ab8:	mov	w8, #0x1                   	// #1
  403abc:	mov	w10, #0x10                  	// #16
  403ac0:	str	w8, [sp, #88]
  403ac4:	b	403984 <ferror@plt+0x1c84>
  403ac8:	ldr	x8, [sp, #56]
  403acc:	str	w15, [sp, #52]
  403ad0:	str	x24, [sp, #40]
  403ad4:	cmp	x8, #0x1
  403ad8:	b.ne	403b48 <ferror@plt+0x1e48>  // b.any
  403adc:	bl	401b70 <__ctype_b_loc@plt>
  403ae0:	ldr	x8, [x0]
  403ae4:	ldur	w1, [x29, #-28]
  403ae8:	mov	w24, #0x1                   	// #1
  403aec:	ldrh	w8, [x8, x19, lsl #1]
  403af0:	ubfx	w10, w8, #14, #1
  403af4:	b	403e10 <ferror@plt+0x2110>
  403af8:	ldr	w8, [sp, #72]
  403afc:	mov	w12, w19
  403b00:	tbz	w8, #0, 403b10 <ferror@plt+0x1e10>
  403b04:	mov	w9, wzr
  403b08:	mov	w8, wzr
  403b0c:	b	403938 <ferror@plt+0x1c38>
  403b10:	ldur	w8, [x29, #-84]
  403b14:	mov	w10, w12
  403b18:	tbz	w8, #0, 4038c4 <ferror@plt+0x1bc4>
  403b1c:	ldur	w11, [x29, #-64]
  403b20:	mov	w9, wzr
  403b24:	mov	w8, wzr
  403b28:	tbz	w11, #0, 403894 <ferror@plt+0x1b94>
  403b2c:	b	4038c0 <ferror@plt+0x1bc0>
  403b30:	ldr	w8, [sp, #64]
  403b34:	tbz	w8, #0, 403a10 <ferror@plt+0x1d10>
  403b38:	mov	w10, #0xf                   	// #15
  403b3c:	b	403984 <ferror@plt+0x1c84>
  403b40:	mov	w9, wzr
  403b44:	b	403dfc <ferror@plt+0x20fc>
  403b48:	cmn	x23, #0x1
  403b4c:	str	x22, [sp, #16]
  403b50:	stur	xzr, [x29, #-16]
  403b54:	b.ne	403b64 <ferror@plt+0x1e64>  // b.any
  403b58:	mov	x0, x21
  403b5c:	bl	4018e0 <strlen@plt>
  403b60:	mov	x23, x0
  403b64:	sub	x8, x23, x25
  403b68:	str	x8, [sp, #8]
  403b6c:	add	x8, x21, x25
  403b70:	str	x8, [sp, #32]
  403b74:	ldur	x8, [x29, #-72]
  403b78:	mov	x24, xzr
  403b7c:	add	x8, x8, x25
  403b80:	str	x8, [sp, #24]
  403b84:	mov	w8, #0x1                   	// #1
  403b88:	str	w8, [sp, #68]
  403b8c:	add	x8, x24, x25
  403b90:	add	x1, x21, x8
  403b94:	sub	x2, x23, x8
  403b98:	sub	x0, x29, #0x14
  403b9c:	sub	x3, x29, #0x10
  403ba0:	mov	w22, w27
  403ba4:	bl	407094 <ferror@plt+0x5394>
  403ba8:	cbz	x0, 403c00 <ferror@plt+0x1f00>
  403bac:	mov	x27, x0
  403bb0:	cmn	x0, #0x1
  403bb4:	b.eq	403bfc <ferror@plt+0x1efc>  // b.none
  403bb8:	cmn	x27, #0x2
  403bbc:	b.ne	403c08 <ferror@plt+0x1f08>  // b.any
  403bc0:	add	x8, x24, x25
  403bc4:	cmp	x8, x23
  403bc8:	mov	w27, w22
  403bcc:	b.cs	403bf0 <ferror@plt+0x1ef0>  // b.hs, b.nlast
  403bd0:	ldr	x9, [sp, #32]
  403bd4:	ldrb	w8, [x9, x24]
  403bd8:	cbz	w8, 403bf0 <ferror@plt+0x1ef0>
  403bdc:	add	x24, x24, #0x1
  403be0:	add	x8, x25, x24
  403be4:	cmp	x8, x23
  403be8:	b.cc	403bd4 <ferror@plt+0x1ed4>  // b.lo, b.ul, b.last
  403bec:	ldr	x24, [sp, #8]
  403bf0:	str	wzr, [sp, #68]
  403bf4:	mov	w10, #0x34                  	// #52
  403bf8:	b	403c98 <ferror@plt+0x1f98>
  403bfc:	str	wzr, [sp, #68]
  403c00:	mov	w10, #0x34                  	// #52
  403c04:	b	403c94 <ferror@plt+0x1f94>
  403c08:	ldr	w8, [sp, #92]
  403c0c:	cbz	w8, 403c70 <ferror@plt+0x1f70>
  403c10:	cmp	x27, #0x2
  403c14:	b.cc	403c68 <ferror@plt+0x1f68>  // b.lo, b.ul, b.last
  403c18:	ldr	x9, [sp, #24]
  403c1c:	sub	x8, x27, #0x1
  403c20:	add	x9, x9, x24
  403c24:	b	403c34 <ferror@plt+0x1f34>
  403c28:	subs	x8, x8, #0x1
  403c2c:	add	x9, x9, #0x1
  403c30:	b.eq	403c68 <ferror@plt+0x1f68>  // b.none
  403c34:	ldrb	w10, [x9]
  403c38:	sub	w10, w10, #0x5b
  403c3c:	cmp	w10, #0x21
  403c40:	b.hi	403c28 <ferror@plt+0x1f28>  // b.pmore
  403c44:	mov	w11, #0x1                   	// #1
  403c48:	lsl	x10, x11, x10
  403c4c:	mov	x11, #0x2b                  	// #43
  403c50:	movk	x11, #0x2, lsl #32
  403c54:	tst	x10, x11
  403c58:	b.eq	403c28 <ferror@plt+0x1f28>  // b.none
  403c5c:	mov	w10, #0x10                  	// #16
  403c60:	cbnz	w10, 403c94 <ferror@plt+0x1f94>
  403c64:	b	403c70 <ferror@plt+0x1f70>
  403c68:	mov	w10, wzr
  403c6c:	cbnz	w10, 403c94 <ferror@plt+0x1f94>
  403c70:	ldur	w0, [x29, #-20]
  403c74:	bl	401cc0 <iswprint@plt>
  403c78:	ldr	w9, [sp, #68]
  403c7c:	cmp	w0, #0x0
  403c80:	cset	w8, ne  // ne = any
  403c84:	mov	w10, wzr
  403c88:	and	w9, w9, w8
  403c8c:	add	x24, x27, x24
  403c90:	str	w9, [sp, #68]
  403c94:	mov	w27, w22
  403c98:	cbnz	w10, 403d60 <ferror@plt+0x2060>
  403c9c:	sub	x0, x29, #0x10
  403ca0:	bl	401b10 <mbsinit@plt>
  403ca4:	cbz	w0, 403b8c <ferror@plt+0x1e8c>
  403ca8:	b	403d68 <ferror@plt+0x2068>
  403cac:	ldr	w8, [sp, #64]
  403cb0:	tbz	w8, #2, 403a10 <ferror@plt+0x1d10>
  403cb4:	add	x10, x25, #0x2
  403cb8:	cmp	x10, x23
  403cbc:	b.cs	403a10 <ferror@plt+0x1d10>  // b.hs, b.nlast
  403cc0:	add	x8, x25, x21
  403cc4:	ldrb	w8, [x8, #1]
  403cc8:	cmp	w8, #0x3f
  403ccc:	b.ne	403a10 <ferror@plt+0x1d10>  // b.any
  403cd0:	ldrb	w11, [x21, x10]
  403cd4:	mov	w9, wzr
  403cd8:	cmp	w11, #0x3e
  403cdc:	b.hi	404068 <ferror@plt+0x2368>  // b.pmore
  403ce0:	mov	w8, #0x1                   	// #1
  403ce4:	mov	x12, #0xa38200000000        	// #179778741075968
  403ce8:	lsl	x8, x8, x11
  403cec:	movk	x12, #0x7000, lsl #48
  403cf0:	tst	x8, x12
  403cf4:	b.eq	404068 <ferror@plt+0x2368>  // b.none
  403cf8:	tbnz	w16, #0, 4038c4 <ferror@plt+0x1bc4>
  403cfc:	cmp	x20, x26
  403d00:	b.cs	403d0c <ferror@plt+0x200c>  // b.hs, b.nlast
  403d04:	mov	w8, #0x3f                  	// #63
  403d08:	strb	w8, [x24, x20]
  403d0c:	add	x8, x20, #0x1
  403d10:	cmp	x8, x26
  403d14:	b.cs	403d20 <ferror@plt+0x2020>  // b.hs, b.nlast
  403d18:	mov	w9, #0x22                  	// #34
  403d1c:	strb	w9, [x24, x8]
  403d20:	add	x8, x20, #0x2
  403d24:	cmp	x8, x26
  403d28:	b.cs	403d34 <ferror@plt+0x2034>  // b.hs, b.nlast
  403d2c:	mov	w9, #0x22                  	// #34
  403d30:	strb	w9, [x24, x8]
  403d34:	add	x8, x20, #0x3
  403d38:	cmp	x8, x26
  403d3c:	b.cs	403d48 <ferror@plt+0x2048>  // b.hs, b.nlast
  403d40:	mov	w9, #0x3f                  	// #63
  403d44:	strb	w9, [x24, x8]
  403d48:	mov	w9, wzr
  403d4c:	mov	w8, wzr
  403d50:	add	x20, x20, #0x4
  403d54:	mov	x25, x10
  403d58:	mov	w19, w11
  403d5c:	b	403894 <ferror@plt+0x1b94>
  403d60:	cmp	w10, #0x34
  403d64:	b.ne	403d6c <ferror@plt+0x206c>  // b.any
  403d68:	mov	w10, wzr
  403d6c:	ldp	w16, w1, [x29, #-32]
  403d70:	ldr	w15, [sp, #52]
  403d74:	ldr	x22, [sp, #16]
  403d78:	ldur	w17, [x29, #-36]
  403d7c:	cbz	w10, 403e0c <ferror@plt+0x210c>
  403d80:	ldr	x24, [sp, #40]
  403d84:	mov	w11, wzr
  403d88:	mov	w8, wzr
  403d8c:	b	40404c <ferror@plt+0x234c>
  403d90:	ldur	x10, [x29, #-80]
  403d94:	cmp	x26, #0x0
  403d98:	cset	w8, eq  // eq = none
  403d9c:	cmp	x10, #0x0
  403da0:	cset	w9, ne  // ne = any
  403da4:	orr	w8, w9, w8
  403da8:	cmp	w8, #0x0
  403dac:	csel	x10, x10, x26, ne  // ne = any
  403db0:	csel	x26, x26, xzr, ne  // ne = any
  403db4:	cmp	x20, x26
  403db8:	stur	x10, [x29, #-80]
  403dbc:	b.cs	403dc8 <ferror@plt+0x20c8>  // b.hs, b.nlast
  403dc0:	mov	w8, #0x27                  	// #39
  403dc4:	strb	w8, [x24, x20]
  403dc8:	add	x8, x20, #0x1
  403dcc:	cmp	x8, x26
  403dd0:	b.cs	403ddc <ferror@plt+0x20dc>  // b.hs, b.nlast
  403dd4:	mov	w9, #0x5c                  	// #92
  403dd8:	strb	w9, [x24, x8]
  403ddc:	add	x8, x20, #0x2
  403de0:	cmp	x8, x26
  403de4:	b.cs	403df0 <ferror@plt+0x20f0>  // b.hs, b.nlast
  403de8:	mov	w9, #0x27                  	// #39
  403dec:	strb	w9, [x24, x8]
  403df0:	mov	w27, wzr
  403df4:	mov	w9, wzr
  403df8:	add	x20, x20, #0x3
  403dfc:	mov	w8, #0x1                   	// #1
  403e00:	str	w8, [sp, #88]
  403e04:	mov	w8, #0x1                   	// #1
  403e08:	b	403894 <ferror@plt+0x1b94>
  403e0c:	ldr	w10, [sp, #68]
  403e10:	ldr	w9, [sp, #76]
  403e14:	and	w8, w10, #0x1
  403e18:	cmp	x24, #0x1
  403e1c:	orr	w9, w10, w9
  403e20:	b.hi	403e40 <ferror@plt+0x2140>  // b.pmore
  403e24:	tbz	w9, #0, 403e40 <ferror@plt+0x2140>
  403e28:	ldr	x24, [sp, #40]
  403e2c:	ldr	w15, [sp, #52]
  403e30:	ldp	w17, w16, [x29, #-36]
  403e34:	mov	w11, wzr
  403e38:	mov	w10, wzr
  403e3c:	b	40404c <ferror@plt+0x234c>
  403e40:	add	x10, x24, x25
  403e44:	ldr	x24, [sp, #40]
  403e48:	ldr	w15, [sp, #52]
  403e4c:	ldp	w17, w16, [x29, #-36]
  403e50:	mov	w11, wzr
  403e54:	b	403e68 <ferror@plt+0x2168>
  403e58:	ldur	x13, [x29, #-72]
  403e5c:	add	x20, x20, #0x1
  403e60:	ldrb	w19, [x13, x25]
  403e64:	mov	x25, x12
  403e68:	tbz	w9, #0, 403e8c <ferror@plt+0x218c>
  403e6c:	tbz	w28, #0, 403f34 <ferror@plt+0x2234>
  403e70:	cmp	x20, x26
  403e74:	b.cs	403e80 <ferror@plt+0x2180>  // b.hs, b.nlast
  403e78:	mov	w12, #0x5c                  	// #92
  403e7c:	strb	w12, [x24, x20]
  403e80:	mov	w28, wzr
  403e84:	add	x20, x20, #0x1
  403e88:	b	403f34 <ferror@plt+0x2234>
  403e8c:	tbnz	w16, #0, 404048 <ferror@plt+0x2348>
  403e90:	cmp	w1, #0x2
  403e94:	cset	w11, ne  // ne = any
  403e98:	orr	w11, w11, w27
  403e9c:	tbnz	w11, #0, 403ee0 <ferror@plt+0x21e0>
  403ea0:	cmp	x20, x26
  403ea4:	b.cs	403eb0 <ferror@plt+0x21b0>  // b.hs, b.nlast
  403ea8:	mov	w11, #0x27                  	// #39
  403eac:	strb	w11, [x24, x20]
  403eb0:	add	x11, x20, #0x1
  403eb4:	cmp	x11, x26
  403eb8:	b.cs	403ec4 <ferror@plt+0x21c4>  // b.hs, b.nlast
  403ebc:	mov	w12, #0x24                  	// #36
  403ec0:	strb	w12, [x24, x11]
  403ec4:	add	x11, x20, #0x2
  403ec8:	cmp	x11, x26
  403ecc:	b.cs	403ed8 <ferror@plt+0x21d8>  // b.hs, b.nlast
  403ed0:	mov	w12, #0x27                  	// #39
  403ed4:	strb	w12, [x24, x11]
  403ed8:	add	x20, x20, #0x3
  403edc:	mov	w27, #0x1                   	// #1
  403ee0:	cmp	x20, x26
  403ee4:	b.cs	403ef0 <ferror@plt+0x21f0>  // b.hs, b.nlast
  403ee8:	mov	w11, #0x5c                  	// #92
  403eec:	strb	w11, [x24, x20]
  403ef0:	add	x11, x20, #0x1
  403ef4:	cmp	x11, x26
  403ef8:	b.cs	403f08 <ferror@plt+0x2208>  // b.hs, b.nlast
  403efc:	mov	w12, #0x30                  	// #48
  403f00:	bfxil	w12, w19, #6, #2
  403f04:	strb	w12, [x24, x11]
  403f08:	add	x11, x20, #0x2
  403f0c:	cmp	x11, x26
  403f10:	b.cs	403f20 <ferror@plt+0x2220>  // b.hs, b.nlast
  403f14:	mov	w12, #0x30                  	// #48
  403f18:	bfxil	w12, w19, #3, #3
  403f1c:	strb	w12, [x24, x11]
  403f20:	mov	w12, #0x30                  	// #48
  403f24:	bfxil	w12, w19, #0, #3
  403f28:	add	x20, x20, #0x3
  403f2c:	mov	w11, #0x1                   	// #1
  403f30:	mov	w19, w12
  403f34:	add	x12, x25, #0x1
  403f38:	cmp	x10, x12
  403f3c:	b.ls	403f88 <ferror@plt+0x2288>  // b.plast
  403f40:	and	w13, w11, #0x1
  403f44:	orn	w13, w13, w27
  403f48:	tbnz	w13, #0, 403f78 <ferror@plt+0x2278>
  403f4c:	cmp	x20, x26
  403f50:	b.cs	403f5c <ferror@plt+0x225c>  // b.hs, b.nlast
  403f54:	mov	w13, #0x27                  	// #39
  403f58:	strb	w13, [x24, x20]
  403f5c:	add	x13, x20, #0x1
  403f60:	cmp	x13, x26
  403f64:	b.cs	403f70 <ferror@plt+0x2270>  // b.hs, b.nlast
  403f68:	mov	w14, #0x27                  	// #39
  403f6c:	strb	w14, [x24, x13]
  403f70:	mov	w27, wzr
  403f74:	add	x20, x20, #0x2
  403f78:	cmp	x20, x26
  403f7c:	b.cs	403e58 <ferror@plt+0x2158>  // b.hs, b.nlast
  403f80:	strb	w19, [x24, x20]
  403f84:	b	403e58 <ferror@plt+0x2158>
  403f88:	mov	w10, #0x2c                  	// #44
  403f8c:	b	40404c <ferror@plt+0x234c>
  403f90:	cmp	x20, x26
  403f94:	b.cs	403fa0 <ferror@plt+0x22a0>  // b.hs, b.nlast
  403f98:	mov	w8, #0x27                  	// #39
  403f9c:	strb	w8, [x24, x20]
  403fa0:	add	x8, x20, #0x1
  403fa4:	cmp	x8, x26
  403fa8:	b.cs	403fb4 <ferror@plt+0x22b4>  // b.hs, b.nlast
  403fac:	mov	w9, #0x24                  	// #36
  403fb0:	strb	w9, [x24, x8]
  403fb4:	add	x8, x20, #0x2
  403fb8:	cmp	x8, x26
  403fbc:	b.cs	403fc8 <ferror@plt+0x22c8>  // b.hs, b.nlast
  403fc0:	mov	w9, #0x27                  	// #39
  403fc4:	strb	w9, [x24, x8]
  403fc8:	add	x9, x20, #0x3
  403fcc:	mov	w27, #0x1                   	// #1
  403fd0:	cmp	x9, x26
  403fd4:	b.cs	403fe0 <ferror@plt+0x22e0>  // b.hs, b.nlast
  403fd8:	mov	w8, #0x5c                  	// #92
  403fdc:	strb	w8, [x24, x9]
  403fe0:	cmp	w1, #0x2
  403fe4:	add	x20, x9, #0x1
  403fe8:	b.eq	404038 <ferror@plt+0x2338>  // b.none
  403fec:	add	x8, x25, #0x1
  403ff0:	cmp	x8, x23
  403ff4:	b.cs	404038 <ferror@plt+0x2338>  // b.hs, b.nlast
  403ff8:	ldrb	w8, [x21, x8]
  403ffc:	sub	w8, w8, #0x30
  404000:	cmp	w8, #0x9
  404004:	b.hi	404038 <ferror@plt+0x2338>  // b.pmore
  404008:	cmp	x20, x26
  40400c:	b.cs	404018 <ferror@plt+0x2318>  // b.hs, b.nlast
  404010:	mov	w8, #0x30                  	// #48
  404014:	strb	w8, [x24, x20]
  404018:	add	x8, x9, #0x2
  40401c:	cmp	x8, x26
  404020:	b.cs	40402c <ferror@plt+0x232c>  // b.hs, b.nlast
  404024:	mov	w10, #0x30                  	// #48
  404028:	strb	w10, [x24, x8]
  40402c:	mov	w8, wzr
  404030:	add	x20, x9, #0x3
  404034:	b	40403c <ferror@plt+0x233c>
  404038:	mov	w8, wzr
  40403c:	mov	w9, #0x1                   	// #1
  404040:	mov	w19, #0x30                  	// #48
  404044:	b	403894 <ferror@plt+0x1b94>
  404048:	mov	w10, #0x10                  	// #16
  40404c:	cmp	w8, #0x0
  404050:	cset	w8, ne  // ne = any
  404054:	cmp	w10, #0x2c
  404058:	and	w9, w11, #0x1
  40405c:	b.eq	403938 <ferror@plt+0x1c38>  // b.none
  404060:	cbz	w10, 403894 <ferror@plt+0x1b94>
  404064:	b	403984 <ferror@plt+0x1c84>
  404068:	mov	w8, w9
  40406c:	b	403894 <ferror@plt+0x1b94>
  404070:	cmp	x20, #0x0
  404074:	cset	w8, eq  // eq = none
  404078:	cmp	w1, #0x2
  40407c:	cset	w9, eq  // eq = none
  404080:	and	w8, w9, w8
  404084:	and	w8, w16, w8
  404088:	tbnz	w8, #0, 4040fc <ferror@plt+0x23fc>
  40408c:	ldur	w9, [x29, #-64]
  404090:	cmp	w1, #0x2
  404094:	cset	w8, ne  // ne = any
  404098:	orr	w8, w16, w8
  40409c:	tbnz	w8, #0, 4040d0 <ferror@plt+0x23d0>
  4040a0:	ldr	w8, [sp, #88]
  4040a4:	eor	w8, w8, #0x1
  4040a8:	tbnz	w8, #0, 4040d0 <ferror@plt+0x23d0>
  4040ac:	tbnz	w15, #0, 40419c <ferror@plt+0x249c>
  4040b0:	ldur	x8, [x29, #-80]
  4040b4:	cbz	x8, 4040d0 <ferror@plt+0x23d0>
  4040b8:	mov	w28, w27
  4040bc:	ldur	x27, [x29, #-80]
  4040c0:	mov	w1, #0x2                   	// #2
  4040c4:	mov	w8, w9
  4040c8:	mov	w19, w16
  4040cc:	cbz	x26, 4035e8 <ferror@plt+0x18e8>
  4040d0:	ldur	x10, [x29, #-56]
  4040d4:	cmp	x10, #0x0
  4040d8:	cset	w8, eq  // eq = none
  4040dc:	orr	w8, w8, w16
  4040e0:	tbnz	w8, #0, 40418c <ferror@plt+0x248c>
  4040e4:	ldrb	w9, [x10]
  4040e8:	cbz	w9, 40418c <ferror@plt+0x248c>
  4040ec:	add	x8, x10, #0x1
  4040f0:	b	404158 <ferror@plt+0x2458>
  4040f4:	cmp	w10, #0x10
  4040f8:	b.ne	404168 <ferror@plt+0x2468>  // b.any
  4040fc:	ldur	w8, [x29, #-64]
  404100:	mov	w9, #0x4                   	// #4
  404104:	mov	x0, x24
  404108:	mov	x2, x21
  40410c:	tst	w8, #0x1
  404110:	mov	w8, #0x2                   	// #2
  404114:	csel	w8, w9, w8, ne  // ne = any
  404118:	cmp	w1, #0x2
  40411c:	csel	w4, w8, w1, eq  // eq = none
  404120:	ldr	w8, [sp, #64]
  404124:	mov	x1, x26
  404128:	mov	x3, x23
  40412c:	mov	x6, xzr
  404130:	and	w5, w8, #0xfffffffd
  404134:	ldr	x8, [sp, #96]
  404138:	str	x8, [sp]
  40413c:	ldr	x7, [sp, #80]
  404140:	bl	403568 <ferror@plt+0x1868>
  404144:	mov	x20, x0
  404148:	b	404168 <ferror@plt+0x2468>
  40414c:	ldrb	w9, [x8], #1
  404150:	add	x20, x20, #0x1
  404154:	cbz	w9, 40418c <ferror@plt+0x248c>
  404158:	cmp	x20, x26
  40415c:	b.cs	40414c <ferror@plt+0x244c>  // b.hs, b.nlast
  404160:	strb	w9, [x24, x20]
  404164:	b	40414c <ferror@plt+0x244c>
  404168:	mov	x0, x20
  40416c:	ldp	x20, x19, [sp, #272]
  404170:	ldp	x22, x21, [sp, #256]
  404174:	ldp	x24, x23, [sp, #240]
  404178:	ldp	x26, x25, [sp, #224]
  40417c:	ldp	x28, x27, [sp, #208]
  404180:	ldp	x29, x30, [sp, #192]
  404184:	add	sp, sp, #0x120
  404188:	ret
  40418c:	cmp	x20, x26
  404190:	b.cs	404168 <ferror@plt+0x2468>  // b.hs, b.nlast
  404194:	strb	wzr, [x24, x20]
  404198:	b	404168 <ferror@plt+0x2468>
  40419c:	ldr	x8, [sp, #96]
  4041a0:	ldur	x1, [x29, #-80]
  4041a4:	ldr	w5, [sp, #64]
  4041a8:	ldur	x6, [x29, #-48]
  4041ac:	mov	w4, #0x5                   	// #5
  4041b0:	mov	x0, x24
  4041b4:	mov	x2, x21
  4041b8:	mov	x3, x23
  4041bc:	b	404138 <ferror@plt+0x2438>
  4041c0:	bl	401af0 <abort@plt>
  4041c4:	stp	x29, x30, [sp, #-16]!
  4041c8:	mov	x3, x2
  4041cc:	mov	x2, xzr
  4041d0:	mov	x29, sp
  4041d4:	bl	4041e0 <ferror@plt+0x24e0>
  4041d8:	ldp	x29, x30, [sp], #16
  4041dc:	ret
  4041e0:	sub	sp, sp, #0x70
  4041e4:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4041e8:	add	x8, x8, #0x310
  4041ec:	cmp	x3, #0x0
  4041f0:	stp	x29, x30, [sp, #16]
  4041f4:	stp	x28, x27, [sp, #32]
  4041f8:	stp	x26, x25, [sp, #48]
  4041fc:	stp	x24, x23, [sp, #64]
  404200:	stp	x22, x21, [sp, #80]
  404204:	stp	x20, x19, [sp, #96]
  404208:	add	x29, sp, #0x10
  40420c:	mov	x19, x2
  404210:	mov	x22, x1
  404214:	mov	x23, x0
  404218:	csel	x21, x8, x3, eq  // eq = none
  40421c:	bl	401ce0 <__errno_location@plt>
  404220:	ldp	w4, w8, [x21]
  404224:	cmp	x19, #0x0
  404228:	ldp	x7, x9, [x21, #40]
  40422c:	ldr	w28, [x0]
  404230:	cset	w10, eq  // eq = none
  404234:	orr	w25, w8, w10
  404238:	add	x26, x21, #0x8
  40423c:	mov	x24, x0
  404240:	mov	x0, xzr
  404244:	mov	x1, xzr
  404248:	mov	x2, x23
  40424c:	mov	x3, x22
  404250:	mov	w5, w25
  404254:	mov	x6, x26
  404258:	str	x9, [sp]
  40425c:	bl	403568 <ferror@plt+0x1868>
  404260:	add	x27, x0, #0x1
  404264:	mov	x20, x0
  404268:	mov	x0, x27
  40426c:	bl	406590 <ferror@plt+0x4890>
  404270:	ldr	w4, [x21]
  404274:	ldp	x7, x8, [x21, #40]
  404278:	mov	x1, x27
  40427c:	mov	x2, x23
  404280:	mov	x3, x22
  404284:	mov	w5, w25
  404288:	mov	x6, x26
  40428c:	mov	x21, x0
  404290:	str	x8, [sp]
  404294:	bl	403568 <ferror@plt+0x1868>
  404298:	str	w28, [x24]
  40429c:	cbz	x19, 4042a4 <ferror@plt+0x25a4>
  4042a0:	str	x20, [x19]
  4042a4:	mov	x0, x21
  4042a8:	ldp	x20, x19, [sp, #96]
  4042ac:	ldp	x22, x21, [sp, #80]
  4042b0:	ldp	x24, x23, [sp, #64]
  4042b4:	ldp	x26, x25, [sp, #48]
  4042b8:	ldp	x28, x27, [sp, #32]
  4042bc:	ldp	x29, x30, [sp, #16]
  4042c0:	add	sp, sp, #0x70
  4042c4:	ret
  4042c8:	stp	x29, x30, [sp, #-64]!
  4042cc:	stp	x20, x19, [sp, #48]
  4042d0:	adrp	x20, 41a000 <ferror@plt+0x18300>
  4042d4:	stp	x22, x21, [sp, #32]
  4042d8:	ldr	w8, [x20, #616]
  4042dc:	adrp	x21, 41a000 <ferror@plt+0x18300>
  4042e0:	ldr	x19, [x21, #608]
  4042e4:	str	x23, [sp, #16]
  4042e8:	cmp	w8, #0x2
  4042ec:	mov	x29, sp
  4042f0:	b.lt	404314 <ferror@plt+0x2614>  // b.tstop
  4042f4:	add	x22, x19, #0x18
  4042f8:	mov	w23, #0x1                   	// #1
  4042fc:	ldr	x0, [x22], #16
  404300:	bl	401ba0 <free@plt>
  404304:	ldrsw	x8, [x20, #616]
  404308:	add	x23, x23, #0x1
  40430c:	cmp	x23, x8
  404310:	b.lt	4042fc <ferror@plt+0x25fc>  // b.tstop
  404314:	ldr	x0, [x19, #8]
  404318:	adrp	x23, 41a000 <ferror@plt+0x18300>
  40431c:	add	x23, x23, #0x348
  404320:	adrp	x22, 41a000 <ferror@plt+0x18300>
  404324:	cmp	x0, x23
  404328:	add	x22, x22, #0x270
  40432c:	b.eq	40433c <ferror@plt+0x263c>  // b.none
  404330:	bl	401ba0 <free@plt>
  404334:	mov	w8, #0x100                 	// #256
  404338:	stp	x8, x23, [x22]
  40433c:	cmp	x19, x22
  404340:	b.eq	404350 <ferror@plt+0x2650>  // b.none
  404344:	mov	x0, x19
  404348:	bl	401ba0 <free@plt>
  40434c:	str	x22, [x21, #608]
  404350:	mov	w8, #0x1                   	// #1
  404354:	str	w8, [x20, #616]
  404358:	ldp	x20, x19, [sp, #48]
  40435c:	ldp	x22, x21, [sp, #32]
  404360:	ldr	x23, [sp, #16]
  404364:	ldp	x29, x30, [sp], #64
  404368:	ret
  40436c:	stp	x29, x30, [sp, #-16]!
  404370:	adrp	x3, 41a000 <ferror@plt+0x18300>
  404374:	add	x3, x3, #0x310
  404378:	mov	x2, #0xffffffffffffffff    	// #-1
  40437c:	mov	x29, sp
  404380:	bl	40438c <ferror@plt+0x268c>
  404384:	ldp	x29, x30, [sp], #16
  404388:	ret
  40438c:	sub	sp, sp, #0x80
  404390:	stp	x29, x30, [sp, #32]
  404394:	add	x29, sp, #0x20
  404398:	stp	x28, x27, [sp, #48]
  40439c:	stp	x26, x25, [sp, #64]
  4043a0:	stp	x24, x23, [sp, #80]
  4043a4:	stp	x22, x21, [sp, #96]
  4043a8:	stp	x20, x19, [sp, #112]
  4043ac:	mov	x22, x3
  4043b0:	stur	x2, [x29, #-8]
  4043b4:	mov	x21, x1
  4043b8:	mov	w23, w0
  4043bc:	bl	401ce0 <__errno_location@plt>
  4043c0:	tbnz	w23, #31, 404510 <ferror@plt+0x2810>
  4043c4:	adrp	x25, 41a000 <ferror@plt+0x18300>
  4043c8:	ldr	w8, [x25, #616]
  4043cc:	adrp	x28, 41a000 <ferror@plt+0x18300>
  4043d0:	ldr	w20, [x0]
  4043d4:	ldr	x27, [x28, #608]
  4043d8:	mov	x19, x0
  4043dc:	cmp	w8, w23
  4043e0:	b.gt	40444c <ferror@plt+0x274c>
  4043e4:	mov	w8, #0x7fffffff            	// #2147483647
  4043e8:	cmp	w23, w8
  4043ec:	stur	w20, [x29, #-12]
  4043f0:	b.eq	404514 <ferror@plt+0x2814>  // b.none
  4043f4:	adrp	x20, 41a000 <ferror@plt+0x18300>
  4043f8:	add	x20, x20, #0x270
  4043fc:	add	w26, w23, #0x1
  404400:	cmp	x27, x20
  404404:	csel	x0, xzr, x27, eq  // eq = none
  404408:	sbfiz	x1, x26, #4, #32
  40440c:	bl	4064e0 <ferror@plt+0x47e0>
  404410:	mov	x24, x0
  404414:	cmp	x27, x20
  404418:	str	x0, [x28, #608]
  40441c:	b.ne	404428 <ferror@plt+0x2728>  // b.any
  404420:	ldr	q0, [x20]
  404424:	str	q0, [x24]
  404428:	ldrsw	x8, [x25, #616]
  40442c:	mov	w1, wzr
  404430:	add	x0, x24, x8, lsl #4
  404434:	sub	w8, w26, w8
  404438:	sbfiz	x2, x8, #4, #32
  40443c:	bl	401a40 <memset@plt>
  404440:	ldur	w20, [x29, #-12]
  404444:	mov	x27, x24
  404448:	str	w26, [x25, #616]
  40444c:	add	x28, x27, w23, sxtw #4
  404450:	mov	x27, x28
  404454:	ldr	x26, [x28]
  404458:	ldr	x23, [x27, #8]!
  40445c:	ldp	w4, w8, [x22]
  404460:	ldp	x7, x9, [x22, #40]
  404464:	ldur	x3, [x29, #-8]
  404468:	add	x24, x22, #0x8
  40446c:	orr	w25, w8, #0x1
  404470:	mov	x0, x23
  404474:	mov	x1, x26
  404478:	mov	x2, x21
  40447c:	mov	w5, w25
  404480:	mov	x6, x24
  404484:	str	x9, [sp]
  404488:	bl	403568 <ferror@plt+0x1868>
  40448c:	cmp	x26, x0
  404490:	b.hi	4044e8 <ferror@plt+0x27e8>  // b.pmore
  404494:	adrp	x8, 41a000 <ferror@plt+0x18300>
  404498:	add	x8, x8, #0x348
  40449c:	add	x26, x0, #0x1
  4044a0:	cmp	x23, x8
  4044a4:	str	x26, [x28]
  4044a8:	b.eq	4044b4 <ferror@plt+0x27b4>  // b.none
  4044ac:	mov	x0, x23
  4044b0:	bl	401ba0 <free@plt>
  4044b4:	mov	x0, x26
  4044b8:	bl	406590 <ferror@plt+0x4890>
  4044bc:	str	x0, [x27]
  4044c0:	ldr	w4, [x22]
  4044c4:	ldp	x7, x8, [x22, #40]
  4044c8:	ldur	x3, [x29, #-8]
  4044cc:	mov	x1, x26
  4044d0:	mov	x2, x21
  4044d4:	mov	w5, w25
  4044d8:	mov	x6, x24
  4044dc:	mov	x23, x0
  4044e0:	str	x8, [sp]
  4044e4:	bl	403568 <ferror@plt+0x1868>
  4044e8:	str	w20, [x19]
  4044ec:	mov	x0, x23
  4044f0:	ldp	x20, x19, [sp, #112]
  4044f4:	ldp	x22, x21, [sp, #96]
  4044f8:	ldp	x24, x23, [sp, #80]
  4044fc:	ldp	x26, x25, [sp, #64]
  404500:	ldp	x28, x27, [sp, #48]
  404504:	ldp	x29, x30, [sp, #32]
  404508:	add	sp, sp, #0x80
  40450c:	ret
  404510:	bl	401af0 <abort@plt>
  404514:	bl	40668c <ferror@plt+0x498c>
  404518:	stp	x29, x30, [sp, #-16]!
  40451c:	adrp	x3, 41a000 <ferror@plt+0x18300>
  404520:	add	x3, x3, #0x310
  404524:	mov	x29, sp
  404528:	bl	40438c <ferror@plt+0x268c>
  40452c:	ldp	x29, x30, [sp], #16
  404530:	ret
  404534:	stp	x29, x30, [sp, #-16]!
  404538:	mov	x1, x0
  40453c:	mov	w0, wzr
  404540:	mov	x29, sp
  404544:	bl	40436c <ferror@plt+0x266c>
  404548:	ldp	x29, x30, [sp], #16
  40454c:	ret
  404550:	stp	x29, x30, [sp, #-16]!
  404554:	mov	x2, x1
  404558:	mov	x1, x0
  40455c:	mov	w0, wzr
  404560:	mov	x29, sp
  404564:	bl	404518 <ferror@plt+0x2818>
  404568:	ldp	x29, x30, [sp], #16
  40456c:	ret
  404570:	sub	sp, sp, #0x60
  404574:	stp	x20, x19, [sp, #80]
  404578:	mov	w20, w0
  40457c:	add	x8, sp, #0x8
  404580:	mov	w0, w1
  404584:	stp	x29, x30, [sp, #64]
  404588:	add	x29, sp, #0x40
  40458c:	mov	x19, x2
  404590:	bl	4045b8 <ferror@plt+0x28b8>
  404594:	add	x3, sp, #0x8
  404598:	mov	x2, #0xffffffffffffffff    	// #-1
  40459c:	mov	w0, w20
  4045a0:	mov	x1, x19
  4045a4:	bl	40438c <ferror@plt+0x268c>
  4045a8:	ldp	x20, x19, [sp, #80]
  4045ac:	ldp	x29, x30, [sp, #64]
  4045b0:	add	sp, sp, #0x60
  4045b4:	ret
  4045b8:	stp	x29, x30, [sp, #-16]!
  4045bc:	movi	v0.2d, #0x0
  4045c0:	cmp	w0, #0xa
  4045c4:	mov	x29, sp
  4045c8:	str	xzr, [x8, #48]
  4045cc:	stp	q0, q0, [x8, #16]
  4045d0:	str	q0, [x8]
  4045d4:	b.eq	4045e4 <ferror@plt+0x28e4>  // b.none
  4045d8:	str	w0, [x8]
  4045dc:	ldp	x29, x30, [sp], #16
  4045e0:	ret
  4045e4:	bl	401af0 <abort@plt>
  4045e8:	sub	sp, sp, #0x70
  4045ec:	str	x21, [sp, #80]
  4045f0:	mov	w21, w0
  4045f4:	add	x8, sp, #0x8
  4045f8:	mov	w0, w1
  4045fc:	stp	x29, x30, [sp, #64]
  404600:	stp	x20, x19, [sp, #96]
  404604:	add	x29, sp, #0x40
  404608:	mov	x19, x3
  40460c:	mov	x20, x2
  404610:	bl	4045b8 <ferror@plt+0x28b8>
  404614:	add	x3, sp, #0x8
  404618:	mov	w0, w21
  40461c:	mov	x1, x20
  404620:	mov	x2, x19
  404624:	bl	40438c <ferror@plt+0x268c>
  404628:	ldp	x20, x19, [sp, #96]
  40462c:	ldr	x21, [sp, #80]
  404630:	ldp	x29, x30, [sp, #64]
  404634:	add	sp, sp, #0x70
  404638:	ret
  40463c:	stp	x29, x30, [sp, #-16]!
  404640:	mov	x2, x1
  404644:	mov	w1, w0
  404648:	mov	w0, wzr
  40464c:	mov	x29, sp
  404650:	bl	404570 <ferror@plt+0x2870>
  404654:	ldp	x29, x30, [sp], #16
  404658:	ret
  40465c:	stp	x29, x30, [sp, #-16]!
  404660:	mov	x3, x2
  404664:	mov	x2, x1
  404668:	mov	w1, w0
  40466c:	mov	w0, wzr
  404670:	mov	x29, sp
  404674:	bl	4045e8 <ferror@plt+0x28e8>
  404678:	ldp	x29, x30, [sp], #16
  40467c:	ret
  404680:	sub	sp, sp, #0x60
  404684:	adrp	x9, 41a000 <ferror@plt+0x18300>
  404688:	add	x9, x9, #0x310
  40468c:	ldp	q0, q1, [x9]
  404690:	ldr	q2, [x9, #32]
  404694:	ldr	x9, [x9, #48]
  404698:	mov	w8, w2
  40469c:	stp	x20, x19, [sp, #80]
  4046a0:	mov	x19, x1
  4046a4:	mov	x20, x0
  4046a8:	mov	x0, sp
  4046ac:	mov	w2, #0x1                   	// #1
  4046b0:	mov	w1, w8
  4046b4:	stp	x29, x30, [sp, #64]
  4046b8:	add	x29, sp, #0x40
  4046bc:	stp	q0, q1, [sp]
  4046c0:	str	q2, [sp, #32]
  4046c4:	str	x9, [sp, #48]
  4046c8:	bl	40344c <ferror@plt+0x174c>
  4046cc:	mov	x3, sp
  4046d0:	mov	w0, wzr
  4046d4:	mov	x1, x20
  4046d8:	mov	x2, x19
  4046dc:	bl	40438c <ferror@plt+0x268c>
  4046e0:	ldp	x20, x19, [sp, #80]
  4046e4:	ldp	x29, x30, [sp, #64]
  4046e8:	add	sp, sp, #0x60
  4046ec:	ret
  4046f0:	stp	x29, x30, [sp, #-16]!
  4046f4:	mov	w2, w1
  4046f8:	mov	x1, #0xffffffffffffffff    	// #-1
  4046fc:	mov	x29, sp
  404700:	bl	404680 <ferror@plt+0x2980>
  404704:	ldp	x29, x30, [sp], #16
  404708:	ret
  40470c:	stp	x29, x30, [sp, #-16]!
  404710:	mov	w1, #0x3a                  	// #58
  404714:	mov	x29, sp
  404718:	bl	4046f0 <ferror@plt+0x29f0>
  40471c:	ldp	x29, x30, [sp], #16
  404720:	ret
  404724:	stp	x29, x30, [sp, #-16]!
  404728:	mov	w2, #0x3a                  	// #58
  40472c:	mov	x29, sp
  404730:	bl	404680 <ferror@plt+0x2980>
  404734:	ldp	x29, x30, [sp], #16
  404738:	ret
  40473c:	sub	sp, sp, #0x60
  404740:	stp	x20, x19, [sp, #80]
  404744:	mov	w20, w0
  404748:	add	x8, sp, #0x8
  40474c:	mov	w0, w1
  404750:	stp	x29, x30, [sp, #64]
  404754:	add	x29, sp, #0x40
  404758:	mov	x19, x2
  40475c:	bl	4045b8 <ferror@plt+0x28b8>
  404760:	add	x0, sp, #0x8
  404764:	mov	w1, #0x3a                  	// #58
  404768:	mov	w2, #0x1                   	// #1
  40476c:	bl	40344c <ferror@plt+0x174c>
  404770:	add	x3, sp, #0x8
  404774:	mov	x2, #0xffffffffffffffff    	// #-1
  404778:	mov	w0, w20
  40477c:	mov	x1, x19
  404780:	bl	40438c <ferror@plt+0x268c>
  404784:	ldp	x20, x19, [sp, #80]
  404788:	ldp	x29, x30, [sp, #64]
  40478c:	add	sp, sp, #0x60
  404790:	ret
  404794:	stp	x29, x30, [sp, #-16]!
  404798:	mov	x4, #0xffffffffffffffff    	// #-1
  40479c:	mov	x29, sp
  4047a0:	bl	4047ac <ferror@plt+0x2aac>
  4047a4:	ldp	x29, x30, [sp], #16
  4047a8:	ret
  4047ac:	sub	sp, sp, #0x70
  4047b0:	adrp	x8, 41a000 <ferror@plt+0x18300>
  4047b4:	add	x8, x8, #0x310
  4047b8:	ldp	q0, q1, [x8]
  4047bc:	ldr	q2, [x8, #32]
  4047c0:	ldr	x8, [x8, #48]
  4047c4:	str	x21, [sp, #80]
  4047c8:	mov	w21, w0
  4047cc:	mov	x0, sp
  4047d0:	stp	x29, x30, [sp, #64]
  4047d4:	stp	x20, x19, [sp, #96]
  4047d8:	add	x29, sp, #0x40
  4047dc:	mov	x19, x4
  4047e0:	mov	x20, x3
  4047e4:	stp	q0, q1, [sp]
  4047e8:	str	q2, [sp, #32]
  4047ec:	str	x8, [sp, #48]
  4047f0:	bl	4034a4 <ferror@plt+0x17a4>
  4047f4:	mov	x3, sp
  4047f8:	mov	w0, w21
  4047fc:	mov	x1, x20
  404800:	mov	x2, x19
  404804:	bl	40438c <ferror@plt+0x268c>
  404808:	ldp	x20, x19, [sp, #96]
  40480c:	ldr	x21, [sp, #80]
  404810:	ldp	x29, x30, [sp, #64]
  404814:	add	sp, sp, #0x70
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-16]!
  404820:	mov	x3, x2
  404824:	mov	x2, x1
  404828:	mov	x1, x0
  40482c:	mov	w0, wzr
  404830:	mov	x29, sp
  404834:	bl	404794 <ferror@plt+0x2a94>
  404838:	ldp	x29, x30, [sp], #16
  40483c:	ret
  404840:	stp	x29, x30, [sp, #-16]!
  404844:	mov	x4, x3
  404848:	mov	x3, x2
  40484c:	mov	x2, x1
  404850:	mov	x1, x0
  404854:	mov	w0, wzr
  404858:	mov	x29, sp
  40485c:	bl	4047ac <ferror@plt+0x2aac>
  404860:	ldp	x29, x30, [sp], #16
  404864:	ret
  404868:	stp	x29, x30, [sp, #-16]!
  40486c:	adrp	x3, 41a000 <ferror@plt+0x18300>
  404870:	add	x3, x3, #0x280
  404874:	mov	x29, sp
  404878:	bl	40438c <ferror@plt+0x268c>
  40487c:	ldp	x29, x30, [sp], #16
  404880:	ret
  404884:	stp	x29, x30, [sp, #-16]!
  404888:	mov	x2, x1
  40488c:	mov	x1, x0
  404890:	mov	w0, wzr
  404894:	mov	x29, sp
  404898:	bl	404868 <ferror@plt+0x2b68>
  40489c:	ldp	x29, x30, [sp], #16
  4048a0:	ret
  4048a4:	stp	x29, x30, [sp, #-16]!
  4048a8:	mov	x2, #0xffffffffffffffff    	// #-1
  4048ac:	mov	x29, sp
  4048b0:	bl	404868 <ferror@plt+0x2b68>
  4048b4:	ldp	x29, x30, [sp], #16
  4048b8:	ret
  4048bc:	stp	x29, x30, [sp, #-16]!
  4048c0:	mov	x1, x0
  4048c4:	mov	w0, wzr
  4048c8:	mov	x29, sp
  4048cc:	bl	4048a4 <ferror@plt+0x2ba4>
  4048d0:	ldp	x29, x30, [sp], #16
  4048d4:	ret
  4048d8:	stp	x29, x30, [sp, #-48]!
  4048dc:	stp	x20, x19, [sp, #32]
  4048e0:	mov	x20, x0
  4048e4:	mov	w19, w1
  4048e8:	mov	w2, #0x5                   	// #5
  4048ec:	mov	x0, xzr
  4048f0:	mov	x1, x20
  4048f4:	str	x21, [sp, #16]
  4048f8:	mov	x29, sp
  4048fc:	bl	401c80 <dcgettext@plt>
  404900:	cmp	x0, x20
  404904:	b.ne	404990 <ferror@plt+0x2c90>  // b.any
  404908:	bl	4082e4 <ferror@plt+0x65e4>
  40490c:	mov	w1, #0x55                  	// #85
  404910:	mov	w2, #0x54                  	// #84
  404914:	mov	w3, #0x46                  	// #70
  404918:	mov	w4, #0x2d                  	// #45
  40491c:	mov	w5, #0x38                  	// #56
  404920:	mov	w6, wzr
  404924:	mov	w7, wzr
  404928:	mov	x21, x0
  40492c:	bl	4049bc <ferror@plt+0x2cbc>
  404930:	cbz	w0, 40494c <ferror@plt+0x2c4c>
  404934:	ldrb	w8, [x20]
  404938:	adrp	x9, 409000 <ferror@plt+0x7300>
  40493c:	adrp	x10, 409000 <ferror@plt+0x7300>
  404940:	add	x9, x9, #0x16e
  404944:	add	x10, x10, #0x16a
  404948:	b	404988 <ferror@plt+0x2c88>
  40494c:	mov	w1, #0x47                  	// #71
  404950:	mov	w2, #0x42                  	// #66
  404954:	mov	w3, #0x31                  	// #49
  404958:	mov	w4, #0x38                  	// #56
  40495c:	mov	w5, #0x30                  	// #48
  404960:	mov	w6, #0x33                  	// #51
  404964:	mov	w7, #0x30                  	// #48
  404968:	mov	x0, x21
  40496c:	bl	4049bc <ferror@plt+0x2cbc>
  404970:	cbz	w0, 4049a0 <ferror@plt+0x2ca0>
  404974:	ldrb	w8, [x20]
  404978:	adrp	x9, 409000 <ferror@plt+0x7300>
  40497c:	adrp	x10, 409000 <ferror@plt+0x7300>
  404980:	add	x9, x9, #0x176
  404984:	add	x10, x10, #0x172
  404988:	cmp	w8, #0x60
  40498c:	csel	x0, x10, x9, eq  // eq = none
  404990:	ldp	x20, x19, [sp, #32]
  404994:	ldr	x21, [sp, #16]
  404998:	ldp	x29, x30, [sp], #48
  40499c:	ret
  4049a0:	adrp	x8, 409000 <ferror@plt+0x7300>
  4049a4:	adrp	x9, 409000 <ferror@plt+0x7300>
  4049a8:	add	x8, x8, #0x168
  4049ac:	add	x9, x9, #0x164
  4049b0:	cmp	w19, #0x9
  4049b4:	csel	x0, x9, x8, eq  // eq = none
  4049b8:	b	404990 <ferror@plt+0x2c90>
  4049bc:	stp	x29, x30, [sp, #-80]!
  4049c0:	stp	x26, x25, [sp, #16]
  4049c4:	mov	x25, x0
  4049c8:	and	w0, w1, #0xff
  4049cc:	stp	x24, x23, [sp, #32]
  4049d0:	stp	x22, x21, [sp, #48]
  4049d4:	stp	x20, x19, [sp, #64]
  4049d8:	mov	x29, sp
  4049dc:	mov	w19, w7
  4049e0:	mov	w20, w6
  4049e4:	mov	w21, w5
  4049e8:	mov	w22, w4
  4049ec:	mov	w23, w3
  4049f0:	mov	w24, w2
  4049f4:	mov	w26, w1
  4049f8:	bl	407248 <ferror@plt+0x5548>
  4049fc:	ldrb	w8, [x25]
  404a00:	tbz	w0, #0, 404a18 <ferror@plt+0x2d18>
  404a04:	and	w8, w8, #0xffffffdf
  404a08:	cmp	w8, w26, uxtb
  404a0c:	b.eq	404a20 <ferror@plt+0x2d20>  // b.none
  404a10:	mov	w0, wzr
  404a14:	b	404a50 <ferror@plt+0x2d50>
  404a18:	cmp	w8, w26, uxtb
  404a1c:	b.ne	404a10 <ferror@plt+0x2d10>  // b.any
  404a20:	tst	w26, #0xff
  404a24:	b.eq	404a4c <ferror@plt+0x2d4c>  // b.none
  404a28:	mov	x0, x25
  404a2c:	mov	w1, w24
  404a30:	mov	w2, w23
  404a34:	mov	w3, w22
  404a38:	mov	w4, w21
  404a3c:	mov	w5, w20
  404a40:	mov	w6, w19
  404a44:	bl	404a68 <ferror@plt+0x2d68>
  404a48:	b	404a50 <ferror@plt+0x2d50>
  404a4c:	mov	w0, #0x1                   	// #1
  404a50:	ldp	x20, x19, [sp, #64]
  404a54:	ldp	x22, x21, [sp, #48]
  404a58:	ldp	x24, x23, [sp, #32]
  404a5c:	ldp	x26, x25, [sp, #16]
  404a60:	ldp	x29, x30, [sp], #80
  404a64:	ret
  404a68:	stp	x29, x30, [sp, #-80]!
  404a6c:	stp	x24, x23, [sp, #32]
  404a70:	mov	x24, x0
  404a74:	and	w0, w1, #0xff
  404a78:	str	x25, [sp, #16]
  404a7c:	stp	x22, x21, [sp, #48]
  404a80:	stp	x20, x19, [sp, #64]
  404a84:	mov	x29, sp
  404a88:	mov	w19, w6
  404a8c:	mov	w20, w5
  404a90:	mov	w21, w4
  404a94:	mov	w22, w3
  404a98:	mov	w23, w2
  404a9c:	mov	w25, w1
  404aa0:	bl	407248 <ferror@plt+0x5548>
  404aa4:	ldrb	w8, [x24, #1]
  404aa8:	tbz	w0, #0, 404ac0 <ferror@plt+0x2dc0>
  404aac:	and	w8, w8, #0xffffffdf
  404ab0:	cmp	w8, w25, uxtb
  404ab4:	b.eq	404ac8 <ferror@plt+0x2dc8>  // b.none
  404ab8:	mov	w0, wzr
  404abc:	b	404af4 <ferror@plt+0x2df4>
  404ac0:	cmp	w8, w25, uxtb
  404ac4:	b.ne	404ab8 <ferror@plt+0x2db8>  // b.any
  404ac8:	tst	w25, #0xff
  404acc:	b.eq	404af0 <ferror@plt+0x2df0>  // b.none
  404ad0:	mov	x0, x24
  404ad4:	mov	w1, w23
  404ad8:	mov	w2, w22
  404adc:	mov	w3, w21
  404ae0:	mov	w4, w20
  404ae4:	mov	w5, w19
  404ae8:	bl	404b0c <ferror@plt+0x2e0c>
  404aec:	b	404af4 <ferror@plt+0x2df4>
  404af0:	mov	w0, #0x1                   	// #1
  404af4:	ldp	x20, x19, [sp, #64]
  404af8:	ldp	x22, x21, [sp, #48]
  404afc:	ldp	x24, x23, [sp, #32]
  404b00:	ldr	x25, [sp, #16]
  404b04:	ldp	x29, x30, [sp], #80
  404b08:	ret
  404b0c:	stp	x29, x30, [sp, #-64]!
  404b10:	stp	x24, x23, [sp, #16]
  404b14:	mov	x23, x0
  404b18:	and	w0, w1, #0xff
  404b1c:	stp	x22, x21, [sp, #32]
  404b20:	stp	x20, x19, [sp, #48]
  404b24:	mov	x29, sp
  404b28:	mov	w19, w5
  404b2c:	mov	w20, w4
  404b30:	mov	w21, w3
  404b34:	mov	w22, w2
  404b38:	mov	w24, w1
  404b3c:	bl	407248 <ferror@plt+0x5548>
  404b40:	ldrb	w8, [x23, #2]
  404b44:	tbz	w0, #0, 404b5c <ferror@plt+0x2e5c>
  404b48:	and	w8, w8, #0xffffffdf
  404b4c:	cmp	w8, w24, uxtb
  404b50:	b.eq	404b64 <ferror@plt+0x2e64>  // b.none
  404b54:	mov	w0, wzr
  404b58:	b	404b8c <ferror@plt+0x2e8c>
  404b5c:	cmp	w8, w24, uxtb
  404b60:	b.ne	404b54 <ferror@plt+0x2e54>  // b.any
  404b64:	tst	w24, #0xff
  404b68:	b.eq	404b88 <ferror@plt+0x2e88>  // b.none
  404b6c:	mov	x0, x23
  404b70:	mov	w1, w22
  404b74:	mov	w2, w21
  404b78:	mov	w3, w20
  404b7c:	mov	w4, w19
  404b80:	bl	404ba0 <ferror@plt+0x2ea0>
  404b84:	b	404b8c <ferror@plt+0x2e8c>
  404b88:	mov	w0, #0x1                   	// #1
  404b8c:	ldp	x20, x19, [sp, #48]
  404b90:	ldp	x22, x21, [sp, #32]
  404b94:	ldp	x24, x23, [sp, #16]
  404b98:	ldp	x29, x30, [sp], #64
  404b9c:	ret
  404ba0:	stp	x29, x30, [sp, #-64]!
  404ba4:	stp	x22, x21, [sp, #32]
  404ba8:	mov	x22, x0
  404bac:	and	w0, w1, #0xff
  404bb0:	str	x23, [sp, #16]
  404bb4:	stp	x20, x19, [sp, #48]
  404bb8:	mov	x29, sp
  404bbc:	mov	w19, w4
  404bc0:	mov	w20, w3
  404bc4:	mov	w21, w2
  404bc8:	mov	w23, w1
  404bcc:	bl	407248 <ferror@plt+0x5548>
  404bd0:	ldrb	w8, [x22, #3]
  404bd4:	tbz	w0, #0, 404bec <ferror@plt+0x2eec>
  404bd8:	and	w8, w8, #0xffffffdf
  404bdc:	cmp	w8, w23, uxtb
  404be0:	b.eq	404bf4 <ferror@plt+0x2ef4>  // b.none
  404be4:	mov	w0, wzr
  404be8:	b	404c18 <ferror@plt+0x2f18>
  404bec:	cmp	w8, w23, uxtb
  404bf0:	b.ne	404be4 <ferror@plt+0x2ee4>  // b.any
  404bf4:	tst	w23, #0xff
  404bf8:	b.eq	404c14 <ferror@plt+0x2f14>  // b.none
  404bfc:	mov	x0, x22
  404c00:	mov	w1, w21
  404c04:	mov	w2, w20
  404c08:	mov	w3, w19
  404c0c:	bl	404c2c <ferror@plt+0x2f2c>
  404c10:	b	404c18 <ferror@plt+0x2f18>
  404c14:	mov	w0, #0x1                   	// #1
  404c18:	ldp	x20, x19, [sp, #48]
  404c1c:	ldp	x22, x21, [sp, #32]
  404c20:	ldr	x23, [sp, #16]
  404c24:	ldp	x29, x30, [sp], #64
  404c28:	ret
  404c2c:	stp	x29, x30, [sp, #-48]!
  404c30:	stp	x22, x21, [sp, #16]
  404c34:	mov	x21, x0
  404c38:	and	w0, w1, #0xff
  404c3c:	stp	x20, x19, [sp, #32]
  404c40:	mov	x29, sp
  404c44:	mov	w19, w3
  404c48:	mov	w20, w2
  404c4c:	mov	w22, w1
  404c50:	bl	407248 <ferror@plt+0x5548>
  404c54:	ldrb	w8, [x21, #4]
  404c58:	tbz	w0, #0, 404c70 <ferror@plt+0x2f70>
  404c5c:	and	w8, w8, #0xffffffdf
  404c60:	cmp	w8, w22, uxtb
  404c64:	b.eq	404c78 <ferror@plt+0x2f78>  // b.none
  404c68:	mov	w0, wzr
  404c6c:	b	404c98 <ferror@plt+0x2f98>
  404c70:	cmp	w8, w22, uxtb
  404c74:	b.ne	404c68 <ferror@plt+0x2f68>  // b.any
  404c78:	tst	w22, #0xff
  404c7c:	b.eq	404c94 <ferror@plt+0x2f94>  // b.none
  404c80:	mov	x0, x21
  404c84:	mov	w1, w20
  404c88:	mov	w2, w19
  404c8c:	bl	404ca8 <ferror@plt+0x2fa8>
  404c90:	b	404c98 <ferror@plt+0x2f98>
  404c94:	mov	w0, #0x1                   	// #1
  404c98:	ldp	x20, x19, [sp, #32]
  404c9c:	ldp	x22, x21, [sp, #16]
  404ca0:	ldp	x29, x30, [sp], #48
  404ca4:	ret
  404ca8:	stp	x29, x30, [sp, #-48]!
  404cac:	stp	x20, x19, [sp, #32]
  404cb0:	mov	x20, x0
  404cb4:	and	w0, w1, #0xff
  404cb8:	str	x21, [sp, #16]
  404cbc:	mov	x29, sp
  404cc0:	mov	w19, w2
  404cc4:	mov	w21, w1
  404cc8:	bl	407248 <ferror@plt+0x5548>
  404ccc:	ldrb	w8, [x20, #5]
  404cd0:	tbz	w0, #0, 404ce8 <ferror@plt+0x2fe8>
  404cd4:	and	w8, w8, #0xffffffdf
  404cd8:	cmp	w8, w21, uxtb
  404cdc:	b.eq	404cf0 <ferror@plt+0x2ff0>  // b.none
  404ce0:	mov	w0, wzr
  404ce4:	b	404d0c <ferror@plt+0x300c>
  404ce8:	cmp	w8, w21, uxtb
  404cec:	b.ne	404ce0 <ferror@plt+0x2fe0>  // b.any
  404cf0:	tst	w21, #0xff
  404cf4:	b.eq	404d08 <ferror@plt+0x3008>  // b.none
  404cf8:	mov	x0, x20
  404cfc:	mov	w1, w19
  404d00:	bl	404d1c <ferror@plt+0x301c>
  404d04:	b	404d0c <ferror@plt+0x300c>
  404d08:	mov	w0, #0x1                   	// #1
  404d0c:	ldp	x20, x19, [sp, #32]
  404d10:	ldr	x21, [sp, #16]
  404d14:	ldp	x29, x30, [sp], #48
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-32]!
  404d20:	stp	x20, x19, [sp, #16]
  404d24:	mov	x19, x0
  404d28:	and	w0, w1, #0xff
  404d2c:	mov	x29, sp
  404d30:	mov	w20, w1
  404d34:	bl	407248 <ferror@plt+0x5548>
  404d38:	ldrb	w8, [x19, #6]
  404d3c:	tbz	w0, #0, 404d54 <ferror@plt+0x3054>
  404d40:	and	w8, w8, #0xffffffdf
  404d44:	cmp	w8, w20, uxtb
  404d48:	b.eq	404d5c <ferror@plt+0x305c>  // b.none
  404d4c:	mov	w0, wzr
  404d50:	b	404d74 <ferror@plt+0x3074>
  404d54:	cmp	w8, w20, uxtb
  404d58:	b.ne	404d4c <ferror@plt+0x304c>  // b.any
  404d5c:	tst	w20, #0xff
  404d60:	b.eq	404d70 <ferror@plt+0x3070>  // b.none
  404d64:	mov	x0, x19
  404d68:	bl	404d80 <ferror@plt+0x3080>
  404d6c:	b	404d74 <ferror@plt+0x3074>
  404d70:	mov	w0, #0x1                   	// #1
  404d74:	ldp	x20, x19, [sp, #16]
  404d78:	ldp	x29, x30, [sp], #32
  404d7c:	ret
  404d80:	stp	x29, x30, [sp, #-32]!
  404d84:	str	x19, [sp, #16]
  404d88:	mov	x19, x0
  404d8c:	mov	w0, wzr
  404d90:	mov	x29, sp
  404d94:	bl	407248 <ferror@plt+0x5548>
  404d98:	ldrb	w8, [x19, #7]
  404d9c:	tbz	w0, #0, 404db0 <ferror@plt+0x30b0>
  404da0:	tst	w8, #0xffffffdf
  404da4:	b.eq	404db4 <ferror@plt+0x30b4>  // b.none
  404da8:	mov	w0, wzr
  404dac:	b	404db8 <ferror@plt+0x30b8>
  404db0:	cbnz	w8, 404da8 <ferror@plt+0x30a8>
  404db4:	mov	w0, #0x1                   	// #1
  404db8:	ldr	x19, [sp, #16]
  404dbc:	ldp	x29, x30, [sp], #32
  404dc0:	ret
  404dc4:	stp	x29, x30, [sp, #-32]!
  404dc8:	str	x19, [sp, #16]
  404dcc:	mov	x19, x0
  404dd0:	mov	w0, #0x18                  	// #24
  404dd4:	mov	x29, sp
  404dd8:	bl	406488 <ferror@plt+0x4788>
  404ddc:	str	x19, [x0]
  404de0:	ldr	x19, [sp, #16]
  404de4:	stp	xzr, xzr, [x0, #8]
  404de8:	ldp	x29, x30, [sp], #32
  404dec:	ret
  404df0:	stp	x29, x30, [sp, #-16]!
  404df4:	mov	x29, sp
  404df8:	bl	4052c0 <ferror@plt+0x35c0>
  404dfc:	cbz	x0, 404e04 <ferror@plt+0x3104>
  404e00:	bl	404dc4 <ferror@plt+0x30c4>
  404e04:	ldp	x29, x30, [sp], #16
  404e08:	ret
  404e0c:	ldr	x0, [x0]
  404e10:	ret
  404e14:	sub	sp, sp, #0x70
  404e18:	stp	x29, x30, [sp, #16]
  404e1c:	stp	x28, x27, [sp, #32]
  404e20:	stp	x26, x25, [sp, #48]
  404e24:	stp	x24, x23, [sp, #64]
  404e28:	stp	x22, x21, [sp, #80]
  404e2c:	stp	x20, x19, [sp, #96]
  404e30:	mov	x25, x0
  404e34:	ldr	x21, [x0]
  404e38:	ldr	x23, [x25, #8]!
  404e3c:	ldr	x22, [x0, #16]
  404e40:	mov	x19, x1
  404e44:	mov	x20, x0
  404e48:	add	x26, x1, #0x1
  404e4c:	add	x29, sp, #0x10
  404e50:	b	404e68 <ferror@plt+0x3168>
  404e54:	sub	x22, x8, #0x1
  404e58:	mov	w8, #0x1                   	// #1
  404e5c:	mov	x23, x0
  404e60:	mov	x0, x27
  404e64:	tbz	w8, #0, 404f04 <ferror@plt+0x3204>
  404e68:	cmp	x22, x19
  404e6c:	b.cs	404ec4 <ferror@plt+0x31c4>  // b.hs, b.nlast
  404e70:	mov	x24, xzr
  404e74:	mov	x0, x22
  404e78:	bl	404f24 <ferror@plt+0x3224>
  404e7c:	add	x0, x0, #0xff
  404e80:	cmp	x0, x19
  404e84:	add	x24, x24, #0x1
  404e88:	b.cc	404e78 <ferror@plt+0x3178>  // b.lo, b.ul, b.last
  404e8c:	add	x1, sp, #0x8
  404e90:	mov	x0, x21
  404e94:	mov	x2, x24
  404e98:	add	x28, sp, #0x8
  404e9c:	bl	40556c <ferror@plt+0x386c>
  404ea0:	mov	x0, x23
  404ea4:	bl	404f24 <ferror@plt+0x3224>
  404ea8:	ldrb	w8, [x28], #1
  404eac:	add	x23, x0, x8
  404eb0:	mov	x0, x22
  404eb4:	bl	404f24 <ferror@plt+0x3224>
  404eb8:	add	x22, x0, #0xff
  404ebc:	cmp	x22, x19
  404ec0:	b.cc	404ea0 <ferror@plt+0x31a0>  // b.lo, b.ul, b.last
  404ec4:	subs	x8, x22, x19
  404ec8:	b.eq	404efc <ferror@plt+0x31fc>  // b.none
  404ecc:	udiv	x9, x8, x26
  404ed0:	msub	x8, x9, x26, x8
  404ed4:	sub	x11, x22, x8
  404ed8:	udiv	x10, x23, x26
  404edc:	cmp	x23, x11
  404ee0:	msub	x0, x10, x26, x23
  404ee4:	b.hi	404e54 <ferror@plt+0x3154>  // b.pmore
  404ee8:	mov	w8, wzr
  404eec:	stp	x10, x9, [x20, #8]
  404ef0:	mov	x27, x0
  404ef4:	tbnz	w8, #0, 404e68 <ferror@plt+0x3168>
  404ef8:	b	404f04 <ferror@plt+0x3204>
  404efc:	stp	xzr, xzr, [x25]
  404f00:	mov	x0, x23
  404f04:	ldp	x20, x19, [sp, #96]
  404f08:	ldp	x22, x21, [sp, #80]
  404f0c:	ldp	x24, x23, [sp, #64]
  404f10:	ldp	x26, x25, [sp, #48]
  404f14:	ldp	x28, x27, [sp, #32]
  404f18:	ldp	x29, x30, [sp, #16]
  404f1c:	add	sp, sp, #0x70
  404f20:	ret
  404f24:	lsl	x0, x0, #8
  404f28:	ret
  404f2c:	stp	x29, x30, [sp, #-32]!
  404f30:	mov	w1, #0x18                  	// #24
  404f34:	mov	x2, #0xffffffffffffffff    	// #-1
  404f38:	str	x19, [sp, #16]
  404f3c:	mov	x29, sp
  404f40:	mov	x19, x0
  404f44:	bl	401c40 <__explicit_bzero_chk@plt>
  404f48:	mov	x0, x19
  404f4c:	bl	401ba0 <free@plt>
  404f50:	ldr	x19, [sp, #16]
  404f54:	ldp	x29, x30, [sp], #32
  404f58:	ret
  404f5c:	stp	x29, x30, [sp, #-48]!
  404f60:	stp	x22, x21, [sp, #16]
  404f64:	stp	x20, x19, [sp, #32]
  404f68:	mov	x19, x0
  404f6c:	ldr	x0, [x0]
  404f70:	mov	x29, sp
  404f74:	bl	40572c <ferror@plt+0x3a2c>
  404f78:	mov	w20, w0
  404f7c:	bl	401ce0 <__errno_location@plt>
  404f80:	ldr	w22, [x0]
  404f84:	mov	x21, x0
  404f88:	mov	x0, x19
  404f8c:	bl	404f2c <ferror@plt+0x322c>
  404f90:	str	w22, [x21]
  404f94:	mov	w0, w20
  404f98:	ldp	x20, x19, [sp, #32]
  404f9c:	ldp	x22, x21, [sp, #16]
  404fa0:	ldp	x29, x30, [sp], #48
  404fa4:	ret
  404fa8:	stp	x29, x30, [sp, #-32]!
  404fac:	str	x19, [sp, #16]
  404fb0:	mov	x19, x0
  404fb4:	mov	x0, x1
  404fb8:	mov	x29, sp
  404fbc:	bl	404fd8 <ferror@plt+0x32d8>
  404fc0:	orr	x8, xzr, #0x7
  404fc4:	madd	x8, x0, x19, x8
  404fc8:	ldr	x19, [sp, #16]
  404fcc:	lsr	x0, x8, #3
  404fd0:	ldp	x29, x30, [sp], #32
  404fd4:	ret
  404fd8:	subs	x8, x0, #0x1
  404fdc:	clz	x8, x8
  404fe0:	mov	w9, #0x40                  	// #64
  404fe4:	sub	x8, x9, x8
  404fe8:	csel	x0, xzr, x8, eq  // eq = none
  404fec:	ret
  404ff0:	stp	x29, x30, [sp, #-80]!
  404ff4:	str	x25, [sp, #16]
  404ff8:	stp	x24, x23, [sp, #32]
  404ffc:	stp	x22, x21, [sp, #48]
  405000:	stp	x20, x19, [sp, #64]
  405004:	mov	x29, sp
  405008:	cbz	x1, 405040 <ferror@plt+0x3340>
  40500c:	mov	x19, x2
  405010:	mov	x20, x1
  405014:	mov	x21, x0
  405018:	cmp	x1, #0x1
  40501c:	b.ne	405048 <ferror@plt+0x3348>  // b.any
  405020:	mov	w0, #0x8                   	// #8
  405024:	bl	406488 <ferror@plt+0x4788>
  405028:	mov	x22, x0
  40502c:	mov	x0, x21
  405030:	mov	x1, x19
  405034:	bl	405154 <ferror@plt+0x3454>
  405038:	str	x0, [x22]
  40503c:	b	405134 <ferror@plt+0x3434>
  405040:	mov	x22, xzr
  405044:	b	405134 <ferror@plt+0x3434>
  405048:	cmp	x19, #0x20, lsl #12
  40504c:	b.cc	405094 <ferror@plt+0x3394>  // b.lo, b.ul, b.last
  405050:	udiv	x8, x19, x20
  405054:	cmp	x8, #0x1f
  405058:	cset	w25, hi  // hi = pmore
  40505c:	cbnz	w25, 40509c <ferror@plt+0x339c>
  405060:	mov	w1, #0x8                   	// #8
  405064:	mov	x0, x19
  405068:	bl	40645c <ferror@plt+0x475c>
  40506c:	mov	x22, x0
  405070:	cbz	x19, 405088 <ferror@plt+0x3388>
  405074:	mov	x8, xzr
  405078:	str	x8, [x22, x8, lsl #3]
  40507c:	add	x8, x8, #0x1
  405080:	cmp	x19, x8
  405084:	b.ne	405078 <ferror@plt+0x3378>  // b.any
  405088:	mov	x23, xzr
  40508c:	cbnz	x20, 4050c0 <ferror@plt+0x33c0>
  405090:	b	405110 <ferror@plt+0x3410>
  405094:	mov	w25, wzr
  405098:	cbz	w25, 405060 <ferror@plt+0x3360>
  40509c:	lsl	x0, x20, #1
  4050a0:	bl	40516c <ferror@plt+0x346c>
  4050a4:	cbz	x0, 405150 <ferror@plt+0x3450>
  4050a8:	mov	x23, x0
  4050ac:	mov	w1, #0x8                   	// #8
  4050b0:	mov	x0, x20
  4050b4:	bl	40645c <ferror@plt+0x475c>
  4050b8:	mov	x22, x0
  4050bc:	cbz	x20, 405110 <ferror@plt+0x3410>
  4050c0:	mov	x24, xzr
  4050c4:	b	4050e8 <ferror@plt+0x33e8>
  4050c8:	mov	x0, x22
  4050cc:	mov	x1, x24
  4050d0:	mov	x2, x3
  4050d4:	bl	40526c <ferror@plt+0x356c>
  4050d8:	add	x24, x24, #0x1
  4050dc:	cmp	x20, x24
  4050e0:	sub	x19, x19, #0x1
  4050e4:	b.eq	405110 <ferror@plt+0x3410>  // b.none
  4050e8:	mov	x0, x21
  4050ec:	mov	x1, x19
  4050f0:	bl	405154 <ferror@plt+0x3454>
  4050f4:	add	x3, x0, x24
  4050f8:	cbz	w25, 4050c8 <ferror@plt+0x33c8>
  4050fc:	mov	x0, x23
  405100:	mov	x1, x22
  405104:	mov	x2, x24
  405108:	bl	40519c <ferror@plt+0x349c>
  40510c:	b	4050d8 <ferror@plt+0x33d8>
  405110:	cbz	w25, 405120 <ferror@plt+0x3420>
  405114:	mov	x0, x23
  405118:	bl	405288 <ferror@plt+0x3588>
  40511c:	b	405134 <ferror@plt+0x3434>
  405120:	mov	w2, #0x8                   	// #8
  405124:	mov	x0, x22
  405128:	mov	x1, x20
  40512c:	bl	4064b4 <ferror@plt+0x47b4>
  405130:	mov	x22, x0
  405134:	mov	x0, x22
  405138:	ldp	x20, x19, [sp, #64]
  40513c:	ldp	x22, x21, [sp, #48]
  405140:	ldp	x24, x23, [sp, #32]
  405144:	ldr	x25, [sp, #16]
  405148:	ldp	x29, x30, [sp], #80
  40514c:	ret
  405150:	bl	40668c <ferror@plt+0x498c>
  405154:	stp	x29, x30, [sp, #-16]!
  405158:	sub	x1, x1, #0x1
  40515c:	mov	x29, sp
  405160:	bl	404e14 <ferror@plt+0x3114>
  405164:	ldp	x29, x30, [sp], #16
  405168:	ret
  40516c:	stp	x29, x30, [sp, #-16]!
  405170:	adrp	x2, 405000 <ferror@plt+0x3300>
  405174:	adrp	x3, 405000 <ferror@plt+0x3300>
  405178:	adrp	x4, 401000 <mbrtowc@plt-0x890>
  40517c:	add	x2, x2, #0x29c
  405180:	add	x3, x3, #0x2ac
  405184:	add	x4, x4, #0xba0
  405188:	mov	x1, xzr
  40518c:	mov	x29, sp
  405190:	bl	4078b0 <ferror@plt+0x5bb0>
  405194:	ldp	x29, x30, [sp], #16
  405198:	ret
  40519c:	sub	sp, sp, #0x60
  4051a0:	stp	x20, x19, [sp, #80]
  4051a4:	mov	x20, x1
  4051a8:	add	x1, sp, #0x10
  4051ac:	stp	x29, x30, [sp, #32]
  4051b0:	stp	x24, x23, [sp, #48]
  4051b4:	stp	x22, x21, [sp, #64]
  4051b8:	add	x29, sp, #0x20
  4051bc:	mov	x23, x3
  4051c0:	mov	x19, x2
  4051c4:	mov	x21, x0
  4051c8:	stp	x2, xzr, [sp, #16]
  4051cc:	bl	408154 <ferror@plt+0x6454>
  4051d0:	mov	x22, x0
  4051d4:	mov	x1, sp
  4051d8:	mov	x0, x21
  4051dc:	stp	x23, xzr, [sp]
  4051e0:	bl	408154 <ferror@plt+0x6454>
  4051e4:	mov	x24, x0
  4051e8:	cbz	x22, 405240 <ferror@plt+0x3540>
  4051ec:	cbz	x24, 405254 <ferror@plt+0x3554>
  4051f0:	ldr	x8, [x24, #8]
  4051f4:	ldr	x9, [x22, #8]
  4051f8:	mov	x0, x21
  4051fc:	mov	x1, x22
  405200:	str	x8, [x22, #8]
  405204:	str	x9, [x24, #8]
  405208:	bl	40811c <ferror@plt+0x641c>
  40520c:	cbz	x0, 405268 <ferror@plt+0x3568>
  405210:	mov	x0, x21
  405214:	mov	x1, x24
  405218:	bl	40811c <ferror@plt+0x641c>
  40521c:	cbz	x0, 405268 <ferror@plt+0x3568>
  405220:	ldr	x8, [x22, #8]
  405224:	str	x8, [x20, x19, lsl #3]
  405228:	ldp	x20, x19, [sp, #80]
  40522c:	ldp	x22, x21, [sp, #64]
  405230:	ldp	x24, x23, [sp, #48]
  405234:	ldp	x29, x30, [sp, #32]
  405238:	add	sp, sp, #0x60
  40523c:	ret
  405240:	mov	w0, #0x10                  	// #16
  405244:	bl	406488 <ferror@plt+0x4788>
  405248:	mov	x22, x0
  40524c:	stp	x19, x19, [x0]
  405250:	cbnz	x24, 4051f0 <ferror@plt+0x34f0>
  405254:	mov	w0, #0x10                  	// #16
  405258:	bl	406488 <ferror@plt+0x4788>
  40525c:	mov	x24, x0
  405260:	stp	x23, x23, [x0]
  405264:	b	4051f0 <ferror@plt+0x34f0>
  405268:	bl	40668c <ferror@plt+0x498c>
  40526c:	lsl	x8, x1, #3
  405270:	lsl	x9, x2, #3
  405274:	ldr	x10, [x0, x9]
  405278:	ldr	x11, [x0, x8]
  40527c:	str	x10, [x0, x8]
  405280:	str	x11, [x0, x9]
  405284:	ret
  405288:	stp	x29, x30, [sp, #-16]!
  40528c:	mov	x29, sp
  405290:	bl	407b64 <ferror@plt+0x5e64>
  405294:	ldp	x29, x30, [sp], #16
  405298:	ret
  40529c:	ldr	x8, [x0]
  4052a0:	udiv	x9, x8, x1
  4052a4:	msub	x0, x9, x1, x8
  4052a8:	ret
  4052ac:	ldr	x8, [x0]
  4052b0:	ldr	x9, [x1]
  4052b4:	cmp	x8, x9
  4052b8:	cset	w0, eq  // eq = none
  4052bc:	ret
  4052c0:	stp	x29, x30, [sp, #-48]!
  4052c4:	str	x21, [sp, #16]
  4052c8:	stp	x20, x19, [sp, #32]
  4052cc:	mov	x29, sp
  4052d0:	cbz	x1, 405300 <ferror@plt+0x3600>
  4052d4:	mov	x19, x1
  4052d8:	mov	x20, x0
  4052dc:	cbz	x0, 405310 <ferror@plt+0x3610>
  4052e0:	adrp	x1, 409000 <ferror@plt+0x7300>
  4052e4:	add	x1, x1, #0x179
  4052e8:	mov	x0, x20
  4052ec:	bl	407318 <ferror@plt+0x5618>
  4052f0:	mov	x21, x0
  4052f4:	cbnz	x0, 405314 <ferror@plt+0x3614>
  4052f8:	mov	x20, xzr
  4052fc:	b	405364 <ferror@plt+0x3664>
  405300:	mov	x0, xzr
  405304:	bl	405378 <ferror@plt+0x3678>
  405308:	mov	x20, x0
  40530c:	b	405364 <ferror@plt+0x3664>
  405310:	mov	x21, xzr
  405314:	mov	x0, x21
  405318:	mov	x1, x20
  40531c:	bl	405378 <ferror@plt+0x3678>
  405320:	mov	x20, x0
  405324:	cbz	x21, 405348 <ferror@plt+0x3648>
  405328:	cmp	x19, #0x1, lsl #12
  40532c:	mov	w8, #0x1000                	// #4096
  405330:	add	x1, x20, #0x18
  405334:	csel	x3, x19, x8, cc  // cc = lo, ul, last
  405338:	mov	x0, x21
  40533c:	mov	w2, wzr
  405340:	bl	401940 <setvbuf@plt>
  405344:	b	405364 <ferror@plt+0x3664>
  405348:	add	x21, x20, #0x20
  40534c:	mov	x0, x21
  405350:	mov	x1, x19
  405354:	str	xzr, [x20, #24]
  405358:	bl	4053b0 <ferror@plt+0x36b0>
  40535c:	mov	x0, x21
  405360:	bl	405b2c <ferror@plt+0x3e2c>
  405364:	mov	x0, x20
  405368:	ldp	x20, x19, [sp, #32]
  40536c:	ldr	x21, [sp, #16]
  405370:	ldp	x29, x30, [sp], #48
  405374:	ret
  405378:	stp	x29, x30, [sp, #-32]!
  40537c:	stp	x20, x19, [sp, #16]
  405380:	mov	x20, x0
  405384:	mov	w0, #0x1038                	// #4152
  405388:	mov	x29, sp
  40538c:	mov	x19, x1
  405390:	bl	406488 <ferror@plt+0x4788>
  405394:	adrp	x8, 405000 <ferror@plt+0x3300>
  405398:	add	x8, x8, #0x774
  40539c:	stp	x20, x8, [x0]
  4053a0:	str	x19, [x0, #16]
  4053a4:	ldp	x20, x19, [sp, #16]
  4053a8:	ldp	x29, x30, [sp], #32
  4053ac:	ret
  4053b0:	sub	sp, sp, #0x40
  4053b4:	stp	x20, x19, [sp, #48]
  4053b8:	mov	x19, x0
  4053bc:	adrp	x0, 409000 <ferror@plt+0x7300>
  4053c0:	str	x21, [sp, #32]
  4053c4:	mov	x21, x1
  4053c8:	add	x0, x0, #0x19b
  4053cc:	mov	w1, wzr
  4053d0:	stp	x29, x30, [sp, #16]
  4053d4:	add	x29, sp, #0x10
  4053d8:	bl	4019e0 <open@plt>
  4053dc:	tbnz	w0, #31, 40554c <ferror@plt+0x384c>
  4053e0:	cmp	x21, #0x800
  4053e4:	mov	w8, #0x800                 	// #2048
  4053e8:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  4053ec:	mov	x1, x19
  4053f0:	mov	w20, w0
  4053f4:	bl	401c50 <read@plt>
  4053f8:	bic	x21, x0, x0, asr #63
  4053fc:	mov	w0, w20
  405400:	bl	401ab0 <close@plt>
  405404:	cmp	x21, #0x7ff
  405408:	b.hi	405440 <ferror@plt+0x3740>  // b.pmore
  40540c:	mov	w8, #0x800                 	// #2048
  405410:	sub	x8, x8, x21
  405414:	cmp	x8, #0x10
  405418:	mov	w9, #0x10                  	// #16
  40541c:	mov	x0, sp
  405420:	mov	x1, xzr
  405424:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  405428:	bl	401a60 <gettimeofday@plt>
  40542c:	add	x0, x19, x21
  405430:	mov	x1, sp
  405434:	mov	x2, x20
  405438:	bl	4018a0 <memcpy@plt>
  40543c:	add	x21, x20, x21
  405440:	cmp	x21, #0x7ff
  405444:	b.ls	4054a0 <ferror@plt+0x37a0>  // b.plast
  405448:	cmp	x21, #0x7ff
  40544c:	b.ls	4054d8 <ferror@plt+0x37d8>  // b.plast
  405450:	cmp	x21, #0x7ff
  405454:	b.ls	405510 <ferror@plt+0x3810>  // b.plast
  405458:	cmp	x21, #0x7ff
  40545c:	b.hi	40548c <ferror@plt+0x378c>  // b.pmore
  405460:	mov	w8, #0x800                 	// #2048
  405464:	sub	x8, x8, x21
  405468:	cmp	x8, #0x4
  40546c:	mov	w9, #0x4                   	// #4
  405470:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  405474:	bl	401bc0 <getgid@plt>
  405478:	str	w0, [sp]
  40547c:	add	x0, x19, x21
  405480:	mov	x1, sp
  405484:	mov	x2, x20
  405488:	bl	4018a0 <memcpy@plt>
  40548c:	ldp	x20, x19, [sp, #48]
  405490:	ldr	x21, [sp, #32]
  405494:	ldp	x29, x30, [sp, #16]
  405498:	add	sp, sp, #0x40
  40549c:	ret
  4054a0:	mov	w8, #0x800                 	// #2048
  4054a4:	sub	x8, x8, x21
  4054a8:	cmp	x8, #0x4
  4054ac:	mov	w9, #0x4                   	// #4
  4054b0:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  4054b4:	bl	4019a0 <getpid@plt>
  4054b8:	str	w0, [sp]
  4054bc:	add	x0, x19, x21
  4054c0:	mov	x1, sp
  4054c4:	mov	x2, x20
  4054c8:	bl	4018a0 <memcpy@plt>
  4054cc:	add	x21, x20, x21
  4054d0:	cmp	x21, #0x7ff
  4054d4:	b.hi	405450 <ferror@plt+0x3750>  // b.pmore
  4054d8:	mov	w8, #0x800                 	// #2048
  4054dc:	sub	x8, x8, x21
  4054e0:	cmp	x8, #0x4
  4054e4:	mov	w9, #0x4                   	// #4
  4054e8:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  4054ec:	bl	4019f0 <getppid@plt>
  4054f0:	str	w0, [sp]
  4054f4:	add	x0, x19, x21
  4054f8:	mov	x1, sp
  4054fc:	mov	x2, x20
  405500:	bl	4018a0 <memcpy@plt>
  405504:	add	x21, x20, x21
  405508:	cmp	x21, #0x7ff
  40550c:	b.hi	405458 <ferror@plt+0x3758>  // b.pmore
  405510:	mov	w8, #0x800                 	// #2048
  405514:	sub	x8, x8, x21
  405518:	cmp	x8, #0x4
  40551c:	mov	w9, #0x4                   	// #4
  405520:	csel	x20, x8, x9, cc  // cc = lo, ul, last
  405524:	bl	401920 <getuid@plt>
  405528:	str	w0, [sp]
  40552c:	add	x0, x19, x21
  405530:	mov	x1, sp
  405534:	mov	x2, x20
  405538:	bl	4018a0 <memcpy@plt>
  40553c:	add	x21, x20, x21
  405540:	cmp	x21, #0x7ff
  405544:	b.ls	405460 <ferror@plt+0x3760>  // b.plast
  405548:	b	40548c <ferror@plt+0x378c>
  40554c:	mov	x21, xzr
  405550:	cmp	x21, #0x7ff
  405554:	b.ls	40540c <ferror@plt+0x370c>  // b.plast
  405558:	b	405440 <ferror@plt+0x3740>
  40555c:	str	x1, [x0, #8]
  405560:	ret
  405564:	str	x1, [x0, #16]
  405568:	ret
  40556c:	stp	x29, x30, [sp, #-16]!
  405570:	ldr	x8, [x0]
  405574:	mov	x29, sp
  405578:	cbz	x8, 405588 <ferror@plt+0x3888>
  40557c:	bl	405598 <ferror@plt+0x3898>
  405580:	ldp	x29, x30, [sp], #16
  405584:	ret
  405588:	add	x0, x0, #0x18
  40558c:	bl	405634 <ferror@plt+0x3934>
  405590:	ldp	x29, x30, [sp], #16
  405594:	ret
  405598:	stp	x29, x30, [sp, #-64]!
  40559c:	stp	x24, x23, [sp, #16]
  4055a0:	stp	x22, x21, [sp, #32]
  4055a4:	stp	x20, x19, [sp, #48]
  4055a8:	ldr	x3, [x0]
  4055ac:	mov	x20, x1
  4055b0:	mov	x19, x0
  4055b4:	mov	w1, #0x1                   	// #1
  4055b8:	mov	x0, x20
  4055bc:	mov	x29, sp
  4055c0:	mov	x21, x2
  4055c4:	bl	401b20 <fread_unlocked@plt>
  4055c8:	mov	x23, x0
  4055cc:	bl	401ce0 <__errno_location@plt>
  4055d0:	subs	x21, x21, x23
  4055d4:	b.eq	405620 <ferror@plt+0x3920>  // b.none
  4055d8:	mov	x22, x0
  4055dc:	ldr	x0, [x19]
  4055e0:	ldr	w24, [x22]
  4055e4:	add	x20, x20, x23
  4055e8:	bl	401910 <ferror_unlocked@plt>
  4055ec:	cmp	w0, #0x0
  4055f0:	csel	w8, wzr, w24, eq  // eq = none
  4055f4:	str	w8, [x22]
  4055f8:	ldp	x8, x0, [x19, #8]
  4055fc:	blr	x8
  405600:	ldr	x3, [x19]
  405604:	mov	w1, #0x1                   	// #1
  405608:	mov	x0, x20
  40560c:	mov	x2, x21
  405610:	bl	401b20 <fread_unlocked@plt>
  405614:	mov	x23, x0
  405618:	subs	x21, x21, x0
  40561c:	b.ne	4055dc <ferror@plt+0x38dc>  // b.any
  405620:	ldp	x20, x19, [sp, #48]
  405624:	ldp	x22, x21, [sp, #32]
  405628:	ldp	x24, x23, [sp, #16]
  40562c:	ldp	x29, x30, [sp], #64
  405630:	ret
  405634:	stp	x29, x30, [sp, #-80]!
  405638:	stp	x26, x25, [sp, #16]
  40563c:	stp	x24, x23, [sp, #32]
  405640:	stp	x22, x21, [sp, #48]
  405644:	stp	x20, x19, [sp, #64]
  405648:	mov	x20, x0
  40564c:	ldr	x23, [x20], #8
  405650:	mov	w8, #0x1020                	// #4128
  405654:	mov	x24, x2
  405658:	mov	x22, x1
  40565c:	mov	x19, x0
  405660:	add	x21, x0, #0x820
  405664:	add	x25, x0, x8
  405668:	mov	x29, sp
  40566c:	b	405688 <ferror@plt+0x3988>
  405670:	mov	x2, x24
  405674:	bl	4018a0 <memcpy@plt>
  405678:	sub	x8, x23, x24
  40567c:	str	x8, [x19]
  405680:	mov	w8, #0x1                   	// #1
  405684:	cbnz	w8, 405714 <ferror@plt+0x3a14>
  405688:	subs	x26, x24, x23
  40568c:	sub	x1, x25, x23
  405690:	mov	x0, x22
  405694:	b.ls	405670 <ferror@plt+0x3970>  // b.plast
  405698:	mov	x2, x23
  40569c:	bl	4018a0 <memcpy@plt>
  4056a0:	add	x22, x22, x23
  4056a4:	tst	x22, #0x7
  4056a8:	b.eq	4056c8 <ferror@plt+0x39c8>  // b.none
  4056ac:	mov	x0, x20
  4056b0:	mov	x1, x21
  4056b4:	bl	4057e4 <ferror@plt+0x3ae4>
  4056b8:	mov	w8, wzr
  4056bc:	mov	x24, x26
  4056c0:	mov	w23, #0x800                 	// #2048
  4056c4:	b	405684 <ferror@plt+0x3984>
  4056c8:	mov	x24, x22
  4056cc:	cmp	x26, #0x800
  4056d0:	b.cc	405700 <ferror@plt+0x3a00>  // b.lo, b.ul, b.last
  4056d4:	mov	x0, x20
  4056d8:	mov	x1, x24
  4056dc:	bl	4057e4 <ferror@plt+0x3ae4>
  4056e0:	subs	x26, x26, #0x800
  4056e4:	add	x24, x24, #0x800
  4056e8:	b.ne	4056cc <ferror@plt+0x39cc>  // b.any
  4056ec:	mov	w8, #0x1                   	// #1
  4056f0:	str	xzr, [x19]
  4056f4:	mov	x24, x26
  4056f8:	cbnz	w8, 405684 <ferror@plt+0x3984>
  4056fc:	b	4056ac <ferror@plt+0x39ac>
  405700:	mov	w8, wzr
  405704:	mov	x22, x24
  405708:	mov	x24, x26
  40570c:	cbnz	w8, 405684 <ferror@plt+0x3984>
  405710:	b	4056ac <ferror@plt+0x39ac>
  405714:	ldp	x20, x19, [sp, #64]
  405718:	ldp	x22, x21, [sp, #48]
  40571c:	ldp	x24, x23, [sp, #32]
  405720:	ldp	x26, x25, [sp, #16]
  405724:	ldp	x29, x30, [sp], #80
  405728:	ret
  40572c:	stp	x29, x30, [sp, #-32]!
  405730:	stp	x20, x19, [sp, #16]
  405734:	ldr	x19, [x0]
  405738:	mov	w1, #0x1038                	// #4152
  40573c:	mov	x2, #0xffffffffffffffff    	// #-1
  405740:	mov	x29, sp
  405744:	mov	x20, x0
  405748:	bl	401c40 <__explicit_bzero_chk@plt>
  40574c:	mov	x0, x20
  405750:	bl	401ba0 <free@plt>
  405754:	cbz	x19, 405764 <ferror@plt+0x3a64>
  405758:	mov	x0, x19
  40575c:	bl	406f14 <ferror@plt+0x5214>
  405760:	b	405768 <ferror@plt+0x3a68>
  405764:	mov	w0, wzr
  405768:	ldp	x20, x19, [sp, #16]
  40576c:	ldp	x29, x30, [sp], #32
  405770:	ret
  405774:	stp	x29, x30, [sp, #-48]!
  405778:	stp	x22, x21, [sp, #16]
  40577c:	stp	x20, x19, [sp, #32]
  405780:	mov	x29, sp
  405784:	cbz	x0, 4057e0 <ferror@plt+0x3ae0>
  405788:	adrp	x8, 41a000 <ferror@plt+0x18300>
  40578c:	ldr	w20, [x8, #600]
  405790:	mov	x19, x0
  405794:	bl	401ce0 <__errno_location@plt>
  405798:	ldr	w21, [x0]
  40579c:	adrp	x8, 409000 <ferror@plt+0x7300>
  4057a0:	adrp	x9, 409000 <ferror@plt+0x7300>
  4057a4:	add	x8, x8, #0x18c
  4057a8:	add	x9, x9, #0x17c
  4057ac:	cmp	w21, #0x0
  4057b0:	csel	x1, x9, x8, eq  // eq = none
  4057b4:	mov	w2, #0x5                   	// #5
  4057b8:	mov	x0, xzr
  4057bc:	bl	401c80 <dcgettext@plt>
  4057c0:	mov	x22, x0
  4057c4:	mov	x0, x19
  4057c8:	bl	4048bc <ferror@plt+0x2bbc>
  4057cc:	mov	x3, x0
  4057d0:	mov	w0, w20
  4057d4:	mov	w1, w21
  4057d8:	mov	x2, x22
  4057dc:	bl	401900 <error@plt>
  4057e0:	bl	401af0 <abort@plt>
  4057e4:	sub	sp, sp, #0x80
  4057e8:	stp	x29, x30, [sp, #32]
  4057ec:	stp	x28, x27, [sp, #48]
  4057f0:	stp	x26, x25, [sp, #64]
  4057f4:	stp	x24, x23, [sp, #80]
  4057f8:	stp	x22, x21, [sp, #96]
  4057fc:	stp	x20, x19, [sp, #112]
  405800:	ldr	x8, [x0, #2064]
  405804:	ldr	x9, [x0, #2056]
  405808:	ldr	x23, [x0, #2048]
  40580c:	add	x29, sp, #0x20
  405810:	add	x8, x8, #0x1
  405814:	mov	x19, x0
  405818:	add	x21, x8, x9
  40581c:	add	x26, x0, #0x400
  405820:	str	x1, [sp, #16]
  405824:	stur	xzr, [x29, #-8]
  405828:	str	x8, [x0, #2064]
  40582c:	ldur	x24, [x29, #-8]
  405830:	ldr	x9, [sp, #16]
  405834:	mov	x0, x19
  405838:	add	x25, x19, x24
  40583c:	ldr	x22, [x25]
  405840:	ldr	x8, [x25, #1024]
  405844:	add	x27, x9, x24
  405848:	eon	x9, x23, x23, lsl #21
  40584c:	mov	x1, x22
  405850:	add	x23, x9, x8
  405854:	bl	405b1c <ferror@plt+0x3e1c>
  405858:	add	x8, x23, x21
  40585c:	add	x8, x8, x0
  405860:	lsr	x1, x8, #8
  405864:	mov	x0, x19
  405868:	str	x8, [x25]
  40586c:	bl	405b1c <ferror@plt+0x3e1c>
  405870:	add	x21, x0, x22
  405874:	mov	x0, x21
  405878:	bl	405b28 <ferror@plt+0x3e28>
  40587c:	mov	x0, x23
  405880:	str	x21, [x27]
  405884:	bl	405b28 <ferror@plt+0x3e28>
  405888:	ldr	x22, [x25, #8]
  40588c:	ldr	x8, [x25, #1032]
  405890:	eor	x9, x23, x23, lsr #5
  405894:	mov	x0, x19
  405898:	mov	x1, x22
  40589c:	add	x20, x9, x8
  4058a0:	bl	405b1c <ferror@plt+0x3e1c>
  4058a4:	add	x8, x20, x21
  4058a8:	add	x8, x8, x0
  4058ac:	lsr	x1, x8, #8
  4058b0:	mov	x0, x19
  4058b4:	str	x8, [x25, #8]
  4058b8:	bl	405b1c <ferror@plt+0x3e1c>
  4058bc:	add	x21, x0, x22
  4058c0:	mov	x0, x21
  4058c4:	bl	405b28 <ferror@plt+0x3e28>
  4058c8:	str	x21, [x27, #8]
  4058cc:	ldr	x22, [x25, #16]
  4058d0:	ldr	x8, [x25, #1040]
  4058d4:	eor	x9, x20, x20, lsl #12
  4058d8:	mov	x0, x19
  4058dc:	mov	x1, x22
  4058e0:	add	x23, x8, x9
  4058e4:	bl	405b1c <ferror@plt+0x3e1c>
  4058e8:	add	x8, x23, x21
  4058ec:	add	x8, x8, x0
  4058f0:	lsr	x1, x8, #8
  4058f4:	mov	x0, x19
  4058f8:	str	x8, [x25, #16]
  4058fc:	bl	405b1c <ferror@plt+0x3e1c>
  405900:	add	x21, x0, x22
  405904:	mov	x0, x21
  405908:	bl	405b28 <ferror@plt+0x3e28>
  40590c:	mov	x0, x23
  405910:	str	x21, [x27, #16]
  405914:	bl	405b28 <ferror@plt+0x3e28>
  405918:	ldr	x22, [x25, #24]
  40591c:	ldr	x8, [x25, #1048]
  405920:	eor	x9, x23, x23, lsr #33
  405924:	mov	x0, x19
  405928:	mov	x1, x22
  40592c:	add	x23, x9, x8
  405930:	bl	405b1c <ferror@plt+0x3e1c>
  405934:	add	x8, x23, x21
  405938:	add	x8, x8, x0
  40593c:	lsr	x1, x8, #8
  405940:	mov	x0, x19
  405944:	str	x8, [x25, #24]
  405948:	bl	405b1c <ferror@plt+0x3e1c>
  40594c:	add	x21, x0, x22
  405950:	mov	x0, x21
  405954:	bl	405b28 <ferror@plt+0x3e28>
  405958:	add	x24, x24, #0x20
  40595c:	add	x25, x19, x24
  405960:	cmp	x25, x26
  405964:	stur	x24, [x29, #-8]
  405968:	str	x21, [x27, #24]
  40596c:	b.cc	40582c <ferror@plt+0x3b2c>  // b.lo, b.ul, b.last
  405970:	add	x8, x19, #0x800
  405974:	str	x8, [sp]
  405978:	ldur	x8, [x29, #-8]
  40597c:	ldr	x9, [sp, #16]
  405980:	mov	x26, xzr
  405984:	add	x8, x9, x8
  405988:	mov	x24, x8
  40598c:	str	x8, [sp, #8]
  405990:	add	x27, x25, x26
  405994:	sub	x8, x27, #0x400
  405998:	ldr	x22, [x25, x26]
  40599c:	ldr	x8, [x8]
  4059a0:	eon	x9, x23, x23, lsl #21
  4059a4:	mov	x0, x19
  4059a8:	mov	x1, x22
  4059ac:	add	x23, x9, x8
  4059b0:	bl	405b1c <ferror@plt+0x3e1c>
  4059b4:	add	x8, x23, x21
  4059b8:	add	x8, x8, x0
  4059bc:	lsr	x1, x8, #8
  4059c0:	mov	x0, x19
  4059c4:	str	x8, [x25, x26]
  4059c8:	bl	405b1c <ferror@plt+0x3e1c>
  4059cc:	add	x21, x0, x22
  4059d0:	mov	x0, x21
  4059d4:	bl	405b28 <ferror@plt+0x3e28>
  4059d8:	mov	x0, x23
  4059dc:	str	x21, [x24, x26]
  4059e0:	bl	405b28 <ferror@plt+0x3e28>
  4059e4:	ldur	x28, [x29, #-8]
  4059e8:	add	x9, x19, x26
  4059ec:	sub	x8, x27, #0x3f8
  4059f0:	ldr	x8, [x8]
  4059f4:	add	x20, x9, x28
  4059f8:	ldr	x22, [x20, #8]
  4059fc:	eor	x9, x23, x23, lsr #5
  405a00:	mov	x0, x19
  405a04:	add	x23, x9, x8
  405a08:	mov	x1, x22
  405a0c:	bl	405b1c <ferror@plt+0x3e1c>
  405a10:	add	x8, x23, x21
  405a14:	add	x8, x8, x0
  405a18:	lsr	x1, x8, #8
  405a1c:	mov	x0, x19
  405a20:	str	x8, [x20, #8]
  405a24:	bl	405b1c <ferror@plt+0x3e1c>
  405a28:	add	x21, x0, x22
  405a2c:	mov	x0, x21
  405a30:	bl	405b28 <ferror@plt+0x3e28>
  405a34:	ldr	x8, [sp, #16]
  405a38:	eor	x9, x23, x23, lsl #12
  405a3c:	mov	x0, x19
  405a40:	add	x8, x8, x26
  405a44:	add	x28, x8, x28
  405a48:	str	x21, [x28, #8]
  405a4c:	sub	x8, x27, #0x3f0
  405a50:	ldr	x22, [x20, #16]
  405a54:	ldr	x8, [x8]
  405a58:	mov	x1, x22
  405a5c:	add	x23, x8, x9
  405a60:	bl	405b1c <ferror@plt+0x3e1c>
  405a64:	add	x8, x23, x21
  405a68:	add	x8, x8, x0
  405a6c:	lsr	x1, x8, #8
  405a70:	mov	x0, x19
  405a74:	str	x8, [x20, #16]
  405a78:	bl	405b1c <ferror@plt+0x3e1c>
  405a7c:	add	x21, x0, x22
  405a80:	mov	x0, x21
  405a84:	bl	405b28 <ferror@plt+0x3e28>
  405a88:	mov	x0, x23
  405a8c:	str	x21, [x28, #16]
  405a90:	bl	405b28 <ferror@plt+0x3e28>
  405a94:	sub	x8, x27, #0x3e8
  405a98:	ldr	x22, [x20, #24]
  405a9c:	ldr	x8, [x8]
  405aa0:	eor	x9, x23, x23, lsr #33
  405aa4:	mov	x0, x19
  405aa8:	mov	x1, x22
  405aac:	add	x23, x9, x8
  405ab0:	bl	405b1c <ferror@plt+0x3e1c>
  405ab4:	add	x8, x23, x21
  405ab8:	add	x8, x8, x0
  405abc:	lsr	x1, x8, #8
  405ac0:	mov	x0, x19
  405ac4:	str	x8, [x20, #24]
  405ac8:	bl	405b1c <ferror@plt+0x3e1c>
  405acc:	add	x21, x0, x22
  405ad0:	mov	x0, x21
  405ad4:	bl	405b28 <ferror@plt+0x3e28>
  405ad8:	add	x8, x24, x26
  405adc:	str	x21, [x8, #24]
  405ae0:	ldr	x8, [sp]
  405ae4:	add	x9, x27, #0x20
  405ae8:	add	x26, x26, #0x20
  405aec:	cmp	x9, x8
  405af0:	b.cc	405990 <ferror@plt+0x3c90>  // b.lo, b.ul, b.last
  405af4:	str	x23, [x19, #2048]
  405af8:	str	x21, [x19, #2056]
  405afc:	ldp	x20, x19, [sp, #112]
  405b00:	ldp	x22, x21, [sp, #96]
  405b04:	ldp	x24, x23, [sp, #80]
  405b08:	ldp	x26, x25, [sp, #64]
  405b0c:	ldp	x28, x27, [sp, #48]
  405b10:	ldp	x29, x30, [sp, #32]
  405b14:	add	sp, sp, #0x80
  405b18:	ret
  405b1c:	and	x8, x1, #0x7f8
  405b20:	ldr	x0, [x0, x8]
  405b24:	ret
  405b28:	ret
  405b2c:	sub	sp, sp, #0x80
  405b30:	stp	x22, x21, [sp, #96]
  405b34:	stp	x20, x19, [sp, #112]
  405b38:	mov	x20, #0x4b7c                	// #19324
  405b3c:	mov	x21, #0xc862                	// #51298
  405b40:	mov	x22, #0x12a0                	// #4768
  405b44:	mov	x9, #0x5524                	// #21796
  405b48:	mov	x10, #0xe0ce                	// #57550
  405b4c:	mov	x8, #0x9315                	// #37653
  405b50:	mov	x12, #0x89ed                	// #35309
  405b54:	mov	x11, #0xc0ab                	// #49323
  405b58:	movk	x20, #0xa288, lsl #16
  405b5c:	movk	x21, #0xc73a, lsl #16
  405b60:	movk	x22, #0x3d47, lsl #16
  405b64:	movk	x9, #0x4a59, lsl #16
  405b68:	movk	x10, #0x8355, lsl #16
  405b6c:	movk	x8, #0xa5a0, lsl #16
  405b70:	movk	x12, #0xcbfc, lsl #16
  405b74:	movk	x11, #0x6c44, lsl #16
  405b78:	movk	x20, #0x4677, lsl #32
  405b7c:	movk	x21, #0xb322, lsl #32
  405b80:	movk	x22, #0xa505, lsl #32
  405b84:	movk	x9, #0x2e82, lsl #32
  405b88:	movk	x10, #0x53db, lsl #32
  405b8c:	movk	x8, #0x4a0f, lsl #32
  405b90:	movk	x12, #0x5bf2, lsl #32
  405b94:	movk	x11, #0x704f, lsl #32
  405b98:	stp	x24, x23, [sp, #80]
  405b9c:	add	x23, x0, #0x20
  405ba0:	movk	x20, #0x647c, lsl #48
  405ba4:	movk	x21, #0xb9f8, lsl #48
  405ba8:	movk	x22, #0x8c0e, lsl #48
  405bac:	movk	x9, #0xb29b, lsl #48
  405bb0:	movk	x10, #0x82f0, lsl #48
  405bb4:	movk	x8, #0x48fe, lsl #48
  405bb8:	movk	x12, #0xae98, lsl #48
  405bbc:	movk	x11, #0x98f5, lsl #48
  405bc0:	mov	x24, #0xfffffffffffffff8    	// #-8
  405bc4:	stp	x29, x30, [sp, #32]
  405bc8:	stp	x28, x27, [sp, #48]
  405bcc:	stp	x26, x25, [sp, #64]
  405bd0:	add	x29, sp, #0x20
  405bd4:	str	x0, [sp, #8]
  405bd8:	ldp	x13, x14, [x23, #-32]
  405bdc:	ldp	x15, x16, [x23, #-16]
  405be0:	add	x13, x13, x20
  405be4:	add	x20, x14, x21
  405be8:	ldp	x14, x17, [x23]
  405bec:	add	x21, x15, x22
  405bf0:	add	x22, x16, x9
  405bf4:	ldp	x9, x15, [x23, #16]
  405bf8:	add	x25, x14, x10
  405bfc:	add	x26, x17, x8
  405c00:	sub	x28, x13, x25
  405c04:	add	x0, x15, x11
  405c08:	add	x27, x9, x12
  405c0c:	bl	405b28 <ferror@plt+0x3e28>
  405c10:	eor	x26, x26, x0, lsr #9
  405c14:	add	x19, x0, x28
  405c18:	eor	x27, x27, x28, lsl #9
  405c1c:	sub	x0, x20, x26
  405c20:	add	x20, x0, x28
  405c24:	sub	x21, x21, x27
  405c28:	bl	405b28 <ferror@plt+0x3e28>
  405c2c:	eor	x19, x19, x0, lsr #23
  405c30:	add	x28, x0, x21
  405c34:	eor	x20, x20, x21, lsl #15
  405c38:	sub	x0, x22, x19
  405c3c:	add	x22, x0, x21
  405c40:	sub	x25, x25, x20
  405c44:	bl	405b28 <ferror@plt+0x3e28>
  405c48:	eor	x21, x28, x0, lsr #14
  405c4c:	add	x28, x25, x0
  405c50:	eor	x22, x22, x25, lsl #20
  405c54:	sub	x0, x26, x21
  405c58:	add	x25, x25, x0
  405c5c:	sub	x26, x27, x22
  405c60:	bl	405b28 <ferror@plt+0x3e28>
  405c64:	eor	x9, x28, x0, lsr #17
  405c68:	sub	x11, x19, x9
  405c6c:	add	x8, x26, x0
  405c70:	eor	x10, x25, x26, lsl #14
  405c74:	add	x24, x24, #0x8
  405c78:	add	x12, x26, x11
  405c7c:	stp	x20, x21, [x23, #-32]
  405c80:	stp	x22, x9, [x23, #-16]
  405c84:	stp	x10, x8, [x23]
  405c88:	cmp	x24, #0xf8
  405c8c:	stp	x12, x11, [x23, #16]
  405c90:	add	x23, x23, #0x40
  405c94:	b.cc	405bd8 <ferror@plt+0x3ed8>  // b.lo, b.ul, b.last
  405c98:	ldr	x13, [sp, #8]
  405c9c:	mov	x24, #0xfffffffffffffff8    	// #-8
  405ca0:	add	x23, x13, #0x20
  405ca4:	ldp	x15, x16, [x23, #-16]
  405ca8:	ldp	x13, x14, [x23, #-32]
  405cac:	add	x9, x16, x9
  405cb0:	add	x19, x14, x21
  405cb4:	ldp	x14, x17, [x23]
  405cb8:	str	x9, [sp, #16]
  405cbc:	add	x13, x13, x20
  405cc0:	add	x20, x15, x22
  405cc4:	ldp	x9, x15, [x23, #16]
  405cc8:	add	x22, x14, x10
  405ccc:	add	x25, x17, x8
  405cd0:	sub	x27, x13, x22
  405cd4:	add	x0, x15, x11
  405cd8:	add	x26, x9, x12
  405cdc:	bl	405b28 <ferror@plt+0x3e28>
  405ce0:	eor	x25, x25, x0, lsr #9
  405ce4:	add	x28, x0, x27
  405ce8:	eor	x26, x26, x27, lsl #9
  405cec:	sub	x0, x19, x25
  405cf0:	add	x19, x0, x27
  405cf4:	sub	x27, x20, x26
  405cf8:	bl	405b28 <ferror@plt+0x3e28>
  405cfc:	ldr	x9, [sp, #16]
  405d00:	eor	x8, x28, x0, lsr #23
  405d04:	add	x21, x0, x27
  405d08:	eor	x20, x19, x27, lsl #15
  405d0c:	sub	x0, x9, x8
  405d10:	stur	x8, [x29, #-8]
  405d14:	add	x19, x0, x27
  405d18:	sub	x27, x22, x20
  405d1c:	bl	405b28 <ferror@plt+0x3e28>
  405d20:	eor	x21, x21, x0, lsr #14
  405d24:	add	x28, x27, x0
  405d28:	eor	x22, x19, x27, lsl #20
  405d2c:	sub	x0, x25, x21
  405d30:	add	x19, x27, x0
  405d34:	sub	x25, x26, x22
  405d38:	bl	405b28 <ferror@plt+0x3e28>
  405d3c:	stp	x20, x21, [x23, #-32]
  405d40:	ldur	x11, [x29, #-8]
  405d44:	eor	x9, x28, x0, lsr #17
  405d48:	add	x8, x25, x0
  405d4c:	eor	x10, x19, x25, lsl #14
  405d50:	sub	x11, x11, x9
  405d54:	add	x24, x24, #0x8
  405d58:	add	x12, x25, x11
  405d5c:	stp	x22, x9, [x23, #-16]
  405d60:	stp	x10, x8, [x23]
  405d64:	cmp	x24, #0xf8
  405d68:	stp	x12, x11, [x23, #16]
  405d6c:	add	x23, x23, #0x40
  405d70:	b.cc	405ca4 <ferror@plt+0x3fa4>  // b.lo, b.ul, b.last
  405d74:	ldr	x8, [sp, #8]
  405d78:	movi	v0.2d, #0x0
  405d7c:	str	xzr, [x8, #2064]
  405d80:	str	q0, [x8, #2048]
  405d84:	ldp	x20, x19, [sp, #112]
  405d88:	ldp	x22, x21, [sp, #96]
  405d8c:	ldp	x24, x23, [sp, #80]
  405d90:	ldp	x26, x25, [sp, #64]
  405d94:	ldp	x28, x27, [sp, #48]
  405d98:	ldp	x29, x30, [sp, #32]
  405d9c:	add	sp, sp, #0x80
  405da0:	ret
  405da4:	sub	sp, sp, #0xd0
  405da8:	stp	x29, x30, [sp, #128]
  405dac:	stp	x26, x25, [sp, #144]
  405db0:	stp	x24, x23, [sp, #160]
  405db4:	stp	x22, x21, [sp, #176]
  405db8:	stp	x20, x19, [sp, #192]
  405dbc:	add	x29, sp, #0x80
  405dc0:	mov	x19, x1
  405dc4:	mov	x20, x0
  405dc8:	bl	401980 <fileno@plt>
  405dcc:	mov	x1, sp
  405dd0:	bl	408770 <ferror@plt+0x6a70>
  405dd4:	tbnz	w0, #31, 405e24 <ferror@plt+0x4124>
  405dd8:	ldr	w8, [sp, #16]
  405ddc:	and	w8, w8, #0xf000
  405de0:	cmp	w8, #0x8, lsl #12
  405de4:	b.ne	405e24 <ferror@plt+0x4124>  // b.any
  405de8:	mov	x0, x20
  405dec:	bl	401c20 <ftello@plt>
  405df0:	tbnz	x0, #63, 405e34 <ferror@plt+0x4134>
  405df4:	ldr	x8, [sp, #48]
  405df8:	subs	x9, x8, x0
  405dfc:	b.le	405e34 <ferror@plt+0x4134>
  405e00:	cmn	x9, #0x1
  405e04:	b.eq	405f5c <ferror@plt+0x425c>  // b.none
  405e08:	mov	w8, wzr
  405e0c:	add	x21, x9, #0x1
  405e10:	cbz	w8, 405e38 <ferror@plt+0x4138>
  405e14:	cbnz	w8, 405e40 <ferror@plt+0x4140>
  405e18:	mov	w8, wzr
  405e1c:	cbnz	w8, 405e44 <ferror@plt+0x4144>
  405e20:	b	405e68 <ferror@plt+0x4168>
  405e24:	mov	w21, #0x2000                	// #8192
  405e28:	mov	w8, wzr
  405e2c:	cbnz	w8, 405e44 <ferror@plt+0x4144>
  405e30:	b	405e68 <ferror@plt+0x4168>
  405e34:	mov	w21, #0x2000                	// #8192
  405e38:	mov	w8, wzr
  405e3c:	cbz	w8, 405e18 <ferror@plt+0x4118>
  405e40:	cbz	w8, 405e68 <ferror@plt+0x4168>
  405e44:	mov	x23, xzr
  405e48:	mov	x0, x23
  405e4c:	ldp	x20, x19, [sp, #192]
  405e50:	ldp	x22, x21, [sp, #176]
  405e54:	ldp	x24, x23, [sp, #160]
  405e58:	ldp	x26, x25, [sp, #144]
  405e5c:	ldp	x29, x30, [sp, #128]
  405e60:	add	sp, sp, #0xd0
  405e64:	ret
  405e68:	mov	x0, x21
  405e6c:	bl	4019d0 <malloc@plt>
  405e70:	cbz	x0, 405e44 <ferror@plt+0x4144>
  405e74:	mov	x22, x0
  405e78:	mov	x25, xzr
  405e7c:	mov	x23, xzr
  405e80:	b	405ea0 <ferror@plt+0x41a0>
  405e84:	bl	401ce0 <__errno_location@plt>
  405e88:	ldr	w26, [x0]
  405e8c:	mov	x0, x20
  405e90:	bl	401d00 <ferror@plt>
  405e94:	cbz	w0, 405ef0 <ferror@plt+0x41f0>
  405e98:	mov	w8, #0x2                   	// #2
  405e9c:	cbnz	w8, 405f3c <ferror@plt+0x423c>
  405ea0:	sub	x24, x21, x25
  405ea4:	add	x0, x22, x25
  405ea8:	mov	w1, #0x1                   	// #1
  405eac:	mov	x2, x24
  405eb0:	mov	x3, x20
  405eb4:	bl	401b90 <fread@plt>
  405eb8:	cmp	x0, x24
  405ebc:	add	x25, x0, x25
  405ec0:	b.ne	405e84 <ferror@plt+0x4184>  // b.any
  405ec4:	cmn	x21, #0x1
  405ec8:	b.eq	405f24 <ferror@plt+0x4224>  // b.none
  405ecc:	adds	x8, x21, x21, lsr #1
  405ed0:	csinv	x21, x8, xzr, cc  // cc = lo, ul, last
  405ed4:	mov	x0, x22
  405ed8:	mov	x1, x21
  405edc:	bl	401a90 <realloc@plt>
  405ee0:	cbz	x0, 405f30 <ferror@plt+0x4230>
  405ee4:	mov	w8, wzr
  405ee8:	mov	x22, x0
  405eec:	b	405e9c <ferror@plt+0x419c>
  405ef0:	sub	x8, x21, #0x1
  405ef4:	cmp	x25, x8
  405ef8:	b.cs	405f10 <ferror@plt+0x4210>  // b.hs, b.nlast
  405efc:	add	x1, x25, #0x1
  405f00:	mov	x0, x22
  405f04:	bl	401a90 <realloc@plt>
  405f08:	cmp	x0, #0x0
  405f0c:	csel	x22, x22, x0, eq  // eq = none
  405f10:	strb	wzr, [x22, x25]
  405f14:	str	x25, [x19]
  405f18:	mov	w8, #0x1                   	// #1
  405f1c:	mov	x23, x22
  405f20:	b	405e9c <ferror@plt+0x419c>
  405f24:	mov	w8, #0x2                   	// #2
  405f28:	mov	w26, #0xc                   	// #12
  405f2c:	b	405e9c <ferror@plt+0x419c>
  405f30:	bl	401ce0 <__errno_location@plt>
  405f34:	ldr	w26, [x0]
  405f38:	b	405e98 <ferror@plt+0x4198>
  405f3c:	cmp	w8, #0x2
  405f40:	b.ne	405e48 <ferror@plt+0x4148>  // b.any
  405f44:	mov	x0, x22
  405f48:	bl	401ba0 <free@plt>
  405f4c:	bl	401ce0 <__errno_location@plt>
  405f50:	mov	x23, xzr
  405f54:	str	w26, [x0]
  405f58:	b	405e48 <ferror@plt+0x4148>
  405f5c:	bl	401ce0 <__errno_location@plt>
  405f60:	mov	w9, #0xc                   	// #12
  405f64:	mov	w8, #0x1                   	// #1
  405f68:	str	w9, [x0]
  405f6c:	mov	w21, #0x2000                	// #8192
  405f70:	cbnz	w8, 405e14 <ferror@plt+0x4114>
  405f74:	b	405e38 <ferror@plt+0x4138>
  405f78:	stp	x29, x30, [sp, #-16]!
  405f7c:	adrp	x2, 409000 <ferror@plt+0x7300>
  405f80:	add	x2, x2, #0x199
  405f84:	mov	x29, sp
  405f88:	bl	405f94 <ferror@plt+0x4294>
  405f8c:	ldp	x29, x30, [sp], #16
  405f90:	ret
  405f94:	stp	x29, x30, [sp, #-48]!
  405f98:	stp	x20, x19, [sp, #32]
  405f9c:	mov	x19, x1
  405fa0:	mov	x1, x2
  405fa4:	stp	x22, x21, [sp, #16]
  405fa8:	mov	x29, sp
  405fac:	bl	4019c0 <fopen@plt>
  405fb0:	cbz	x0, 405ff8 <ferror@plt+0x42f8>
  405fb4:	mov	x1, x19
  405fb8:	mov	x21, x0
  405fbc:	bl	405da4 <ferror@plt+0x40a4>
  405fc0:	mov	x19, x0
  405fc4:	bl	401ce0 <__errno_location@plt>
  405fc8:	ldr	w22, [x0]
  405fcc:	mov	x20, x0
  405fd0:	mov	x0, x21
  405fd4:	bl	406f14 <ferror@plt+0x5214>
  405fd8:	cbz	w0, 405ffc <ferror@plt+0x42fc>
  405fdc:	cbz	x19, 405fec <ferror@plt+0x42ec>
  405fe0:	ldr	w22, [x20]
  405fe4:	mov	x0, x19
  405fe8:	bl	401ba0 <free@plt>
  405fec:	mov	x19, xzr
  405ff0:	str	w22, [x20]
  405ff4:	b	405ffc <ferror@plt+0x42fc>
  405ff8:	mov	x19, xzr
  405ffc:	mov	x0, x19
  406000:	ldp	x20, x19, [sp, #32]
  406004:	ldp	x22, x21, [sp, #16]
  406008:	ldp	x29, x30, [sp], #48
  40600c:	ret
  406010:	stp	x29, x30, [sp, #-16]!
  406014:	adrp	x2, 409000 <ferror@plt+0x7300>
  406018:	add	x2, x2, #0x179
  40601c:	mov	x29, sp
  406020:	bl	405f94 <ferror@plt+0x4294>
  406024:	ldp	x29, x30, [sp], #16
  406028:	ret
  40602c:	sub	sp, sp, #0x50
  406030:	str	x21, [sp, #48]
  406034:	stp	x20, x19, [sp, #64]
  406038:	mov	x21, x5
  40603c:	mov	x20, x4
  406040:	mov	x5, x3
  406044:	mov	x4, x2
  406048:	mov	x19, x0
  40604c:	stp	x29, x30, [sp, #32]
  406050:	add	x29, sp, #0x20
  406054:	cbz	x1, 406074 <ferror@plt+0x4374>
  406058:	adrp	x2, 409000 <ferror@plt+0x7300>
  40605c:	mov	x3, x1
  406060:	add	x2, x2, #0x1b2
  406064:	mov	w1, #0x1                   	// #1
  406068:	mov	x0, x19
  40606c:	bl	401b50 <__fprintf_chk@plt>
  406070:	b	406090 <ferror@plt+0x4390>
  406074:	adrp	x2, 409000 <ferror@plt+0x7300>
  406078:	add	x2, x2, #0x1be
  40607c:	mov	w1, #0x1                   	// #1
  406080:	mov	x0, x19
  406084:	mov	x3, x4
  406088:	mov	x4, x5
  40608c:	bl	401b50 <__fprintf_chk@plt>
  406090:	adrp	x1, 409000 <ferror@plt+0x7300>
  406094:	add	x1, x1, #0x1c5
  406098:	mov	w2, #0x5                   	// #5
  40609c:	mov	x0, xzr
  4060a0:	bl	401c80 <dcgettext@plt>
  4060a4:	adrp	x2, 409000 <ferror@plt+0x7300>
  4060a8:	mov	x3, x0
  4060ac:	add	x2, x2, #0x490
  4060b0:	mov	w1, #0x1                   	// #1
  4060b4:	mov	w4, #0x7e3                 	// #2019
  4060b8:	mov	x0, x19
  4060bc:	bl	401b50 <__fprintf_chk@plt>
  4060c0:	adrp	x1, 409000 <ferror@plt+0x7300>
  4060c4:	add	x1, x1, #0x1c9
  4060c8:	mov	w2, #0x5                   	// #5
  4060cc:	mov	x0, xzr
  4060d0:	bl	401c80 <dcgettext@plt>
  4060d4:	mov	x1, x19
  4060d8:	bl	401c90 <fputs_unlocked@plt>
  4060dc:	cmp	x21, #0x9
  4060e0:	b.hi	406128 <ferror@plt+0x4428>  // b.pmore
  4060e4:	adrp	x8, 409000 <ferror@plt+0x7300>
  4060e8:	add	x8, x8, #0x1a8
  4060ec:	adr	x9, 4060fc <ferror@plt+0x43fc>
  4060f0:	ldrb	w10, [x8, x21]
  4060f4:	add	x9, x9, x10, lsl #2
  4060f8:	br	x9
  4060fc:	adrp	x1, 409000 <ferror@plt+0x7300>
  406100:	add	x1, x1, #0x295
  406104:	mov	w2, #0x5                   	// #5
  406108:	mov	x0, xzr
  40610c:	bl	401c80 <dcgettext@plt>
  406110:	ldr	x3, [x20]
  406114:	mov	x2, x0
  406118:	mov	w1, #0x1                   	// #1
  40611c:	mov	x0, x19
  406120:	bl	401b50 <__fprintf_chk@plt>
  406124:	b	4062c0 <ferror@plt+0x45c0>
  406128:	adrp	x1, 409000 <ferror@plt+0x7300>
  40612c:	add	x1, x1, #0x3d4
  406130:	b	406254 <ferror@plt+0x4554>
  406134:	adrp	x1, 409000 <ferror@plt+0x7300>
  406138:	add	x1, x1, #0x2a5
  40613c:	mov	w2, #0x5                   	// #5
  406140:	mov	x0, xzr
  406144:	bl	401c80 <dcgettext@plt>
  406148:	ldp	x3, x4, [x20]
  40614c:	mov	x2, x0
  406150:	mov	w1, #0x1                   	// #1
  406154:	mov	x0, x19
  406158:	bl	401b50 <__fprintf_chk@plt>
  40615c:	b	4062c0 <ferror@plt+0x45c0>
  406160:	adrp	x1, 409000 <ferror@plt+0x7300>
  406164:	add	x1, x1, #0x2bc
  406168:	mov	w2, #0x5                   	// #5
  40616c:	mov	x0, xzr
  406170:	bl	401c80 <dcgettext@plt>
  406174:	ldp	x3, x4, [x20]
  406178:	ldr	x5, [x20, #16]
  40617c:	mov	x2, x0
  406180:	mov	w1, #0x1                   	// #1
  406184:	mov	x0, x19
  406188:	bl	401b50 <__fprintf_chk@plt>
  40618c:	b	4062c0 <ferror@plt+0x45c0>
  406190:	adrp	x1, 409000 <ferror@plt+0x7300>
  406194:	add	x1, x1, #0x2d8
  406198:	mov	w2, #0x5                   	// #5
  40619c:	mov	x0, xzr
  4061a0:	bl	401c80 <dcgettext@plt>
  4061a4:	ldp	x3, x4, [x20]
  4061a8:	ldp	x5, x6, [x20, #16]
  4061ac:	mov	x2, x0
  4061b0:	mov	w1, #0x1                   	// #1
  4061b4:	mov	x0, x19
  4061b8:	bl	401b50 <__fprintf_chk@plt>
  4061bc:	b	4062c0 <ferror@plt+0x45c0>
  4061c0:	adrp	x1, 409000 <ferror@plt+0x7300>
  4061c4:	add	x1, x1, #0x2f8
  4061c8:	mov	w2, #0x5                   	// #5
  4061cc:	mov	x0, xzr
  4061d0:	bl	401c80 <dcgettext@plt>
  4061d4:	ldp	x3, x4, [x20]
  4061d8:	ldp	x5, x6, [x20, #16]
  4061dc:	ldr	x7, [x20, #32]
  4061e0:	mov	x2, x0
  4061e4:	mov	w1, #0x1                   	// #1
  4061e8:	b	4062b8 <ferror@plt+0x45b8>
  4061ec:	adrp	x1, 409000 <ferror@plt+0x7300>
  4061f0:	add	x1, x1, #0x31c
  4061f4:	mov	w2, #0x5                   	// #5
  4061f8:	mov	x0, xzr
  4061fc:	bl	401c80 <dcgettext@plt>
  406200:	ldp	x3, x4, [x20]
  406204:	ldp	x5, x6, [x20, #16]
  406208:	ldp	x7, x8, [x20, #32]
  40620c:	mov	x2, x0
  406210:	b	406240 <ferror@plt+0x4540>
  406214:	adrp	x1, 409000 <ferror@plt+0x7300>
  406218:	add	x1, x1, #0x344
  40621c:	mov	w2, #0x5                   	// #5
  406220:	mov	x0, xzr
  406224:	bl	401c80 <dcgettext@plt>
  406228:	ldr	x9, [x20, #48]
  40622c:	ldp	x3, x4, [x20]
  406230:	ldp	x5, x6, [x20, #16]
  406234:	ldp	x7, x8, [x20, #32]
  406238:	mov	x2, x0
  40623c:	str	x9, [sp, #8]
  406240:	mov	w1, #0x1                   	// #1
  406244:	str	x8, [sp]
  406248:	b	4062b8 <ferror@plt+0x45b8>
  40624c:	adrp	x1, 409000 <ferror@plt+0x7300>
  406250:	add	x1, x1, #0x3a0
  406254:	mov	w2, #0x5                   	// #5
  406258:	mov	x0, xzr
  40625c:	bl	401c80 <dcgettext@plt>
  406260:	ldp	x3, x4, [x20]
  406264:	ldp	x5, x6, [x20, #16]
  406268:	ldr	x7, [x20, #32]
  40626c:	ldur	q0, [x20, #40]
  406270:	ldp	x8, x9, [x20, #56]
  406274:	mov	x2, x0
  406278:	str	x9, [sp, #24]
  40627c:	b	4062ac <ferror@plt+0x45ac>
  406280:	adrp	x1, 409000 <ferror@plt+0x7300>
  406284:	add	x1, x1, #0x370
  406288:	mov	w2, #0x5                   	// #5
  40628c:	mov	x0, xzr
  406290:	bl	401c80 <dcgettext@plt>
  406294:	ldp	x3, x4, [x20]
  406298:	ldp	x5, x6, [x20, #16]
  40629c:	ldr	x7, [x20, #32]
  4062a0:	ldur	q0, [x20, #40]
  4062a4:	ldr	x8, [x20, #56]
  4062a8:	mov	x2, x0
  4062ac:	mov	w1, #0x1                   	// #1
  4062b0:	str	x8, [sp, #16]
  4062b4:	str	q0, [sp]
  4062b8:	mov	x0, x19
  4062bc:	bl	401b50 <__fprintf_chk@plt>
  4062c0:	ldp	x20, x19, [sp, #64]
  4062c4:	ldr	x21, [sp, #48]
  4062c8:	ldp	x29, x30, [sp, #32]
  4062cc:	add	sp, sp, #0x50
  4062d0:	ret
  4062d4:	stp	x29, x30, [sp, #-16]!
  4062d8:	mov	x8, xzr
  4062dc:	mov	x29, sp
  4062e0:	ldr	x9, [x4, x8, lsl #3]
  4062e4:	add	x8, x8, #0x1
  4062e8:	cbnz	x9, 4062e0 <ferror@plt+0x45e0>
  4062ec:	sub	x5, x8, #0x1
  4062f0:	bl	40602c <ferror@plt+0x432c>
  4062f4:	ldp	x29, x30, [sp], #16
  4062f8:	ret
  4062fc:	sub	sp, sp, #0x60
  406300:	mov	x5, xzr
  406304:	mov	x8, sp
  406308:	stp	x29, x30, [sp, #80]
  40630c:	add	x29, sp, #0x50
  406310:	ldrsw	x9, [x4, #24]
  406314:	tbz	w9, #31, 406328 <ferror@plt+0x4628>
  406318:	add	w10, w9, #0x8
  40631c:	cmp	w10, #0x0
  406320:	str	w10, [x4, #24]
  406324:	b.le	406350 <ferror@plt+0x4650>
  406328:	ldr	x9, [x4]
  40632c:	add	x10, x9, #0x8
  406330:	str	x10, [x4]
  406334:	ldr	x9, [x9]
  406338:	str	x9, [x8, x5, lsl #3]
  40633c:	cbz	x9, 40635c <ferror@plt+0x465c>
  406340:	add	x5, x5, #0x1
  406344:	cmp	x5, #0xa
  406348:	b.ne	406310 <ferror@plt+0x4610>  // b.any
  40634c:	b	40635c <ferror@plt+0x465c>
  406350:	ldr	x10, [x4, #8]
  406354:	add	x9, x10, x9
  406358:	b	406334 <ferror@plt+0x4634>
  40635c:	mov	x4, sp
  406360:	bl	40602c <ferror@plt+0x432c>
  406364:	ldp	x29, x30, [sp, #80]
  406368:	add	sp, sp, #0x60
  40636c:	ret
  406370:	sub	sp, sp, #0xf0
  406374:	stp	x29, x30, [sp, #224]
  406378:	add	x29, sp, #0xe0
  40637c:	mov	x8, #0xffffffffffffffe0    	// #-32
  406380:	mov	x9, sp
  406384:	sub	x10, x29, #0x60
  406388:	movk	x8, #0xff80, lsl #32
  40638c:	add	x11, x29, #0x10
  406390:	add	x9, x9, #0x80
  406394:	add	x10, x10, #0x20
  406398:	stp	x9, x8, [x29, #-16]
  40639c:	stp	x11, x10, [x29, #-32]
  4063a0:	stp	x4, x5, [x29, #-96]
  4063a4:	stp	x6, x7, [x29, #-80]
  4063a8:	stp	q0, q1, [sp]
  4063ac:	ldp	q0, q1, [x29, #-32]
  4063b0:	sub	x4, x29, #0x40
  4063b4:	stp	q2, q3, [sp, #32]
  4063b8:	stp	q4, q5, [sp, #64]
  4063bc:	stp	q6, q7, [sp, #96]
  4063c0:	stp	q0, q1, [x29, #-64]
  4063c4:	bl	4062fc <ferror@plt+0x45fc>
  4063c8:	ldp	x29, x30, [sp, #224]
  4063cc:	add	sp, sp, #0xf0
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-16]!
  4063d8:	adrp	x1, 409000 <ferror@plt+0x7300>
  4063dc:	add	x1, x1, #0x410
  4063e0:	mov	w2, #0x5                   	// #5
  4063e4:	mov	x0, xzr
  4063e8:	mov	x29, sp
  4063ec:	bl	401c80 <dcgettext@plt>
  4063f0:	adrp	x2, 409000 <ferror@plt+0x7300>
  4063f4:	mov	x1, x0
  4063f8:	add	x2, x2, #0x425
  4063fc:	mov	w0, #0x1                   	// #1
  406400:	bl	401a30 <__printf_chk@plt>
  406404:	adrp	x1, 409000 <ferror@plt+0x7300>
  406408:	add	x1, x1, #0x43b
  40640c:	mov	w2, #0x5                   	// #5
  406410:	mov	x0, xzr
  406414:	bl	401c80 <dcgettext@plt>
  406418:	adrp	x2, 408000 <ferror@plt+0x6300>
  40641c:	adrp	x3, 408000 <ferror@plt+0x6300>
  406420:	mov	x1, x0
  406424:	add	x2, x2, #0xd24
  406428:	add	x3, x3, #0xe8a
  40642c:	mov	w0, #0x1                   	// #1
  406430:	bl	401a30 <__printf_chk@plt>
  406434:	adrp	x1, 409000 <ferror@plt+0x7300>
  406438:	add	x1, x1, #0x44f
  40643c:	mov	w2, #0x5                   	// #5
  406440:	mov	x0, xzr
  406444:	bl	401c80 <dcgettext@plt>
  406448:	adrp	x8, 41a000 <ferror@plt+0x18300>
  40644c:	ldr	x1, [x8, #728]
  406450:	bl	401c90 <fputs_unlocked@plt>
  406454:	ldp	x29, x30, [sp], #16
  406458:	ret
  40645c:	stp	x29, x30, [sp, #-16]!
  406460:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  406464:	udiv	x8, x8, x1
  406468:	cmp	x8, x0
  40646c:	mov	x29, sp
  406470:	b.cc	406484 <ferror@plt+0x4784>  // b.lo, b.ul, b.last
  406474:	mul	x0, x1, x0
  406478:	bl	406488 <ferror@plt+0x4788>
  40647c:	ldp	x29, x30, [sp], #16
  406480:	ret
  406484:	bl	40668c <ferror@plt+0x498c>
  406488:	stp	x29, x30, [sp, #-32]!
  40648c:	str	x19, [sp, #16]
  406490:	mov	x29, sp
  406494:	mov	x19, x0
  406498:	bl	4019d0 <malloc@plt>
  40649c:	cbz	x19, 4064a4 <ferror@plt+0x47a4>
  4064a0:	cbz	x0, 4064b0 <ferror@plt+0x47b0>
  4064a4:	ldr	x19, [sp, #16]
  4064a8:	ldp	x29, x30, [sp], #32
  4064ac:	ret
  4064b0:	bl	40668c <ferror@plt+0x498c>
  4064b4:	stp	x29, x30, [sp, #-16]!
  4064b8:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4064bc:	udiv	x8, x8, x2
  4064c0:	cmp	x8, x1
  4064c4:	mov	x29, sp
  4064c8:	b.cc	4064dc <ferror@plt+0x47dc>  // b.lo, b.ul, b.last
  4064cc:	mul	x1, x2, x1
  4064d0:	bl	4064e0 <ferror@plt+0x47e0>
  4064d4:	ldp	x29, x30, [sp], #16
  4064d8:	ret
  4064dc:	bl	40668c <ferror@plt+0x498c>
  4064e0:	stp	x29, x30, [sp, #-32]!
  4064e4:	str	x19, [sp, #16]
  4064e8:	mov	x19, x1
  4064ec:	mov	x29, sp
  4064f0:	cbz	x0, 406504 <ferror@plt+0x4804>
  4064f4:	cbnz	x19, 406504 <ferror@plt+0x4804>
  4064f8:	bl	401ba0 <free@plt>
  4064fc:	mov	x0, xzr
  406500:	b	406514 <ferror@plt+0x4814>
  406504:	mov	x1, x19
  406508:	bl	401a90 <realloc@plt>
  40650c:	cbz	x19, 406514 <ferror@plt+0x4814>
  406510:	cbz	x0, 406520 <ferror@plt+0x4820>
  406514:	ldr	x19, [sp, #16]
  406518:	ldp	x29, x30, [sp], #32
  40651c:	ret
  406520:	bl	40668c <ferror@plt+0x498c>
  406524:	stp	x29, x30, [sp, #-16]!
  406528:	ldr	x8, [x1]
  40652c:	mov	x29, sp
  406530:	cbz	x0, 406554 <ferror@plt+0x4854>
  406534:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  406538:	movk	x9, #0x5554
  40653c:	udiv	x9, x9, x2
  406540:	cmp	x9, x8
  406544:	b.ls	40658c <ferror@plt+0x488c>  // b.plast
  406548:	add	x8, x8, x8, lsr #1
  40654c:	add	x8, x8, #0x1
  406550:	b	406578 <ferror@plt+0x4878>
  406554:	cbnz	x8, 406568 <ferror@plt+0x4868>
  406558:	mov	w8, #0x80                  	// #128
  40655c:	udiv	x8, x8, x2
  406560:	cmp	x2, #0x80
  406564:	cinc	x8, x8, hi  // hi = pmore
  406568:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  40656c:	udiv	x9, x9, x2
  406570:	cmp	x9, x8
  406574:	b.cc	40658c <ferror@plt+0x488c>  // b.lo, b.ul, b.last
  406578:	str	x8, [x1]
  40657c:	mul	x1, x8, x2
  406580:	bl	4064e0 <ferror@plt+0x47e0>
  406584:	ldp	x29, x30, [sp], #16
  406588:	ret
  40658c:	bl	40668c <ferror@plt+0x498c>
  406590:	stp	x29, x30, [sp, #-16]!
  406594:	mov	x29, sp
  406598:	bl	406488 <ferror@plt+0x4788>
  40659c:	ldp	x29, x30, [sp], #16
  4065a0:	ret
  4065a4:	stp	x29, x30, [sp, #-16]!
  4065a8:	mov	w2, #0x1                   	// #1
  4065ac:	mov	x29, sp
  4065b0:	bl	406524 <ferror@plt+0x4824>
  4065b4:	ldp	x29, x30, [sp], #16
  4065b8:	ret
  4065bc:	stp	x29, x30, [sp, #-32]!
  4065c0:	stp	x20, x19, [sp, #16]
  4065c4:	mov	x29, sp
  4065c8:	mov	x19, x0
  4065cc:	bl	406488 <ferror@plt+0x4788>
  4065d0:	mov	w1, wzr
  4065d4:	mov	x2, x19
  4065d8:	mov	x20, x0
  4065dc:	bl	401a40 <memset@plt>
  4065e0:	mov	x0, x20
  4065e4:	ldp	x20, x19, [sp, #16]
  4065e8:	ldp	x29, x30, [sp], #32
  4065ec:	ret
  4065f0:	stp	x29, x30, [sp, #-16]!
  4065f4:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4065f8:	udiv	x8, x8, x1
  4065fc:	cmp	x8, x0
  406600:	mov	x29, sp
  406604:	b.cc	406618 <ferror@plt+0x4918>  // b.lo, b.ul, b.last
  406608:	bl	406ebc <ferror@plt+0x51bc>
  40660c:	cbz	x0, 406618 <ferror@plt+0x4918>
  406610:	ldp	x29, x30, [sp], #16
  406614:	ret
  406618:	bl	40668c <ferror@plt+0x498c>
  40661c:	stp	x29, x30, [sp, #-48]!
  406620:	stp	x20, x19, [sp, #32]
  406624:	mov	x20, x0
  406628:	mov	x0, x1
  40662c:	str	x21, [sp, #16]
  406630:	mov	x29, sp
  406634:	mov	x19, x1
  406638:	bl	406488 <ferror@plt+0x4788>
  40663c:	mov	x1, x20
  406640:	mov	x2, x19
  406644:	mov	x21, x0
  406648:	bl	4018a0 <memcpy@plt>
  40664c:	mov	x0, x21
  406650:	ldp	x20, x19, [sp, #32]
  406654:	ldr	x21, [sp, #16]
  406658:	ldp	x29, x30, [sp], #48
  40665c:	ret
  406660:	stp	x29, x30, [sp, #-32]!
  406664:	str	x19, [sp, #16]
  406668:	mov	x29, sp
  40666c:	mov	x19, x0
  406670:	bl	4018e0 <strlen@plt>
  406674:	add	x1, x0, #0x1
  406678:	mov	x0, x19
  40667c:	bl	40661c <ferror@plt+0x491c>
  406680:	ldr	x19, [sp, #16]
  406684:	ldp	x29, x30, [sp], #32
  406688:	ret
  40668c:	stp	x29, x30, [sp, #-32]!
  406690:	str	x19, [sp, #16]
  406694:	adrp	x8, 41a000 <ferror@plt+0x18300>
  406698:	ldr	w19, [x8, #600]
  40669c:	adrp	x1, 409000 <ferror@plt+0x7300>
  4066a0:	add	x1, x1, #0x4bf
  4066a4:	mov	w2, #0x5                   	// #5
  4066a8:	mov	x0, xzr
  4066ac:	mov	x29, sp
  4066b0:	bl	401c80 <dcgettext@plt>
  4066b4:	adrp	x2, 408000 <ferror@plt+0x6300>
  4066b8:	mov	x3, x0
  4066bc:	add	x2, x2, #0xcc8
  4066c0:	mov	w0, w19
  4066c4:	mov	w1, wzr
  4066c8:	bl	401900 <error@plt>
  4066cc:	bl	401af0 <abort@plt>
  4066d0:	sub	sp, sp, #0x50
  4066d4:	stp	x24, x23, [sp, #32]
  4066d8:	stp	x22, x21, [sp, #48]
  4066dc:	mov	x22, x3
  4066e0:	mov	x23, x2
  4066e4:	mov	w2, w1
  4066e8:	add	x3, sp, #0x8
  4066ec:	mov	x1, xzr
  4066f0:	stp	x29, x30, [sp, #16]
  4066f4:	stp	x20, x19, [sp, #64]
  4066f8:	add	x29, sp, #0x10
  4066fc:	mov	w21, w6
  406700:	mov	x19, x5
  406704:	mov	x20, x0
  406708:	bl	406b50 <ferror@plt+0x4e50>
  40670c:	cmp	w0, #0x3
  406710:	b.eq	406748 <ferror@plt+0x4a48>  // b.none
  406714:	cmp	w0, #0x1
  406718:	b.eq	406754 <ferror@plt+0x4a54>  // b.none
  40671c:	cbnz	w0, 406760 <ferror@plt+0x4a60>
  406720:	ldr	x24, [sp, #8]
  406724:	cmp	x24, x23
  406728:	b.cc	406734 <ferror@plt+0x4a34>  // b.lo, b.ul, b.last
  40672c:	cmp	x24, x22
  406730:	b.ls	40679c <ferror@plt+0x4a9c>  // b.plast
  406734:	bl	401ce0 <__errno_location@plt>
  406738:	lsr	x8, x24, #30
  40673c:	cbnz	x8, 406758 <ferror@plt+0x4a58>
  406740:	mov	w8, #0x22                  	// #34
  406744:	b	40675c <ferror@plt+0x4a5c>
  406748:	bl	401ce0 <__errno_location@plt>
  40674c:	str	wzr, [x0]
  406750:	b	406760 <ferror@plt+0x4a60>
  406754:	bl	401ce0 <__errno_location@plt>
  406758:	mov	w8, #0x4b                  	// #75
  40675c:	str	w8, [x0]
  406760:	cmp	w21, #0x0
  406764:	csinc	w21, w21, wzr, ne  // ne = any
  406768:	bl	401ce0 <__errno_location@plt>
  40676c:	ldr	w8, [x0]
  406770:	mov	x0, x20
  406774:	cmp	w8, #0x16
  406778:	csel	w22, wzr, w8, eq  // eq = none
  40677c:	bl	4048bc <ferror@plt+0x2bbc>
  406780:	adrp	x2, 408000 <ferror@plt+0x6300>
  406784:	mov	x4, x0
  406788:	add	x2, x2, #0xcc4
  40678c:	mov	w0, w21
  406790:	mov	w1, w22
  406794:	mov	x3, x19
  406798:	bl	401900 <error@plt>
  40679c:	ldr	x0, [sp, #8]
  4067a0:	ldp	x20, x19, [sp, #64]
  4067a4:	ldp	x22, x21, [sp, #48]
  4067a8:	ldp	x24, x23, [sp, #32]
  4067ac:	ldp	x29, x30, [sp, #16]
  4067b0:	add	sp, sp, #0x50
  4067b4:	ret
  4067b8:	stp	x29, x30, [sp, #-16]!
  4067bc:	mov	w6, w5
  4067c0:	mov	x5, x4
  4067c4:	mov	x4, x3
  4067c8:	mov	x3, x2
  4067cc:	mov	x2, x1
  4067d0:	mov	w1, #0xa                   	// #10
  4067d4:	mov	x29, sp
  4067d8:	bl	4066d0 <ferror@plt+0x49d0>
  4067dc:	ldp	x29, x30, [sp], #16
  4067e0:	ret
  4067e4:	sub	sp, sp, #0x60
  4067e8:	cmp	w2, #0x25
  4067ec:	stp	x29, x30, [sp, #16]
  4067f0:	str	x25, [sp, #32]
  4067f4:	stp	x24, x23, [sp, #48]
  4067f8:	stp	x22, x21, [sp, #64]
  4067fc:	stp	x20, x19, [sp, #80]
  406800:	add	x29, sp, #0x10
  406804:	b.cs	406ab0 <ferror@plt+0x4db0>  // b.hs, b.nlast
  406808:	mov	x22, x4
  40680c:	mov	x19, x3
  406810:	mov	w24, w2
  406814:	mov	x21, x1
  406818:	mov	x20, x0
  40681c:	bl	401ce0 <__errno_location@plt>
  406820:	mov	x23, x0
  406824:	str	wzr, [x0]
  406828:	bl	401b70 <__ctype_b_loc@plt>
  40682c:	ldr	x8, [x0]
  406830:	mov	x10, x20
  406834:	ldrb	w9, [x10], #1
  406838:	ldrh	w11, [x8, x9, lsl #1]
  40683c:	tbnz	w11, #13, 406834 <ferror@plt+0x4b34>
  406840:	cmp	x21, #0x0
  406844:	add	x8, x29, #0x18
  406848:	csel	x21, x8, x21, eq  // eq = none
  40684c:	cmp	w9, #0x2d
  406850:	b.ne	406878 <ferror@plt+0x4b78>  // b.any
  406854:	mov	w20, #0x4                   	// #4
  406858:	mov	w0, w20
  40685c:	ldp	x20, x19, [sp, #80]
  406860:	ldp	x22, x21, [sp, #64]
  406864:	ldp	x24, x23, [sp, #48]
  406868:	ldr	x25, [sp, #32]
  40686c:	ldp	x29, x30, [sp, #16]
  406870:	add	sp, sp, #0x60
  406874:	ret
  406878:	mov	x0, x20
  40687c:	mov	x1, x21
  406880:	mov	w2, w24
  406884:	bl	4018d0 <strtoul@plt>
  406888:	str	x0, [sp, #8]
  40688c:	ldr	x25, [x21]
  406890:	cmp	x25, x20
  406894:	b.eq	40693c <ferror@plt+0x4c3c>  // b.none
  406898:	ldr	w20, [x23]
  40689c:	cbz	w20, 4068ac <ferror@plt+0x4bac>
  4068a0:	cmp	w20, #0x22
  4068a4:	b.ne	406854 <ferror@plt+0x4b54>  // b.any
  4068a8:	mov	w20, #0x1                   	// #1
  4068ac:	cbz	x22, 406964 <ferror@plt+0x4c64>
  4068b0:	ldrb	w23, [x25]
  4068b4:	cbz	w23, 406970 <ferror@plt+0x4c70>
  4068b8:	mov	x0, x22
  4068bc:	mov	w1, w23
  4068c0:	bl	401be0 <strchr@plt>
  4068c4:	cbz	x0, 4069c4 <ferror@plt+0x4cc4>
  4068c8:	sub	w8, w23, #0x45
  4068cc:	mov	w1, #0x400                 	// #1024
  4068d0:	cmp	w8, #0x2f
  4068d4:	mov	w24, #0x1                   	// #1
  4068d8:	b.hi	40698c <ferror@plt+0x4c8c>  // b.pmore
  4068dc:	mov	w9, #0x1                   	// #1
  4068e0:	lsl	x8, x9, x8
  4068e4:	mov	x9, #0x8945                	// #35141
  4068e8:	movk	x9, #0x30, lsl #16
  4068ec:	movk	x9, #0x8144, lsl #32
  4068f0:	tst	x8, x9
  4068f4:	b.eq	40698c <ferror@plt+0x4c8c>  // b.none
  4068f8:	mov	w1, #0x30                  	// #48
  4068fc:	mov	x0, x22
  406900:	bl	401be0 <strchr@plt>
  406904:	cbz	x0, 406978 <ferror@plt+0x4c78>
  406908:	ldrb	w8, [x25, #1]
  40690c:	cmp	w8, #0x42
  406910:	b.eq	406984 <ferror@plt+0x4c84>  // b.none
  406914:	cmp	w8, #0x44
  406918:	b.eq	406984 <ferror@plt+0x4c84>  // b.none
  40691c:	cmp	w8, #0x69
  406920:	b.ne	406978 <ferror@plt+0x4c78>  // b.any
  406924:	ldrb	w8, [x25, #2]
  406928:	mov	w9, #0x3                   	// #3
  40692c:	mov	w1, #0x400                 	// #1024
  406930:	cmp	w8, #0x42
  406934:	csinc	x24, x9, xzr, eq  // eq = none
  406938:	b	40698c <ferror@plt+0x4c8c>
  40693c:	cbz	x22, 406854 <ferror@plt+0x4b54>
  406940:	ldrb	w1, [x25]
  406944:	cbz	w1, 406854 <ferror@plt+0x4b54>
  406948:	mov	x0, x22
  40694c:	bl	401be0 <strchr@plt>
  406950:	cbz	x0, 406854 <ferror@plt+0x4b54>
  406954:	mov	w8, #0x1                   	// #1
  406958:	mov	w20, wzr
  40695c:	str	x8, [sp, #8]
  406960:	cbnz	x22, 4068b0 <ferror@plt+0x4bb0>
  406964:	ldr	x8, [sp, #8]
  406968:	str	x8, [x19]
  40696c:	b	406858 <ferror@plt+0x4b58>
  406970:	mov	w0, w20
  406974:	b	406aa0 <ferror@plt+0x4da0>
  406978:	mov	w1, #0x400                 	// #1024
  40697c:	mov	w24, #0x1                   	// #1
  406980:	b	40698c <ferror@plt+0x4c8c>
  406984:	mov	w1, #0x3e8                 	// #1000
  406988:	mov	w24, #0x2                   	// #2
  40698c:	sub	w8, w23, #0x42
  406990:	cmp	w8, #0x35
  406994:	b.hi	4069c4 <ferror@plt+0x4cc4>  // b.pmore
  406998:	adrp	x9, 409000 <ferror@plt+0x7300>
  40699c:	add	x9, x9, #0x4d0
  4069a0:	adr	x10, 4069b4 <ferror@plt+0x4cb4>
  4069a4:	ldrb	w11, [x9, x8]
  4069a8:	add	x10, x10, x11, lsl #2
  4069ac:	mov	w0, wzr
  4069b0:	br	x10
  4069b4:	add	x0, sp, #0x8
  4069b8:	mov	w2, #0x3                   	// #3
  4069bc:	bl	406af8 <ferror@plt+0x4df8>
  4069c0:	b	406a6c <ferror@plt+0x4d6c>
  4069c4:	ldr	x9, [sp, #8]
  4069c8:	mov	w8, wzr
  4069cc:	str	x9, [x19]
  4069d0:	orr	w9, w20, #0x2
  4069d4:	b	406a94 <ferror@plt+0x4d94>
  4069d8:	add	x0, sp, #0x8
  4069dc:	mov	w2, #0x1                   	// #1
  4069e0:	bl	406af8 <ferror@plt+0x4df8>
  4069e4:	b	406a6c <ferror@plt+0x4d6c>
  4069e8:	add	x0, sp, #0x8
  4069ec:	mov	w2, #0x2                   	// #2
  4069f0:	bl	406af8 <ferror@plt+0x4df8>
  4069f4:	b	406a6c <ferror@plt+0x4d6c>
  4069f8:	add	x0, sp, #0x8
  4069fc:	mov	w2, #0x4                   	// #4
  406a00:	bl	406af8 <ferror@plt+0x4df8>
  406a04:	b	406a6c <ferror@plt+0x4d6c>
  406a08:	add	x0, sp, #0x8
  406a0c:	mov	w1, #0x400                 	// #1024
  406a10:	b	406a68 <ferror@plt+0x4d68>
  406a14:	add	x0, sp, #0x8
  406a18:	mov	w2, #0x6                   	// #6
  406a1c:	bl	406af8 <ferror@plt+0x4df8>
  406a20:	b	406a6c <ferror@plt+0x4d6c>
  406a24:	add	x0, sp, #0x8
  406a28:	mov	w2, #0x5                   	// #5
  406a2c:	bl	406af8 <ferror@plt+0x4df8>
  406a30:	b	406a6c <ferror@plt+0x4d6c>
  406a34:	add	x0, sp, #0x8
  406a38:	mov	w2, #0x8                   	// #8
  406a3c:	bl	406af8 <ferror@plt+0x4df8>
  406a40:	b	406a6c <ferror@plt+0x4d6c>
  406a44:	add	x0, sp, #0x8
  406a48:	mov	w2, #0x7                   	// #7
  406a4c:	bl	406af8 <ferror@plt+0x4df8>
  406a50:	b	406a6c <ferror@plt+0x4d6c>
  406a54:	add	x0, sp, #0x8
  406a58:	mov	w1, #0x200                 	// #512
  406a5c:	b	406a68 <ferror@plt+0x4d68>
  406a60:	add	x0, sp, #0x8
  406a64:	mov	w1, #0x2                   	// #2
  406a68:	bl	406ad0 <ferror@plt+0x4dd0>
  406a6c:	ldr	x8, [x21]
  406a70:	orr	w10, w0, w20
  406a74:	orr	w11, w10, #0x2
  406a78:	add	x9, x8, x24
  406a7c:	str	x9, [x21]
  406a80:	ldrb	w9, [x8, x24]
  406a84:	mov	w8, #0x1                   	// #1
  406a88:	cmp	w9, #0x0
  406a8c:	csel	w20, w10, w11, eq  // eq = none
  406a90:	mov	w9, #0x4                   	// #4
  406a94:	mov	w0, w20
  406a98:	mov	w20, w9
  406a9c:	cbz	w8, 406858 <ferror@plt+0x4b58>
  406aa0:	ldr	x8, [sp, #8]
  406aa4:	mov	w20, w0
  406aa8:	str	x8, [x19]
  406aac:	b	406858 <ferror@plt+0x4b58>
  406ab0:	adrp	x0, 409000 <ferror@plt+0x7300>
  406ab4:	adrp	x1, 409000 <ferror@plt+0x7300>
  406ab8:	adrp	x3, 409000 <ferror@plt+0x7300>
  406abc:	add	x0, x0, #0x506
  406ac0:	add	x1, x1, #0x52c
  406ac4:	add	x3, x3, #0x53c
  406ac8:	mov	w2, #0x54                  	// #84
  406acc:	bl	401cd0 <__assert_fail@plt>
  406ad0:	ldr	x8, [x0]
  406ad4:	sxtw	x9, w1
  406ad8:	umulh	x10, x9, x8
  406adc:	mul	x9, x8, x9
  406ae0:	cmp	xzr, x10
  406ae4:	cset	w8, ne  // ne = any
  406ae8:	csinv	x9, x9, xzr, eq  // eq = none
  406aec:	str	x9, [x0]
  406af0:	mov	w0, w8
  406af4:	ret
  406af8:	stp	x29, x30, [sp, #-48]!
  406afc:	stp	x22, x21, [sp, #16]
  406b00:	stp	x20, x19, [sp, #32]
  406b04:	mov	x29, sp
  406b08:	cbz	w2, 406b38 <ferror@plt+0x4e38>
  406b0c:	mov	w19, w2
  406b10:	mov	w20, w1
  406b14:	mov	x21, x0
  406b18:	mov	w22, wzr
  406b1c:	mov	x0, x21
  406b20:	mov	w1, w20
  406b24:	sub	w19, w19, #0x1
  406b28:	bl	406ad0 <ferror@plt+0x4dd0>
  406b2c:	orr	w22, w0, w22
  406b30:	cbnz	w19, 406b1c <ferror@plt+0x4e1c>
  406b34:	b	406b3c <ferror@plt+0x4e3c>
  406b38:	mov	w22, wzr
  406b3c:	mov	w0, w22
  406b40:	ldp	x20, x19, [sp, #32]
  406b44:	ldp	x22, x21, [sp, #16]
  406b48:	ldp	x29, x30, [sp], #48
  406b4c:	ret
  406b50:	sub	sp, sp, #0x60
  406b54:	cmp	w2, #0x25
  406b58:	stp	x29, x30, [sp, #16]
  406b5c:	str	x25, [sp, #32]
  406b60:	stp	x24, x23, [sp, #48]
  406b64:	stp	x22, x21, [sp, #64]
  406b68:	stp	x20, x19, [sp, #80]
  406b6c:	add	x29, sp, #0x10
  406b70:	b.cs	406e1c <ferror@plt+0x511c>  // b.hs, b.nlast
  406b74:	mov	x22, x4
  406b78:	mov	x19, x3
  406b7c:	mov	w24, w2
  406b80:	mov	x21, x1
  406b84:	mov	x20, x0
  406b88:	bl	401ce0 <__errno_location@plt>
  406b8c:	mov	x23, x0
  406b90:	str	wzr, [x0]
  406b94:	bl	401b70 <__ctype_b_loc@plt>
  406b98:	ldr	x8, [x0]
  406b9c:	mov	x10, x20
  406ba0:	ldrb	w9, [x10], #1
  406ba4:	ldrh	w11, [x8, x9, lsl #1]
  406ba8:	tbnz	w11, #13, 406ba0 <ferror@plt+0x4ea0>
  406bac:	cmp	x21, #0x0
  406bb0:	add	x8, x29, #0x18
  406bb4:	csel	x21, x8, x21, eq  // eq = none
  406bb8:	cmp	w9, #0x2d
  406bbc:	b.ne	406be4 <ferror@plt+0x4ee4>  // b.any
  406bc0:	mov	w20, #0x4                   	// #4
  406bc4:	mov	w0, w20
  406bc8:	ldp	x20, x19, [sp, #80]
  406bcc:	ldp	x22, x21, [sp, #64]
  406bd0:	ldp	x24, x23, [sp, #48]
  406bd4:	ldr	x25, [sp, #32]
  406bd8:	ldp	x29, x30, [sp, #16]
  406bdc:	add	sp, sp, #0x60
  406be0:	ret
  406be4:	mov	x0, x20
  406be8:	mov	x1, x21
  406bec:	mov	w2, w24
  406bf0:	bl	401ae0 <strtoumax@plt>
  406bf4:	str	x0, [sp, #8]
  406bf8:	ldr	x25, [x21]
  406bfc:	cmp	x25, x20
  406c00:	b.eq	406ca8 <ferror@plt+0x4fa8>  // b.none
  406c04:	ldr	w20, [x23]
  406c08:	cbz	w20, 406c18 <ferror@plt+0x4f18>
  406c0c:	cmp	w20, #0x22
  406c10:	b.ne	406bc0 <ferror@plt+0x4ec0>  // b.any
  406c14:	mov	w20, #0x1                   	// #1
  406c18:	cbz	x22, 406cd0 <ferror@plt+0x4fd0>
  406c1c:	ldrb	w23, [x25]
  406c20:	cbz	w23, 406cdc <ferror@plt+0x4fdc>
  406c24:	mov	x0, x22
  406c28:	mov	w1, w23
  406c2c:	bl	401be0 <strchr@plt>
  406c30:	cbz	x0, 406d30 <ferror@plt+0x5030>
  406c34:	sub	w8, w23, #0x45
  406c38:	mov	w1, #0x400                 	// #1024
  406c3c:	cmp	w8, #0x2f
  406c40:	mov	w24, #0x1                   	// #1
  406c44:	b.hi	406cf8 <ferror@plt+0x4ff8>  // b.pmore
  406c48:	mov	w9, #0x1                   	// #1
  406c4c:	lsl	x8, x9, x8
  406c50:	mov	x9, #0x8945                	// #35141
  406c54:	movk	x9, #0x30, lsl #16
  406c58:	movk	x9, #0x8144, lsl #32
  406c5c:	tst	x8, x9
  406c60:	b.eq	406cf8 <ferror@plt+0x4ff8>  // b.none
  406c64:	mov	w1, #0x30                  	// #48
  406c68:	mov	x0, x22
  406c6c:	bl	401be0 <strchr@plt>
  406c70:	cbz	x0, 406ce4 <ferror@plt+0x4fe4>
  406c74:	ldrb	w8, [x25, #1]
  406c78:	cmp	w8, #0x42
  406c7c:	b.eq	406cf0 <ferror@plt+0x4ff0>  // b.none
  406c80:	cmp	w8, #0x44
  406c84:	b.eq	406cf0 <ferror@plt+0x4ff0>  // b.none
  406c88:	cmp	w8, #0x69
  406c8c:	b.ne	406ce4 <ferror@plt+0x4fe4>  // b.any
  406c90:	ldrb	w8, [x25, #2]
  406c94:	mov	w9, #0x3                   	// #3
  406c98:	mov	w1, #0x400                 	// #1024
  406c9c:	cmp	w8, #0x42
  406ca0:	csinc	x24, x9, xzr, eq  // eq = none
  406ca4:	b	406cf8 <ferror@plt+0x4ff8>
  406ca8:	cbz	x22, 406bc0 <ferror@plt+0x4ec0>
  406cac:	ldrb	w1, [x25]
  406cb0:	cbz	w1, 406bc0 <ferror@plt+0x4ec0>
  406cb4:	mov	x0, x22
  406cb8:	bl	401be0 <strchr@plt>
  406cbc:	cbz	x0, 406bc0 <ferror@plt+0x4ec0>
  406cc0:	mov	w8, #0x1                   	// #1
  406cc4:	mov	w20, wzr
  406cc8:	str	x8, [sp, #8]
  406ccc:	cbnz	x22, 406c1c <ferror@plt+0x4f1c>
  406cd0:	ldr	x8, [sp, #8]
  406cd4:	str	x8, [x19]
  406cd8:	b	406bc4 <ferror@plt+0x4ec4>
  406cdc:	mov	w0, w20
  406ce0:	b	406e0c <ferror@plt+0x510c>
  406ce4:	mov	w1, #0x400                 	// #1024
  406ce8:	mov	w24, #0x1                   	// #1
  406cec:	b	406cf8 <ferror@plt+0x4ff8>
  406cf0:	mov	w1, #0x3e8                 	// #1000
  406cf4:	mov	w24, #0x2                   	// #2
  406cf8:	sub	w8, w23, #0x42
  406cfc:	cmp	w8, #0x35
  406d00:	b.hi	406d30 <ferror@plt+0x5030>  // b.pmore
  406d04:	adrp	x9, 409000 <ferror@plt+0x7300>
  406d08:	add	x9, x9, #0x58d
  406d0c:	adr	x10, 406d20 <ferror@plt+0x5020>
  406d10:	ldrb	w11, [x9, x8]
  406d14:	add	x10, x10, x11, lsl #2
  406d18:	mov	w0, wzr
  406d1c:	br	x10
  406d20:	add	x0, sp, #0x8
  406d24:	mov	w2, #0x3                   	// #3
  406d28:	bl	406e64 <ferror@plt+0x5164>
  406d2c:	b	406dd8 <ferror@plt+0x50d8>
  406d30:	ldr	x9, [sp, #8]
  406d34:	mov	w8, wzr
  406d38:	str	x9, [x19]
  406d3c:	orr	w9, w20, #0x2
  406d40:	b	406e00 <ferror@plt+0x5100>
  406d44:	add	x0, sp, #0x8
  406d48:	mov	w2, #0x1                   	// #1
  406d4c:	bl	406e64 <ferror@plt+0x5164>
  406d50:	b	406dd8 <ferror@plt+0x50d8>
  406d54:	add	x0, sp, #0x8
  406d58:	mov	w2, #0x2                   	// #2
  406d5c:	bl	406e64 <ferror@plt+0x5164>
  406d60:	b	406dd8 <ferror@plt+0x50d8>
  406d64:	add	x0, sp, #0x8
  406d68:	mov	w2, #0x4                   	// #4
  406d6c:	bl	406e64 <ferror@plt+0x5164>
  406d70:	b	406dd8 <ferror@plt+0x50d8>
  406d74:	add	x0, sp, #0x8
  406d78:	mov	w1, #0x400                 	// #1024
  406d7c:	b	406dd4 <ferror@plt+0x50d4>
  406d80:	add	x0, sp, #0x8
  406d84:	mov	w2, #0x6                   	// #6
  406d88:	bl	406e64 <ferror@plt+0x5164>
  406d8c:	b	406dd8 <ferror@plt+0x50d8>
  406d90:	add	x0, sp, #0x8
  406d94:	mov	w2, #0x5                   	// #5
  406d98:	bl	406e64 <ferror@plt+0x5164>
  406d9c:	b	406dd8 <ferror@plt+0x50d8>
  406da0:	add	x0, sp, #0x8
  406da4:	mov	w2, #0x8                   	// #8
  406da8:	bl	406e64 <ferror@plt+0x5164>
  406dac:	b	406dd8 <ferror@plt+0x50d8>
  406db0:	add	x0, sp, #0x8
  406db4:	mov	w2, #0x7                   	// #7
  406db8:	bl	406e64 <ferror@plt+0x5164>
  406dbc:	b	406dd8 <ferror@plt+0x50d8>
  406dc0:	add	x0, sp, #0x8
  406dc4:	mov	w1, #0x200                 	// #512
  406dc8:	b	406dd4 <ferror@plt+0x50d4>
  406dcc:	add	x0, sp, #0x8
  406dd0:	mov	w1, #0x2                   	// #2
  406dd4:	bl	406e3c <ferror@plt+0x513c>
  406dd8:	ldr	x8, [x21]
  406ddc:	orr	w10, w0, w20
  406de0:	orr	w11, w10, #0x2
  406de4:	add	x9, x8, x24
  406de8:	str	x9, [x21]
  406dec:	ldrb	w9, [x8, x24]
  406df0:	mov	w8, #0x1                   	// #1
  406df4:	cmp	w9, #0x0
  406df8:	csel	w20, w10, w11, eq  // eq = none
  406dfc:	mov	w9, #0x4                   	// #4
  406e00:	mov	w0, w20
  406e04:	mov	w20, w9
  406e08:	cbz	w8, 406bc4 <ferror@plt+0x4ec4>
  406e0c:	ldr	x8, [sp, #8]
  406e10:	mov	w20, w0
  406e14:	str	x8, [x19]
  406e18:	b	406bc4 <ferror@plt+0x4ec4>
  406e1c:	adrp	x0, 409000 <ferror@plt+0x7300>
  406e20:	adrp	x1, 409000 <ferror@plt+0x7300>
  406e24:	adrp	x3, 409000 <ferror@plt+0x7300>
  406e28:	add	x0, x0, #0x506
  406e2c:	add	x1, x1, #0x52c
  406e30:	add	x3, x3, #0x5c3
  406e34:	mov	w2, #0x54                  	// #84
  406e38:	bl	401cd0 <__assert_fail@plt>
  406e3c:	ldr	x8, [x0]
  406e40:	sxtw	x9, w1
  406e44:	umulh	x10, x9, x8
  406e48:	mul	x9, x8, x9
  406e4c:	cmp	xzr, x10
  406e50:	cset	w8, ne  // ne = any
  406e54:	csinv	x9, x9, xzr, eq  // eq = none
  406e58:	str	x9, [x0]
  406e5c:	mov	w0, w8
  406e60:	ret
  406e64:	stp	x29, x30, [sp, #-48]!
  406e68:	stp	x22, x21, [sp, #16]
  406e6c:	stp	x20, x19, [sp, #32]
  406e70:	mov	x29, sp
  406e74:	cbz	w2, 406ea4 <ferror@plt+0x51a4>
  406e78:	mov	w19, w2
  406e7c:	mov	w20, w1
  406e80:	mov	x21, x0
  406e84:	mov	w22, wzr
  406e88:	mov	x0, x21
  406e8c:	mov	w1, w20
  406e90:	sub	w19, w19, #0x1
  406e94:	bl	406e3c <ferror@plt+0x513c>
  406e98:	orr	w22, w0, w22
  406e9c:	cbnz	w19, 406e88 <ferror@plt+0x5188>
  406ea0:	b	406ea8 <ferror@plt+0x51a8>
  406ea4:	mov	w22, wzr
  406ea8:	mov	w0, w22
  406eac:	ldp	x20, x19, [sp, #32]
  406eb0:	ldp	x22, x21, [sp, #16]
  406eb4:	ldp	x29, x30, [sp], #48
  406eb8:	ret
  406ebc:	stp	x29, x30, [sp, #-16]!
  406ec0:	mov	x8, x1
  406ec4:	mov	w1, #0x1                   	// #1
  406ec8:	mov	w9, #0x1                   	// #1
  406ecc:	mov	x29, sp
  406ed0:	cbz	x0, 406f04 <ferror@plt+0x5204>
  406ed4:	cbz	x8, 406f04 <ferror@plt+0x5204>
  406ed8:	umulh	x10, x8, x0
  406edc:	mov	x1, x8
  406ee0:	mov	x9, x0
  406ee4:	cbz	x10, 406f04 <ferror@plt+0x5204>
  406ee8:	bl	401ce0 <__errno_location@plt>
  406eec:	mov	x8, x0
  406ef0:	mov	w9, #0xc                   	// #12
  406ef4:	mov	x0, xzr
  406ef8:	str	w9, [x8]
  406efc:	ldp	x29, x30, [sp], #16
  406f00:	ret
  406f04:	mov	x0, x9
  406f08:	bl	401a70 <calloc@plt>
  406f0c:	ldp	x29, x30, [sp], #16
  406f10:	ret
  406f14:	stp	x29, x30, [sp, #-32]!
  406f18:	stp	x20, x19, [sp, #16]
  406f1c:	mov	x29, sp
  406f20:	mov	x19, x0
  406f24:	bl	401980 <fileno@plt>
  406f28:	tbnz	w0, #31, 406f6c <ferror@plt+0x526c>
  406f2c:	mov	x0, x19
  406f30:	bl	401ca0 <__freading@plt>
  406f34:	cbz	w0, 406f54 <ferror@plt+0x5254>
  406f38:	mov	x0, x19
  406f3c:	bl	401980 <fileno@plt>
  406f40:	mov	w2, #0x1                   	// #1
  406f44:	mov	x1, xzr
  406f48:	bl	401950 <lseek@plt>
  406f4c:	cmn	x0, #0x1
  406f50:	b.eq	406f78 <ferror@plt+0x5278>  // b.none
  406f54:	mov	x0, x19
  406f58:	bl	406fa0 <ferror@plt+0x52a0>
  406f5c:	cbz	w0, 406f78 <ferror@plt+0x5278>
  406f60:	bl	401ce0 <__errno_location@plt>
  406f64:	ldr	w20, [x0]
  406f68:	b	406f7c <ferror@plt+0x527c>
  406f6c:	mov	x0, x19
  406f70:	bl	401990 <fclose@plt>
  406f74:	b	406f94 <ferror@plt+0x5294>
  406f78:	mov	w20, wzr
  406f7c:	mov	x0, x19
  406f80:	bl	401990 <fclose@plt>
  406f84:	cbz	w20, 406f94 <ferror@plt+0x5294>
  406f88:	bl	401ce0 <__errno_location@plt>
  406f8c:	str	w20, [x0]
  406f90:	mov	w0, #0xffffffff            	// #-1
  406f94:	ldp	x20, x19, [sp, #16]
  406f98:	ldp	x29, x30, [sp], #32
  406f9c:	ret
  406fa0:	stp	x29, x30, [sp, #-32]!
  406fa4:	str	x19, [sp, #16]
  406fa8:	mov	x19, x0
  406fac:	mov	x29, sp
  406fb0:	cbz	x0, 406fc8 <ferror@plt+0x52c8>
  406fb4:	mov	x0, x19
  406fb8:	bl	401ca0 <__freading@plt>
  406fbc:	cbz	w0, 406fc8 <ferror@plt+0x52c8>
  406fc0:	mov	x0, x19
  406fc4:	bl	406fdc <ferror@plt+0x52dc>
  406fc8:	mov	x0, x19
  406fcc:	bl	401c30 <fflush@plt>
  406fd0:	ldr	x19, [sp, #16]
  406fd4:	ldp	x29, x30, [sp], #32
  406fd8:	ret
  406fdc:	stp	x29, x30, [sp, #-16]!
  406fe0:	ldrb	w8, [x0, #1]
  406fe4:	mov	x29, sp
  406fe8:	tbz	w8, #0, 406ff8 <ferror@plt+0x52f8>
  406fec:	mov	w2, #0x1                   	// #1
  406ff0:	mov	x1, xzr
  406ff4:	bl	407000 <ferror@plt+0x5300>
  406ff8:	ldp	x29, x30, [sp], #16
  406ffc:	ret
  407000:	stp	x29, x30, [sp, #-48]!
  407004:	str	x21, [sp, #16]
  407008:	stp	x20, x19, [sp, #32]
  40700c:	ldp	x9, x8, [x0, #8]
  407010:	mov	w20, w2
  407014:	mov	x19, x0
  407018:	mov	x21, x1
  40701c:	cmp	x8, x9
  407020:	mov	x29, sp
  407024:	b.ne	40703c <ferror@plt+0x533c>  // b.any
  407028:	ldp	x9, x8, [x19, #32]
  40702c:	cmp	x8, x9
  407030:	b.ne	40703c <ferror@plt+0x533c>  // b.any
  407034:	ldr	x8, [x19, #72]
  407038:	cbz	x8, 40705c <ferror@plt+0x535c>
  40703c:	mov	x0, x19
  407040:	mov	x1, x21
  407044:	mov	w2, w20
  407048:	bl	401b80 <fseeko@plt>
  40704c:	ldp	x20, x19, [sp, #32]
  407050:	ldr	x21, [sp, #16]
  407054:	ldp	x29, x30, [sp], #48
  407058:	ret
  40705c:	mov	x0, x19
  407060:	bl	401980 <fileno@plt>
  407064:	mov	x1, x21
  407068:	mov	w2, w20
  40706c:	bl	401950 <lseek@plt>
  407070:	cmn	x0, #0x1
  407074:	b.eq	40704c <ferror@plt+0x534c>  // b.none
  407078:	ldr	w9, [x19]
  40707c:	mov	x8, x0
  407080:	mov	w0, wzr
  407084:	str	x8, [x19, #144]
  407088:	and	w9, w9, #0xffffffef
  40708c:	str	w9, [x19]
  407090:	b	40704c <ferror@plt+0x534c>
  407094:	sub	sp, sp, #0x40
  407098:	stp	x29, x30, [sp, #16]
  40709c:	add	x29, sp, #0x10
  4070a0:	cmp	x0, #0x0
  4070a4:	sub	x8, x29, #0x4
  4070a8:	stp	x20, x19, [sp, #48]
  4070ac:	csel	x20, x8, x0, eq  // eq = none
  4070b0:	mov	x0, x20
  4070b4:	stp	x22, x21, [sp, #32]
  4070b8:	mov	x22, x2
  4070bc:	mov	x19, x1
  4070c0:	bl	401890 <mbrtowc@plt>
  4070c4:	mov	x21, x0
  4070c8:	cbz	x22, 4070ec <ferror@plt+0x53ec>
  4070cc:	cmn	x21, #0x2
  4070d0:	b.cc	4070ec <ferror@plt+0x53ec>  // b.lo, b.ul, b.last
  4070d4:	mov	w0, wzr
  4070d8:	bl	4073e4 <ferror@plt+0x56e4>
  4070dc:	tbnz	w0, #0, 4070ec <ferror@plt+0x53ec>
  4070e0:	ldrb	w8, [x19]
  4070e4:	mov	w21, #0x1                   	// #1
  4070e8:	str	w8, [x20]
  4070ec:	mov	x0, x21
  4070f0:	ldp	x20, x19, [sp, #48]
  4070f4:	ldp	x22, x21, [sp, #32]
  4070f8:	ldp	x29, x30, [sp, #16]
  4070fc:	add	sp, sp, #0x40
  407100:	ret
  407104:	sub	w9, w0, #0x41
  407108:	mov	w8, w0
  40710c:	cmp	w9, #0x39
  407110:	mov	w0, #0x1                   	// #1
  407114:	b.hi	40712c <ferror@plt+0x542c>  // b.pmore
  407118:	mov	w10, #0x1                   	// #1
  40711c:	lsl	x9, x10, x9
  407120:	tst	x9, #0x3ffffff03ffffff
  407124:	b.eq	40712c <ferror@plt+0x542c>  // b.none
  407128:	ret
  40712c:	sub	w8, w8, #0x30
  407130:	cmp	w8, #0xa
  407134:	b.cc	407128 <ferror@plt+0x5428>  // b.lo, b.ul, b.last
  407138:	mov	w0, wzr
  40713c:	ret
  407140:	sub	w8, w0, #0x41
  407144:	cmp	w8, #0x39
  407148:	b.hi	40715c <ferror@plt+0x545c>  // b.pmore
  40714c:	mov	x9, #0x3ffffff03ffffff     	// #288230371923853311
  407150:	lsr	x8, x9, x8
  407154:	and	w0, w8, #0x1
  407158:	ret
  40715c:	mov	w0, wzr
  407160:	ret
  407164:	cmp	w0, #0x80
  407168:	cset	w0, cc  // cc = lo, ul, last
  40716c:	ret
  407170:	cmp	w0, #0x20
  407174:	cset	w8, eq  // eq = none
  407178:	cmp	w0, #0x9
  40717c:	cset	w9, eq  // eq = none
  407180:	orr	w0, w8, w9
  407184:	ret
  407188:	mov	w8, w0
  40718c:	cmp	w0, #0x20
  407190:	mov	w0, #0x1                   	// #1
  407194:	b.cs	40719c <ferror@plt+0x549c>  // b.hs, b.nlast
  407198:	ret
  40719c:	cmp	w8, #0x7f
  4071a0:	b.eq	407198 <ferror@plt+0x5498>  // b.none
  4071a4:	mov	w0, wzr
  4071a8:	ret
  4071ac:	sub	w8, w0, #0x30
  4071b0:	cmp	w8, #0xa
  4071b4:	cset	w0, cc  // cc = lo, ul, last
  4071b8:	ret
  4071bc:	sub	w8, w0, #0x21
  4071c0:	cmp	w8, #0x5e
  4071c4:	cset	w0, cc  // cc = lo, ul, last
  4071c8:	ret
  4071cc:	sub	w8, w0, #0x61
  4071d0:	cmp	w8, #0x1a
  4071d4:	cset	w0, cc  // cc = lo, ul, last
  4071d8:	ret
  4071dc:	sub	w8, w0, #0x20
  4071e0:	cmp	w8, #0x5f
  4071e4:	cset	w0, cc  // cc = lo, ul, last
  4071e8:	ret
  4071ec:	sub	w8, w0, #0x21
  4071f0:	cmp	w8, #0x5d
  4071f4:	b.hi	407218 <ferror@plt+0x5518>  // b.pmore
  4071f8:	adrp	x9, 409000 <ferror@plt+0x7300>
  4071fc:	add	x9, x9, #0x612
  407200:	adr	x10, 407214 <ferror@plt+0x5514>
  407204:	ldrb	w11, [x9, x8]
  407208:	add	x10, x10, x11, lsl #2
  40720c:	mov	w0, #0x1                   	// #1
  407210:	br	x10
  407214:	ret
  407218:	mov	w0, wzr
  40721c:	ret
  407220:	sub	w8, w0, #0x9
  407224:	cmp	w8, #0x17
  407228:	b.hi	407240 <ferror@plt+0x5540>  // b.pmore
  40722c:	mov	w9, #0x1f                  	// #31
  407230:	movk	w9, #0x80, lsl #16
  407234:	lsr	w8, w9, w8
  407238:	and	w0, w8, #0x1
  40723c:	ret
  407240:	mov	w0, wzr
  407244:	ret
  407248:	sub	w8, w0, #0x41
  40724c:	cmp	w8, #0x1a
  407250:	cset	w0, cc  // cc = lo, ul, last
  407254:	ret
  407258:	sub	w8, w0, #0x30
  40725c:	cmp	w8, #0x36
  407260:	b.hi	407278 <ferror@plt+0x5578>  // b.pmore
  407264:	mov	x9, #0x7e0000007e0000      	// #35465847073800192
  407268:	movk	x9, #0x3ff
  40726c:	lsr	x8, x9, x8
  407270:	and	w0, w8, #0x1
  407274:	ret
  407278:	mov	w0, wzr
  40727c:	ret
  407280:	sub	w8, w0, #0x41
  407284:	add	w9, w0, #0x20
  407288:	cmp	w8, #0x1a
  40728c:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  407290:	ret
  407294:	sub	w8, w0, #0x61
  407298:	sub	w9, w0, #0x20
  40729c:	cmp	w8, #0x1a
  4072a0:	csel	w0, w9, w0, cc  // cc = lo, ul, last
  4072a4:	ret
  4072a8:	stp	x29, x30, [sp, #-48]!
  4072ac:	str	x21, [sp, #16]
  4072b0:	stp	x20, x19, [sp, #32]
  4072b4:	mov	x29, sp
  4072b8:	mov	x20, x0
  4072bc:	bl	401960 <__fpending@plt>
  4072c0:	mov	x19, x0
  4072c4:	mov	x0, x20
  4072c8:	bl	401910 <ferror_unlocked@plt>
  4072cc:	mov	w21, w0
  4072d0:	mov	x0, x20
  4072d4:	bl	406f14 <ferror@plt+0x5214>
  4072d8:	cbz	w21, 4072fc <ferror@plt+0x55fc>
  4072dc:	cbnz	w0, 4072e8 <ferror@plt+0x55e8>
  4072e0:	bl	401ce0 <__errno_location@plt>
  4072e4:	str	wzr, [x0]
  4072e8:	mov	w0, #0xffffffff            	// #-1
  4072ec:	ldp	x20, x19, [sp, #32]
  4072f0:	ldr	x21, [sp, #16]
  4072f4:	ldp	x29, x30, [sp], #48
  4072f8:	ret
  4072fc:	cbz	w0, 4072ec <ferror@plt+0x55ec>
  407300:	cbnz	x19, 4072dc <ferror@plt+0x55dc>
  407304:	bl	401ce0 <__errno_location@plt>
  407308:	ldr	w8, [x0]
  40730c:	cmp	w8, #0x9
  407310:	csetm	w0, ne  // ne = any
  407314:	b	4072ec <ferror@plt+0x55ec>
  407318:	stp	x29, x30, [sp, #-48]!
  40731c:	stp	x22, x21, [sp, #16]
  407320:	stp	x20, x19, [sp, #32]
  407324:	mov	x29, sp
  407328:	mov	x20, x1
  40732c:	bl	4019c0 <fopen@plt>
  407330:	mov	x19, x0
  407334:	cbz	x0, 4073b0 <ferror@plt+0x56b0>
  407338:	mov	x0, x19
  40733c:	bl	401980 <fileno@plt>
  407340:	cmp	w0, #0x2
  407344:	b.hi	4073a4 <ferror@plt+0x56a4>  // b.pmore
  407348:	bl	408320 <ferror@plt+0x6620>
  40734c:	tbnz	w0, #31, 407384 <ferror@plt+0x5684>
  407350:	mov	w21, w0
  407354:	mov	x0, x19
  407358:	bl	406f14 <ferror@plt+0x5214>
  40735c:	cbz	w0, 4073c4 <ferror@plt+0x56c4>
  407360:	bl	401ce0 <__errno_location@plt>
  407364:	ldr	w22, [x0]
  407368:	mov	x20, x0
  40736c:	mov	w0, w21
  407370:	bl	401ab0 <close@plt>
  407374:	str	w22, [x20]
  407378:	mov	w8, #0x1                   	// #1
  40737c:	cbnz	w8, 4073a8 <ferror@plt+0x56a8>
  407380:	b	4073a4 <ferror@plt+0x56a4>
  407384:	bl	401ce0 <__errno_location@plt>
  407388:	ldr	w21, [x0]
  40738c:	mov	x20, x0
  407390:	mov	x0, x19
  407394:	bl	406f14 <ferror@plt+0x5214>
  407398:	str	w21, [x20]
  40739c:	mov	w8, #0x1                   	// #1
  4073a0:	cbnz	w8, 4073a8 <ferror@plt+0x56a8>
  4073a4:	mov	w8, wzr
  4073a8:	cbz	w8, 4073b0 <ferror@plt+0x56b0>
  4073ac:	mov	x19, xzr
  4073b0:	mov	x0, x19
  4073b4:	ldp	x20, x19, [sp, #32]
  4073b8:	ldp	x22, x21, [sp, #16]
  4073bc:	ldp	x29, x30, [sp], #48
  4073c0:	ret
  4073c4:	mov	w0, w21
  4073c8:	mov	x1, x20
  4073cc:	bl	401a50 <fdopen@plt>
  4073d0:	mov	x19, x0
  4073d4:	cbz	x0, 407360 <ferror@plt+0x5660>
  4073d8:	mov	w8, wzr
  4073dc:	cbnz	w8, 4073a8 <ferror@plt+0x56a8>
  4073e0:	b	4073a4 <ferror@plt+0x56a4>
  4073e4:	stp	x29, x30, [sp, #-32]!
  4073e8:	mov	x1, xzr
  4073ec:	str	x19, [sp, #16]
  4073f0:	mov	x29, sp
  4073f4:	bl	401cf0 <setlocale@plt>
  4073f8:	cbz	x0, 407424 <ferror@plt+0x5724>
  4073fc:	adrp	x1, 409000 <ferror@plt+0x7300>
  407400:	add	x1, x1, #0x670
  407404:	mov	x19, x0
  407408:	bl	401b60 <strcmp@plt>
  40740c:	cbz	w0, 40742c <ferror@plt+0x572c>
  407410:	adrp	x1, 409000 <ferror@plt+0x7300>
  407414:	add	x1, x1, #0x672
  407418:	mov	x0, x19
  40741c:	bl	401b60 <strcmp@plt>
  407420:	cbz	w0, 40742c <ferror@plt+0x572c>
  407424:	mov	w0, #0x1                   	// #1
  407428:	b	407430 <ferror@plt+0x5730>
  40742c:	mov	w0, wzr
  407430:	ldr	x19, [sp, #16]
  407434:	ldp	x29, x30, [sp], #32
  407438:	ret
  40743c:	ldr	x0, [x0, #16]
  407440:	ret
  407444:	ldr	x0, [x0, #24]
  407448:	ret
  40744c:	ldr	x0, [x0, #32]
  407450:	ret
  407454:	ldp	x8, x9, [x0]
  407458:	cmp	x8, x9
  40745c:	b.cs	4074a0 <ferror@plt+0x57a0>  // b.hs, b.nlast
  407460:	ldr	x9, [x0, #8]
  407464:	mov	x0, xzr
  407468:	b	407478 <ferror@plt+0x5778>
  40746c:	add	x8, x8, #0x10
  407470:	cmp	x8, x9
  407474:	b.cs	4074a4 <ferror@plt+0x57a4>  // b.hs, b.nlast
  407478:	ldr	x10, [x8]
  40747c:	cbz	x10, 40746c <ferror@plt+0x576c>
  407480:	mov	x10, xzr
  407484:	mov	x11, x8
  407488:	ldr	x11, [x11, #8]
  40748c:	add	x10, x10, #0x1
  407490:	cbnz	x11, 407488 <ferror@plt+0x5788>
  407494:	cmp	x10, x0
  407498:	csel	x0, x10, x0, hi  // hi = pmore
  40749c:	b	40746c <ferror@plt+0x576c>
  4074a0:	mov	x0, xzr
  4074a4:	ret
  4074a8:	ldp	x9, x8, [x0]
  4074ac:	cmp	x9, x8
  4074b0:	b.cs	4074f0 <ferror@plt+0x57f0>  // b.hs, b.nlast
  4074b4:	ldr	x11, [x0, #8]
  4074b8:	mov	x8, xzr
  4074bc:	mov	x10, xzr
  4074c0:	b	4074d0 <ferror@plt+0x57d0>
  4074c4:	add	x9, x9, #0x10
  4074c8:	cmp	x9, x11
  4074cc:	b.cs	4074f8 <ferror@plt+0x57f8>  // b.hs, b.nlast
  4074d0:	ldr	x12, [x9]
  4074d4:	cbz	x12, 4074c4 <ferror@plt+0x57c4>
  4074d8:	mov	x12, x9
  4074dc:	ldr	x12, [x12, #8]
  4074e0:	add	x8, x8, #0x1
  4074e4:	cbnz	x12, 4074dc <ferror@plt+0x57dc>
  4074e8:	add	x10, x10, #0x1
  4074ec:	b	4074c4 <ferror@plt+0x57c4>
  4074f0:	mov	x10, xzr
  4074f4:	mov	x8, xzr
  4074f8:	ldr	x9, [x0, #24]
  4074fc:	cmp	x10, x9
  407500:	b.ne	407518 <ferror@plt+0x5818>  // b.any
  407504:	ldr	x9, [x0, #32]
  407508:	cmp	x8, x9
  40750c:	b.ne	407518 <ferror@plt+0x5818>  // b.any
  407510:	mov	w0, #0x1                   	// #1
  407514:	ret
  407518:	mov	w0, wzr
  40751c:	ret
  407520:	stp	x29, x30, [sp, #-64]!
  407524:	str	x23, [sp, #16]
  407528:	stp	x22, x21, [sp, #32]
  40752c:	stp	x20, x19, [sp, #48]
  407530:	mov	x29, sp
  407534:	mov	x19, x1
  407538:	mov	x20, x0
  40753c:	bl	40744c <ferror@plt+0x574c>
  407540:	mov	x21, x0
  407544:	mov	x0, x20
  407548:	bl	40743c <ferror@plt+0x573c>
  40754c:	mov	x22, x0
  407550:	mov	x0, x20
  407554:	bl	407444 <ferror@plt+0x5744>
  407558:	mov	x23, x0
  40755c:	mov	x0, x20
  407560:	bl	407454 <ferror@plt+0x5754>
  407564:	adrp	x2, 409000 <ferror@plt+0x7300>
  407568:	mov	x20, x0
  40756c:	add	x2, x2, #0x678
  407570:	mov	w1, #0x1                   	// #1
  407574:	mov	x0, x19
  407578:	mov	x3, x21
  40757c:	bl	401b50 <__fprintf_chk@plt>
  407580:	adrp	x2, 409000 <ferror@plt+0x7300>
  407584:	add	x2, x2, #0x690
  407588:	mov	w1, #0x1                   	// #1
  40758c:	mov	x0, x19
  407590:	mov	x3, x22
  407594:	bl	401b50 <__fprintf_chk@plt>
  407598:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40759c:	ucvtf	d0, x23
  4075a0:	fmov	d1, x8
  4075a4:	fmul	d0, d0, d1
  4075a8:	ucvtf	d1, x22
  4075ac:	adrp	x2, 409000 <ferror@plt+0x7300>
  4075b0:	fdiv	d0, d0, d1
  4075b4:	add	x2, x2, #0x6a8
  4075b8:	mov	w1, #0x1                   	// #1
  4075bc:	mov	x0, x19
  4075c0:	mov	x3, x23
  4075c4:	bl	401b50 <__fprintf_chk@plt>
  4075c8:	adrp	x2, 409000 <ferror@plt+0x7300>
  4075cc:	add	x2, x2, #0x6c9
  4075d0:	mov	w1, #0x1                   	// #1
  4075d4:	mov	x0, x19
  4075d8:	mov	x3, x20
  4075dc:	bl	401b50 <__fprintf_chk@plt>
  4075e0:	ldp	x20, x19, [sp, #48]
  4075e4:	ldp	x22, x21, [sp, #32]
  4075e8:	ldr	x23, [sp, #16]
  4075ec:	ldp	x29, x30, [sp], #64
  4075f0:	ret
  4075f4:	stp	x29, x30, [sp, #-48]!
  4075f8:	str	x21, [sp, #16]
  4075fc:	stp	x20, x19, [sp, #32]
  407600:	mov	x29, sp
  407604:	mov	x19, x1
  407608:	mov	x20, x0
  40760c:	bl	407664 <ferror@plt+0x5964>
  407610:	ldr	x8, [x0]
  407614:	mov	x21, x0
  407618:	mov	x0, xzr
  40761c:	cbz	x8, 407654 <ferror@plt+0x5954>
  407620:	cbz	x21, 407654 <ferror@plt+0x5954>
  407624:	ldr	x1, [x21]
  407628:	cmp	x1, x19
  40762c:	b.eq	407650 <ferror@plt+0x5950>  // b.none
  407630:	ldr	x8, [x20, #56]
  407634:	mov	x0, x19
  407638:	blr	x8
  40763c:	tbnz	w0, #0, 407650 <ferror@plt+0x5950>
  407640:	ldr	x21, [x21, #8]
  407644:	cbnz	x21, 407624 <ferror@plt+0x5924>
  407648:	mov	x0, xzr
  40764c:	b	407654 <ferror@plt+0x5954>
  407650:	ldr	x0, [x21]
  407654:	ldp	x20, x19, [sp, #32]
  407658:	ldr	x21, [sp, #16]
  40765c:	ldp	x29, x30, [sp], #48
  407660:	ret
  407664:	stp	x29, x30, [sp, #-32]!
  407668:	ldr	x8, [x0, #16]
  40766c:	ldr	x9, [x0, #48]
  407670:	str	x19, [sp, #16]
  407674:	mov	x19, x0
  407678:	mov	x0, x1
  40767c:	mov	x1, x8
  407680:	mov	x29, sp
  407684:	blr	x9
  407688:	ldr	x8, [x19, #16]
  40768c:	cmp	x0, x8
  407690:	b.cs	4076a8 <ferror@plt+0x59a8>  // b.hs, b.nlast
  407694:	ldr	x8, [x19]
  407698:	ldr	x19, [sp, #16]
  40769c:	add	x0, x8, x0, lsl #4
  4076a0:	ldp	x29, x30, [sp], #32
  4076a4:	ret
  4076a8:	bl	401af0 <abort@plt>
  4076ac:	stp	x29, x30, [sp, #-16]!
  4076b0:	ldr	x8, [x0, #32]
  4076b4:	mov	x29, sp
  4076b8:	cbz	x8, 4076d4 <ferror@plt+0x59d4>
  4076bc:	ldr	x9, [x0]
  4076c0:	ldr	x8, [x0, #8]
  4076c4:	cmp	x9, x8
  4076c8:	b.cs	4076e0 <ferror@plt+0x59e0>  // b.hs, b.nlast
  4076cc:	ldr	x8, [x9], #16
  4076d0:	cbz	x8, 4076c0 <ferror@plt+0x59c0>
  4076d4:	mov	x0, x8
  4076d8:	ldp	x29, x30, [sp], #16
  4076dc:	ret
  4076e0:	bl	401af0 <abort@plt>
  4076e4:	stp	x29, x30, [sp, #-32]!
  4076e8:	stp	x20, x19, [sp, #16]
  4076ec:	mov	x29, sp
  4076f0:	mov	x20, x1
  4076f4:	mov	x19, x0
  4076f8:	bl	407664 <ferror@plt+0x5964>
  4076fc:	mov	x8, x0
  407700:	b	40770c <ferror@plt+0x5a0c>
  407704:	ldr	x8, [x8, #8]
  407708:	cbz	x8, 407728 <ferror@plt+0x5a28>
  40770c:	ldr	x9, [x8]
  407710:	cmp	x9, x20
  407714:	b.ne	407704 <ferror@plt+0x5a04>  // b.any
  407718:	ldr	x9, [x8, #8]
  40771c:	cbz	x9, 407704 <ferror@plt+0x5a04>
  407720:	ldr	x0, [x9]
  407724:	b	407748 <ferror@plt+0x5a48>
  407728:	ldr	x8, [x19, #8]
  40772c:	add	x9, x0, #0x10
  407730:	cmp	x9, x8
  407734:	b.cs	407744 <ferror@plt+0x5a44>  // b.hs, b.nlast
  407738:	ldr	x0, [x9], #16
  40773c:	cbz	x0, 407730 <ferror@plt+0x5a30>
  407740:	b	407748 <ferror@plt+0x5a48>
  407744:	mov	x0, xzr
  407748:	ldp	x20, x19, [sp, #16]
  40774c:	ldp	x29, x30, [sp], #32
  407750:	ret
  407754:	ldp	x9, x8, [x0]
  407758:	cmp	x9, x8
  40775c:	b.cs	4077b8 <ferror@plt+0x5ab8>  // b.hs, b.nlast
  407760:	mov	x10, xzr
  407764:	ldr	x8, [x9]
  407768:	cbz	x8, 407798 <ferror@plt+0x5a98>
  40776c:	cbz	x9, 407798 <ferror@plt+0x5a98>
  407770:	mov	x11, x9
  407774:	cmp	x10, x2
  407778:	b.cs	4077c0 <ferror@plt+0x5ac0>  // b.hs, b.nlast
  40777c:	ldr	x8, [x11]
  407780:	str	x8, [x1, x10, lsl #3]
  407784:	ldr	x11, [x11, #8]
  407788:	add	x8, x10, #0x1
  40778c:	mov	x10, x8
  407790:	cbnz	x11, 407774 <ferror@plt+0x5a74>
  407794:	b	40779c <ferror@plt+0x5a9c>
  407798:	mov	x8, x10
  40779c:	ldr	x10, [x0, #8]
  4077a0:	add	x9, x9, #0x10
  4077a4:	cmp	x9, x10
  4077a8:	mov	x10, x8
  4077ac:	b.cc	407764 <ferror@plt+0x5a64>  // b.lo, b.ul, b.last
  4077b0:	mov	x0, x8
  4077b4:	ret
  4077b8:	mov	x0, xzr
  4077bc:	ret
  4077c0:	mov	x0, x10
  4077c4:	ret
  4077c8:	stp	x29, x30, [sp, #-64]!
  4077cc:	stp	x24, x23, [sp, #16]
  4077d0:	stp	x22, x21, [sp, #32]
  4077d4:	stp	x20, x19, [sp, #48]
  4077d8:	ldp	x23, x8, [x0]
  4077dc:	mov	x29, sp
  4077e0:	cmp	x23, x8
  4077e4:	b.cs	40783c <ferror@plt+0x5b3c>  // b.hs, b.nlast
  4077e8:	mov	x19, x2
  4077ec:	mov	x20, x0
  4077f0:	mov	x22, x1
  4077f4:	mov	x21, xzr
  4077f8:	b	40780c <ferror@plt+0x5b0c>
  4077fc:	ldr	x8, [x20, #8]
  407800:	add	x23, x23, #0x10
  407804:	cmp	x23, x8
  407808:	b.cs	407840 <ferror@plt+0x5b40>  // b.hs, b.nlast
  40780c:	ldr	x8, [x23]
  407810:	cbz	x8, 4077fc <ferror@plt+0x5afc>
  407814:	cbz	x23, 4077fc <ferror@plt+0x5afc>
  407818:	mov	x24, x23
  40781c:	ldr	x0, [x24]
  407820:	mov	x1, x19
  407824:	blr	x22
  407828:	tbz	w0, #0, 407840 <ferror@plt+0x5b40>
  40782c:	ldr	x24, [x24, #8]
  407830:	add	x21, x21, #0x1
  407834:	cbnz	x24, 40781c <ferror@plt+0x5b1c>
  407838:	b	4077fc <ferror@plt+0x5afc>
  40783c:	mov	x21, xzr
  407840:	mov	x0, x21
  407844:	ldp	x20, x19, [sp, #48]
  407848:	ldp	x22, x21, [sp, #32]
  40784c:	ldp	x24, x23, [sp, #16]
  407850:	ldp	x29, x30, [sp], #64
  407854:	ret
  407858:	ldrb	w9, [x0]
  40785c:	cbz	w9, 40788c <ferror@plt+0x5b8c>
  407860:	mov	x8, x0
  407864:	mov	x0, xzr
  407868:	add	x8, x8, #0x1
  40786c:	lsl	x10, x0, #5
  407870:	sub	x10, x10, x0
  407874:	add	x10, x10, w9, uxtb
  407878:	ldrb	w9, [x8], #1
  40787c:	udiv	x11, x10, x1
  407880:	msub	x0, x11, x1, x10
  407884:	cbnz	w9, 40786c <ferror@plt+0x5b6c>
  407888:	ret
  40788c:	mov	x0, xzr
  407890:	ret
  407894:	adrp	x8, 409000 <ferror@plt+0x7300>
  407898:	add	x8, x8, #0x6e4
  40789c:	ldr	w9, [x8, #16]
  4078a0:	ldr	q0, [x8]
  4078a4:	str	w9, [x0, #16]
  4078a8:	str	q0, [x0]
  4078ac:	ret
  4078b0:	stp	x29, x30, [sp, #-64]!
  4078b4:	adrp	x8, 407000 <ferror@plt+0x5300>
  4078b8:	add	x8, x8, #0x984
  4078bc:	cmp	x2, #0x0
  4078c0:	adrp	x9, 407000 <ferror@plt+0x5300>
  4078c4:	stp	x24, x23, [sp, #16]
  4078c8:	stp	x22, x21, [sp, #32]
  4078cc:	mov	x21, x0
  4078d0:	add	x9, x9, #0x9b0
  4078d4:	csel	x23, x8, x2, eq  // eq = none
  4078d8:	cmp	x3, #0x0
  4078dc:	mov	w0, #0x50                  	// #80
  4078e0:	stp	x20, x19, [sp, #48]
  4078e4:	mov	x29, sp
  4078e8:	mov	x19, x4
  4078ec:	mov	x22, x1
  4078f0:	csel	x24, x9, x3, eq  // eq = none
  4078f4:	bl	4019d0 <malloc@plt>
  4078f8:	mov	x20, x0
  4078fc:	cbz	x0, 40796c <ferror@plt+0x5c6c>
  407900:	adrp	x8, 409000 <ferror@plt+0x7300>
  407904:	add	x8, x8, #0x6e4
  407908:	cmp	x22, #0x0
  40790c:	csel	x22, x8, x22, eq  // eq = none
  407910:	mov	x0, x20
  407914:	str	x22, [x20, #40]
  407918:	bl	4079bc <ferror@plt+0x5cbc>
  40791c:	tbz	w0, #0, 407960 <ferror@plt+0x5c60>
  407920:	mov	x0, x21
  407924:	mov	x1, x22
  407928:	bl	407a64 <ferror@plt+0x5d64>
  40792c:	str	x0, [x20, #16]
  407930:	cbz	x0, 407960 <ferror@plt+0x5c60>
  407934:	mov	w1, #0x10                  	// #16
  407938:	mov	x21, x0
  40793c:	bl	406ebc <ferror@plt+0x51bc>
  407940:	str	x0, [x20]
  407944:	cbz	x0, 407960 <ferror@plt+0x5c60>
  407948:	add	x8, x0, x21, lsl #4
  40794c:	stp	xzr, xzr, [x20, #24]
  407950:	stp	x23, x24, [x20, #48]
  407954:	str	x8, [x20, #8]
  407958:	stp	x19, xzr, [x20, #64]
  40795c:	b	40796c <ferror@plt+0x5c6c>
  407960:	mov	x0, x20
  407964:	bl	401ba0 <free@plt>
  407968:	mov	x20, xzr
  40796c:	mov	x0, x20
  407970:	ldp	x20, x19, [sp, #48]
  407974:	ldp	x22, x21, [sp, #32]
  407978:	ldp	x24, x23, [sp, #16]
  40797c:	ldp	x29, x30, [sp], #64
  407980:	ret
  407984:	stp	x29, x30, [sp, #-32]!
  407988:	str	x19, [sp, #16]
  40798c:	mov	x19, x1
  407990:	mov	w1, #0x3                   	// #3
  407994:	mov	x29, sp
  407998:	bl	408640 <ferror@plt+0x6940>
  40799c:	udiv	x8, x0, x19
  4079a0:	msub	x0, x8, x19, x0
  4079a4:	ldr	x19, [sp, #16]
  4079a8:	ldp	x29, x30, [sp], #32
  4079ac:	ret
  4079b0:	cmp	x0, x1
  4079b4:	cset	w0, eq  // eq = none
  4079b8:	ret
  4079bc:	ldr	x8, [x0, #40]
  4079c0:	adrp	x9, 409000 <ferror@plt+0x7300>
  4079c4:	add	x9, x9, #0x6e4
  4079c8:	cmp	x8, x9
  4079cc:	b.eq	407a5c <ferror@plt+0x5d5c>  // b.none
  4079d0:	ldr	s0, [x8, #8]
  4079d4:	mov	w10, #0xcccd                	// #52429
  4079d8:	movk	w10, #0x3dcc, lsl #16
  4079dc:	fmov	s1, w10
  4079e0:	fcmp	s0, s1
  4079e4:	b.le	407a20 <ferror@plt+0x5d20>
  4079e8:	mov	w10, #0x6666                	// #26214
  4079ec:	movk	w10, #0x3f66, lsl #16
  4079f0:	fmov	s1, w10
  4079f4:	fcmp	s0, s1
  4079f8:	b.pl	407a20 <ferror@plt+0x5d20>  // b.nfrst
  4079fc:	ldr	s1, [x8, #12]
  407a00:	mov	w10, #0xcccd                	// #52429
  407a04:	movk	w10, #0x3f8c, lsl #16
  407a08:	fmov	s2, w10
  407a0c:	fcmp	s1, s2
  407a10:	b.le	407a20 <ferror@plt+0x5d20>
  407a14:	ldr	s1, [x8]
  407a18:	fcmp	s1, #0.0
  407a1c:	b.ge	407a2c <ferror@plt+0x5d2c>  // b.tcont
  407a20:	str	x9, [x0, #40]
  407a24:	mov	w0, wzr
  407a28:	ret
  407a2c:	mov	w10, #0xcccd                	// #52429
  407a30:	movk	w10, #0x3dcc, lsl #16
  407a34:	fmov	s2, w10
  407a38:	fadd	s1, s1, s2
  407a3c:	fcmp	s1, s0
  407a40:	b.pl	407a20 <ferror@plt+0x5d20>  // b.nfrst
  407a44:	ldr	s0, [x8, #4]
  407a48:	fmov	s2, #1.000000000000000000e+00
  407a4c:	fcmp	s0, s2
  407a50:	b.hi	407a20 <ferror@plt+0x5d20>  // b.pmore
  407a54:	fcmp	s1, s0
  407a58:	b.pl	407a20 <ferror@plt+0x5d20>  // b.nfrst
  407a5c:	mov	w0, #0x1                   	// #1
  407a60:	ret
  407a64:	stp	x29, x30, [sp, #-16]!
  407a68:	ldrb	w8, [x1, #16]
  407a6c:	mov	x29, sp
  407a70:	cbnz	w8, 407a98 <ferror@plt+0x5d98>
  407a74:	ldr	s0, [x1, #8]
  407a78:	mov	w8, #0x5f800000            	// #1602224128
  407a7c:	ucvtf	s1, x0
  407a80:	fmov	s2, w8
  407a84:	fdiv	s0, s1, s0
  407a88:	fcvtzu	x8, s0
  407a8c:	fcmp	s0, s2
  407a90:	csel	x0, x8, x0, lt  // lt = tstop
  407a94:	b.ge	407ab0 <ferror@plt+0x5db0>  // b.tcont
  407a98:	bl	40823c <ferror@plt+0x653c>
  407a9c:	lsr	x8, x0, #60
  407aa0:	cmp	x8, #0x0
  407aa4:	csel	x0, xzr, x0, ne  // ne = any
  407aa8:	ldp	x29, x30, [sp], #16
  407aac:	ret
  407ab0:	mov	x0, xzr
  407ab4:	ldp	x29, x30, [sp], #16
  407ab8:	ret
  407abc:	stp	x29, x30, [sp, #-48]!
  407ac0:	str	x21, [sp, #16]
  407ac4:	stp	x20, x19, [sp, #32]
  407ac8:	ldp	x20, x8, [x0]
  407acc:	mov	x19, x0
  407ad0:	mov	x29, sp
  407ad4:	b	407ae4 <ferror@plt+0x5de4>
  407ad8:	stp	xzr, xzr, [x20]
  407adc:	ldr	x8, [x19, #8]
  407ae0:	add	x20, x20, #0x10
  407ae4:	cmp	x20, x8
  407ae8:	b.cs	407b50 <ferror@plt+0x5e50>  // b.hs, b.nlast
  407aec:	ldr	x8, [x20]
  407af0:	cbz	x8, 407adc <ferror@plt+0x5ddc>
  407af4:	ldr	x8, [x19, #64]
  407af8:	ldr	x21, [x20, #8]
  407afc:	cmp	x8, #0x0
  407b00:	cset	w9, ne  // ne = any
  407b04:	cbnz	x21, 407b40 <ferror@plt+0x5e40>
  407b08:	cbz	w9, 407ad8 <ferror@plt+0x5dd8>
  407b0c:	ldr	x0, [x20]
  407b10:	blr	x8
  407b14:	b	407ad8 <ferror@plt+0x5dd8>
  407b18:	str	xzr, [x21]
  407b1c:	ldr	x8, [x19, #72]
  407b20:	ldr	x10, [x21, #8]
  407b24:	str	x8, [x21, #8]
  407b28:	ldr	x8, [x19, #64]
  407b2c:	str	x21, [x19, #72]
  407b30:	mov	x21, x10
  407b34:	cmp	x8, #0x0
  407b38:	cset	w9, ne  // ne = any
  407b3c:	cbz	x10, 407b08 <ferror@plt+0x5e08>
  407b40:	tbz	w9, #0, 407b18 <ferror@plt+0x5e18>
  407b44:	ldr	x0, [x21]
  407b48:	blr	x8
  407b4c:	b	407b18 <ferror@plt+0x5e18>
  407b50:	stp	xzr, xzr, [x19, #24]
  407b54:	ldp	x20, x19, [sp, #32]
  407b58:	ldr	x21, [sp, #16]
  407b5c:	ldp	x29, x30, [sp], #48
  407b60:	ret
  407b64:	stp	x29, x30, [sp, #-48]!
  407b68:	stp	x20, x19, [sp, #32]
  407b6c:	ldr	x8, [x0, #64]
  407b70:	mov	x19, x0
  407b74:	str	x21, [sp, #16]
  407b78:	mov	x29, sp
  407b7c:	cbz	x8, 407bc8 <ferror@plt+0x5ec8>
  407b80:	ldr	x8, [x19, #32]
  407b84:	cbz	x8, 407bc8 <ferror@plt+0x5ec8>
  407b88:	ldp	x20, x8, [x19]
  407b8c:	b	407b98 <ferror@plt+0x5e98>
  407b90:	ldr	x8, [x19, #8]
  407b94:	add	x20, x20, #0x10
  407b98:	cmp	x20, x8
  407b9c:	b.cs	407bc8 <ferror@plt+0x5ec8>  // b.hs, b.nlast
  407ba0:	ldr	x8, [x20]
  407ba4:	cbz	x8, 407b90 <ferror@plt+0x5e90>
  407ba8:	cbz	x20, 407b90 <ferror@plt+0x5e90>
  407bac:	mov	x21, x20
  407bb0:	ldr	x8, [x19, #64]
  407bb4:	ldr	x0, [x21]
  407bb8:	blr	x8
  407bbc:	ldr	x21, [x21, #8]
  407bc0:	cbnz	x21, 407bb0 <ferror@plt+0x5eb0>
  407bc4:	b	407b90 <ferror@plt+0x5e90>
  407bc8:	ldp	x20, x8, [x19]
  407bcc:	b	407bd8 <ferror@plt+0x5ed8>
  407bd0:	ldr	x8, [x19, #8]
  407bd4:	add	x20, x20, #0x10
  407bd8:	cmp	x20, x8
  407bdc:	b.cs	407bfc <ferror@plt+0x5efc>  // b.hs, b.nlast
  407be0:	ldr	x0, [x20, #8]
  407be4:	cbz	x0, 407bd0 <ferror@plt+0x5ed0>
  407be8:	ldr	x21, [x0, #8]
  407bec:	bl	401ba0 <free@plt>
  407bf0:	mov	x0, x21
  407bf4:	cbnz	x21, 407be8 <ferror@plt+0x5ee8>
  407bf8:	b	407bd0 <ferror@plt+0x5ed0>
  407bfc:	ldr	x0, [x19, #72]
  407c00:	cbz	x0, 407c14 <ferror@plt+0x5f14>
  407c04:	ldr	x20, [x0, #8]
  407c08:	bl	401ba0 <free@plt>
  407c0c:	mov	x0, x20
  407c10:	cbnz	x20, 407c04 <ferror@plt+0x5f04>
  407c14:	ldr	x0, [x19]
  407c18:	bl	401ba0 <free@plt>
  407c1c:	mov	x0, x19
  407c20:	bl	401ba0 <free@plt>
  407c24:	ldp	x20, x19, [sp, #32]
  407c28:	ldr	x21, [sp, #16]
  407c2c:	ldp	x29, x30, [sp], #48
  407c30:	ret
  407c34:	sub	sp, sp, #0x70
  407c38:	stp	x29, x30, [sp, #80]
  407c3c:	stp	x20, x19, [sp, #96]
  407c40:	ldr	x8, [x0, #40]
  407c44:	mov	x19, x0
  407c48:	mov	x0, x1
  407c4c:	add	x29, sp, #0x50
  407c50:	mov	x1, x8
  407c54:	bl	407a64 <ferror@plt+0x5d64>
  407c58:	cbz	x0, 407d48 <ferror@plt+0x6048>
  407c5c:	ldr	x8, [x19, #16]
  407c60:	mov	x20, x0
  407c64:	cmp	x0, x8
  407c68:	b.ne	407c74 <ferror@plt+0x5f74>  // b.any
  407c6c:	mov	w0, #0x1                   	// #1
  407c70:	b	407d48 <ferror@plt+0x6048>
  407c74:	mov	w1, #0x10                  	// #16
  407c78:	mov	x0, x20
  407c7c:	bl	406ebc <ferror@plt+0x51bc>
  407c80:	str	x0, [sp]
  407c84:	cbz	x0, 407d48 <ferror@plt+0x6048>
  407c88:	ldr	x8, [sp]
  407c8c:	stp	xzr, xzr, [sp, #24]
  407c90:	mov	x0, sp
  407c94:	mov	x1, x19
  407c98:	add	x8, x8, x20, lsl #4
  407c9c:	stp	x8, x20, [sp, #8]
  407ca0:	ldr	x8, [x19, #40]
  407ca4:	mov	w2, wzr
  407ca8:	str	x8, [sp, #40]
  407cac:	ldr	x8, [x19, #48]
  407cb0:	str	x8, [sp, #48]
  407cb4:	ldr	x8, [x19, #56]
  407cb8:	str	x8, [sp, #56]
  407cbc:	ldr	x8, [x19, #64]
  407cc0:	str	x8, [sp, #64]
  407cc4:	ldr	x8, [x19, #72]
  407cc8:	str	x8, [sp, #72]
  407ccc:	bl	407d5c <ferror@plt+0x605c>
  407cd0:	tbz	w0, #0, 407d0c <ferror@plt+0x600c>
  407cd4:	ldr	x0, [x19]
  407cd8:	bl	401ba0 <free@plt>
  407cdc:	ldr	x8, [sp]
  407ce0:	mov	w0, #0x1                   	// #1
  407ce4:	str	x8, [x19]
  407ce8:	ldr	x8, [sp, #8]
  407cec:	str	x8, [x19, #8]
  407cf0:	ldr	x8, [sp, #16]
  407cf4:	str	x8, [x19, #16]
  407cf8:	ldr	x8, [sp, #24]
  407cfc:	str	x8, [x19, #24]
  407d00:	ldr	x8, [sp, #72]
  407d04:	str	x8, [x19, #72]
  407d08:	b	407d48 <ferror@plt+0x6048>
  407d0c:	ldr	x8, [sp, #72]
  407d10:	mov	x1, sp
  407d14:	mov	w2, #0x1                   	// #1
  407d18:	mov	x0, x19
  407d1c:	str	x8, [x19, #72]
  407d20:	bl	407d5c <ferror@plt+0x605c>
  407d24:	tbz	w0, #0, 407d58 <ferror@plt+0x6058>
  407d28:	mov	x1, sp
  407d2c:	mov	x0, x19
  407d30:	mov	w2, wzr
  407d34:	bl	407d5c <ferror@plt+0x605c>
  407d38:	tbz	w0, #0, 407d58 <ferror@plt+0x6058>
  407d3c:	ldr	x0, [sp]
  407d40:	bl	401ba0 <free@plt>
  407d44:	mov	w0, wzr
  407d48:	ldp	x20, x19, [sp, #96]
  407d4c:	ldp	x29, x30, [sp, #80]
  407d50:	add	sp, sp, #0x70
  407d54:	ret
  407d58:	bl	401af0 <abort@plt>
  407d5c:	stp	x29, x30, [sp, #-80]!
  407d60:	str	x25, [sp, #16]
  407d64:	stp	x24, x23, [sp, #32]
  407d68:	stp	x22, x21, [sp, #48]
  407d6c:	stp	x20, x19, [sp, #64]
  407d70:	ldp	x24, x8, [x1]
  407d74:	mov	x29, sp
  407d78:	cmp	x24, x8
  407d7c:	b.cs	407e98 <ferror@plt+0x6198>  // b.hs, b.nlast
  407d80:	mov	w19, w2
  407d84:	mov	x20, x1
  407d88:	mov	x21, x0
  407d8c:	b	407db0 <ferror@plt+0x60b0>
  407d90:	mov	w8, #0x4                   	// #4
  407d94:	orr	w8, w8, #0x4
  407d98:	cmp	w8, #0x4
  407d9c:	b.ne	407ea0 <ferror@plt+0x61a0>  // b.any
  407da0:	ldr	x8, [x20, #8]
  407da4:	add	x24, x24, #0x10
  407da8:	cmp	x24, x8
  407dac:	b.cs	407e98 <ferror@plt+0x6198>  // b.hs, b.nlast
  407db0:	ldr	x8, [x24]
  407db4:	cbz	x8, 407da0 <ferror@plt+0x60a0>
  407db8:	ldr	x22, [x24, #8]
  407dbc:	cbnz	x22, 407de8 <ferror@plt+0x60e8>
  407dc0:	b	407e18 <ferror@plt+0x6118>
  407dc4:	str	x23, [x0]
  407dc8:	ldr	x8, [x21, #24]
  407dcc:	mov	x0, x21
  407dd0:	mov	x1, x22
  407dd4:	add	x8, x8, #0x1
  407dd8:	str	x8, [x21, #24]
  407ddc:	bl	4082d0 <ferror@plt+0x65d0>
  407de0:	mov	x22, x25
  407de4:	cbz	x25, 407e18 <ferror@plt+0x6118>
  407de8:	ldr	x23, [x22]
  407dec:	mov	x0, x21
  407df0:	mov	x1, x23
  407df4:	bl	407664 <ferror@plt+0x5964>
  407df8:	ldr	x8, [x0]
  407dfc:	ldr	x25, [x22, #8]
  407e00:	cbz	x8, 407dc4 <ferror@plt+0x60c4>
  407e04:	ldr	x8, [x0, #8]
  407e08:	str	x8, [x22, #8]
  407e0c:	str	x22, [x0, #8]
  407e10:	mov	x22, x25
  407e14:	cbnz	x25, 407de8 <ferror@plt+0x60e8>
  407e18:	ldr	x22, [x24]
  407e1c:	str	xzr, [x24, #8]
  407e20:	tbnz	w19, #0, 407d90 <ferror@plt+0x6090>
  407e24:	mov	x0, x21
  407e28:	mov	x1, x22
  407e2c:	bl	407664 <ferror@plt+0x5964>
  407e30:	ldr	x8, [x0]
  407e34:	mov	x23, x0
  407e38:	cbz	x8, 407e64 <ferror@plt+0x6164>
  407e3c:	mov	x0, x21
  407e40:	bl	4080e8 <ferror@plt+0x63e8>
  407e44:	cbz	x0, 407e8c <ferror@plt+0x618c>
  407e48:	str	x22, [x0]
  407e4c:	ldr	x9, [x23, #8]
  407e50:	mov	w8, wzr
  407e54:	str	x9, [x0, #8]
  407e58:	str	x0, [x23, #8]
  407e5c:	cbnz	wzr, 407d94 <ferror@plt+0x6094>
  407e60:	b	407e74 <ferror@plt+0x6174>
  407e64:	str	x22, [x23]
  407e68:	ldr	x8, [x21, #24]
  407e6c:	add	x8, x8, #0x1
  407e70:	str	x8, [x21, #24]
  407e74:	str	xzr, [x24]
  407e78:	ldr	x9, [x20, #24]
  407e7c:	mov	w8, wzr
  407e80:	sub	x9, x9, #0x1
  407e84:	str	x9, [x20, #24]
  407e88:	b	407d94 <ferror@plt+0x6094>
  407e8c:	mov	w8, #0x1                   	// #1
  407e90:	cbnz	w8, 407d94 <ferror@plt+0x6094>
  407e94:	b	407e74 <ferror@plt+0x6174>
  407e98:	mov	w0, #0x1                   	// #1
  407e9c:	b	407ea4 <ferror@plt+0x61a4>
  407ea0:	mov	w0, wzr
  407ea4:	ldp	x20, x19, [sp, #64]
  407ea8:	ldp	x22, x21, [sp, #48]
  407eac:	ldp	x24, x23, [sp, #32]
  407eb0:	ldr	x25, [sp, #16]
  407eb4:	ldp	x29, x30, [sp], #80
  407eb8:	ret
  407ebc:	stp	x29, x30, [sp, #-48]!
  407ec0:	str	x21, [sp, #16]
  407ec4:	stp	x20, x19, [sp, #32]
  407ec8:	mov	x29, sp
  407ecc:	cbz	x1, 408008 <ferror@plt+0x6308>
  407ed0:	mov	x21, x2
  407ed4:	add	x2, x29, #0x18
  407ed8:	mov	w3, wzr
  407edc:	mov	x20, x1
  407ee0:	mov	x19, x0
  407ee4:	bl	40800c <ferror@plt+0x630c>
  407ee8:	cbz	x0, 407f00 <ferror@plt+0x6200>
  407eec:	cbz	x21, 407fd0 <ferror@plt+0x62d0>
  407ef0:	mov	x8, x0
  407ef4:	mov	w0, wzr
  407ef8:	str	x8, [x21]
  407efc:	b	407ff8 <ferror@plt+0x62f8>
  407f00:	ldr	x8, [x19, #40]
  407f04:	ldp	x10, x9, [x19, #16]
  407f08:	ldr	s0, [x8, #8]
  407f0c:	ucvtf	s2, x10
  407f10:	ucvtf	s1, x9
  407f14:	fmul	s0, s0, s2
  407f18:	fcmp	s0, s1
  407f1c:	b.pl	407f98 <ferror@plt+0x6298>  // b.nfrst
  407f20:	mov	x0, x19
  407f24:	bl	4079bc <ferror@plt+0x5cbc>
  407f28:	ldr	x8, [x19, #40]
  407f2c:	ldp	x10, x9, [x19, #16]
  407f30:	ldr	s0, [x8, #8]
  407f34:	ucvtf	s1, x10
  407f38:	ucvtf	s2, x9
  407f3c:	fmul	s3, s0, s1
  407f40:	fcmp	s3, s2
  407f44:	b.pl	407f98 <ferror@plt+0x6298>  // b.nfrst
  407f48:	ldr	s2, [x8, #12]
  407f4c:	ldrb	w8, [x8, #16]
  407f50:	fmul	s1, s2, s1
  407f54:	cmp	w8, #0x0
  407f58:	fmul	s0, s0, s1
  407f5c:	mov	w8, #0x5f800000            	// #1602224128
  407f60:	fcsel	s0, s0, s1, eq  // eq = none
  407f64:	fmov	s1, w8
  407f68:	fcmp	s0, s1
  407f6c:	b.ge	407fd8 <ferror@plt+0x62d8>  // b.tcont
  407f70:	fcvtzu	x1, s0
  407f74:	mov	x0, x19
  407f78:	bl	407c34 <ferror@plt+0x5f34>
  407f7c:	tbz	w0, #0, 407fd8 <ferror@plt+0x62d8>
  407f80:	add	x2, x29, #0x18
  407f84:	mov	x0, x19
  407f88:	mov	x1, x20
  407f8c:	mov	w3, wzr
  407f90:	bl	40800c <ferror@plt+0x630c>
  407f94:	cbnz	x0, 408008 <ferror@plt+0x6308>
  407f98:	ldr	x21, [x29, #24]
  407f9c:	ldr	x8, [x21]
  407fa0:	cbz	x8, 407fe0 <ferror@plt+0x62e0>
  407fa4:	mov	x0, x19
  407fa8:	bl	4080e8 <ferror@plt+0x63e8>
  407fac:	cbz	x0, 407fd8 <ferror@plt+0x62d8>
  407fb0:	str	x20, [x0]
  407fb4:	ldr	x8, [x21, #8]
  407fb8:	str	x8, [x0, #8]
  407fbc:	str	x0, [x21, #8]
  407fc0:	ldr	x8, [x19, #32]
  407fc4:	add	x8, x8, #0x1
  407fc8:	str	x8, [x19, #32]
  407fcc:	b	407ff4 <ferror@plt+0x62f4>
  407fd0:	mov	w0, wzr
  407fd4:	b	407ff8 <ferror@plt+0x62f8>
  407fd8:	mov	w0, #0xffffffff            	// #-1
  407fdc:	b	407ff8 <ferror@plt+0x62f8>
  407fe0:	str	x20, [x21]
  407fe4:	ldp	x9, x8, [x19, #24]
  407fe8:	add	x8, x8, #0x1
  407fec:	add	x9, x9, #0x1
  407ff0:	stp	x9, x8, [x19, #24]
  407ff4:	mov	w0, #0x1                   	// #1
  407ff8:	ldp	x20, x19, [sp, #32]
  407ffc:	ldr	x21, [sp, #16]
  408000:	ldp	x29, x30, [sp], #48
  408004:	ret
  408008:	bl	401af0 <abort@plt>
  40800c:	stp	x29, x30, [sp, #-64]!
  408010:	str	x23, [sp, #16]
  408014:	stp	x22, x21, [sp, #32]
  408018:	stp	x20, x19, [sp, #48]
  40801c:	mov	x29, sp
  408020:	mov	w21, w3
  408024:	mov	x23, x2
  408028:	mov	x22, x1
  40802c:	mov	x19, x0
  408030:	bl	407664 <ferror@plt+0x5964>
  408034:	str	x0, [x23]
  408038:	ldr	x1, [x0]
  40803c:	cbz	x1, 4080a4 <ferror@plt+0x63a4>
  408040:	mov	x20, x0
  408044:	cmp	x1, x22
  408048:	b.eq	40805c <ferror@plt+0x635c>  // b.none
  40804c:	ldr	x8, [x19, #56]
  408050:	mov	x0, x22
  408054:	blr	x8
  408058:	tbz	w0, #0, 408078 <ferror@plt+0x6378>
  40805c:	ldr	x22, [x20]
  408060:	tbz	w21, #0, 4080d0 <ferror@plt+0x63d0>
  408064:	ldr	x1, [x20, #8]
  408068:	cbz	x1, 4080cc <ferror@plt+0x63cc>
  40806c:	ldr	q0, [x1]
  408070:	str	q0, [x20]
  408074:	b	4080c0 <ferror@plt+0x63c0>
  408078:	ldr	x8, [x20, #8]!
  40807c:	cbz	x8, 4080a4 <ferror@plt+0x63a4>
  408080:	ldr	x1, [x8]
  408084:	cmp	x1, x22
  408088:	b.eq	4080ac <ferror@plt+0x63ac>  // b.none
  40808c:	ldr	x8, [x19, #56]
  408090:	mov	x0, x22
  408094:	blr	x8
  408098:	tbnz	w0, #0, 4080ac <ferror@plt+0x63ac>
  40809c:	ldr	x20, [x20]
  4080a0:	b	408078 <ferror@plt+0x6378>
  4080a4:	mov	x22, xzr
  4080a8:	b	4080d0 <ferror@plt+0x63d0>
  4080ac:	ldr	x1, [x20]
  4080b0:	ldr	x22, [x1]
  4080b4:	tbz	w21, #0, 4080d0 <ferror@plt+0x63d0>
  4080b8:	ldr	x8, [x1, #8]
  4080bc:	str	x8, [x20]
  4080c0:	mov	x0, x19
  4080c4:	bl	4082d0 <ferror@plt+0x65d0>
  4080c8:	b	4080d0 <ferror@plt+0x63d0>
  4080cc:	str	xzr, [x20]
  4080d0:	mov	x0, x22
  4080d4:	ldp	x20, x19, [sp, #48]
  4080d8:	ldp	x22, x21, [sp, #32]
  4080dc:	ldr	x23, [sp, #16]
  4080e0:	ldp	x29, x30, [sp], #64
  4080e4:	ret
  4080e8:	stp	x29, x30, [sp, #-16]!
  4080ec:	mov	x8, x0
  4080f0:	ldr	x0, [x0, #72]
  4080f4:	mov	x29, sp
  4080f8:	cbz	x0, 40810c <ferror@plt+0x640c>
  4080fc:	ldr	x9, [x0, #8]
  408100:	str	x9, [x8, #72]
  408104:	ldp	x29, x30, [sp], #16
  408108:	ret
  40810c:	mov	w0, #0x10                  	// #16
  408110:	bl	4019d0 <malloc@plt>
  408114:	ldp	x29, x30, [sp], #16
  408118:	ret
  40811c:	stp	x29, x30, [sp, #-32]!
  408120:	mov	x29, sp
  408124:	add	x2, x29, #0x18
  408128:	str	x19, [sp, #16]
  40812c:	mov	x19, x1
  408130:	bl	407ebc <ferror@plt+0x61bc>
  408134:	ldr	x8, [x29, #24]
  408138:	cmp	w0, #0x0
  40813c:	csel	x8, x8, x19, eq  // eq = none
  408140:	ldr	x19, [sp, #16]
  408144:	cmn	w0, #0x1
  408148:	csel	x0, xzr, x8, eq  // eq = none
  40814c:	ldp	x29, x30, [sp], #32
  408150:	ret
  408154:	stp	x29, x30, [sp, #-48]!
  408158:	mov	x29, sp
  40815c:	add	x2, x29, #0x18
  408160:	mov	w3, #0x1                   	// #1
  408164:	str	x21, [sp, #16]
  408168:	stp	x20, x19, [sp, #32]
  40816c:	mov	x20, x0
  408170:	bl	40800c <ferror@plt+0x630c>
  408174:	mov	x19, x0
  408178:	cbz	x0, 408228 <ferror@plt+0x6528>
  40817c:	ldr	x8, [x20, #32]
  408180:	sub	x8, x8, #0x1
  408184:	str	x8, [x20, #32]
  408188:	ldr	x8, [x29, #24]
  40818c:	ldr	x8, [x8]
  408190:	cbnz	x8, 408228 <ferror@plt+0x6528>
  408194:	ldp	x10, x8, [x20, #16]
  408198:	ldr	x9, [x20, #40]
  40819c:	sub	x8, x8, #0x1
  4081a0:	str	x8, [x20, #24]
  4081a4:	ldr	s0, [x9]
  4081a8:	ucvtf	s2, x10
  4081ac:	ucvtf	s1, x8
  4081b0:	fmul	s0, s0, s2
  4081b4:	fcmp	s0, s1
  4081b8:	b.le	408228 <ferror@plt+0x6528>
  4081bc:	mov	x0, x20
  4081c0:	bl	4079bc <ferror@plt+0x5cbc>
  4081c4:	ldr	x8, [x20, #40]
  4081c8:	ldp	x10, x9, [x20, #16]
  4081cc:	ldr	s1, [x8]
  4081d0:	ucvtf	s0, x10
  4081d4:	ucvtf	s2, x9
  4081d8:	fmul	s1, s1, s0
  4081dc:	fcmp	s1, s2
  4081e0:	b.le	408228 <ferror@plt+0x6528>
  4081e4:	ldr	s1, [x8, #4]
  4081e8:	ldrb	w9, [x8, #16]
  4081ec:	fmul	s0, s1, s0
  4081f0:	cbnz	w9, 4081fc <ferror@plt+0x64fc>
  4081f4:	ldr	s1, [x8, #8]
  4081f8:	fmul	s0, s0, s1
  4081fc:	fcvtzu	x1, s0
  408200:	mov	x0, x20
  408204:	bl	407c34 <ferror@plt+0x5f34>
  408208:	tbnz	w0, #0, 408228 <ferror@plt+0x6528>
  40820c:	ldr	x0, [x20, #72]
  408210:	cbz	x0, 408224 <ferror@plt+0x6524>
  408214:	ldr	x21, [x0, #8]
  408218:	bl	401ba0 <free@plt>
  40821c:	mov	x0, x21
  408220:	cbnz	x21, 408214 <ferror@plt+0x6514>
  408224:	str	xzr, [x20, #72]
  408228:	mov	x0, x19
  40822c:	ldp	x20, x19, [sp, #32]
  408230:	ldr	x21, [sp, #16]
  408234:	ldp	x29, x30, [sp], #48
  408238:	ret
  40823c:	stp	x29, x30, [sp, #-32]!
  408240:	cmp	x0, #0xa
  408244:	mov	w8, #0xa                   	// #10
  408248:	csel	x8, x0, x8, hi  // hi = pmore
  40824c:	str	x19, [sp, #16]
  408250:	orr	x19, x8, #0x1
  408254:	mov	x29, sp
  408258:	cmn	x19, #0x1
  40825c:	b.eq	408278 <ferror@plt+0x6578>  // b.none
  408260:	mov	x0, x19
  408264:	bl	408288 <ferror@plt+0x6588>
  408268:	tbnz	w0, #0, 408278 <ferror@plt+0x6578>
  40826c:	add	x19, x19, #0x2
  408270:	cmn	x19, #0x1
  408274:	b.ne	408260 <ferror@plt+0x6560>  // b.any
  408278:	mov	x0, x19
  40827c:	ldr	x19, [sp, #16]
  408280:	ldp	x29, x30, [sp], #32
  408284:	ret
  408288:	mov	w8, #0x3                   	// #3
  40828c:	cmp	x0, #0xa
  408290:	b.cc	4082bc <ferror@plt+0x65bc>  // b.lo, b.ul, b.last
  408294:	mov	w9, #0x9                   	// #9
  408298:	mov	w10, #0x10                  	// #16
  40829c:	udiv	x11, x0, x8
  4082a0:	msub	x11, x11, x8, x0
  4082a4:	cbz	x11, 4082bc <ferror@plt+0x65bc>
  4082a8:	add	x9, x10, x9
  4082ac:	add	x8, x8, #0x2
  4082b0:	cmp	x9, x0
  4082b4:	add	x10, x10, #0x8
  4082b8:	b.cc	40829c <ferror@plt+0x659c>  // b.lo, b.ul, b.last
  4082bc:	udiv	x9, x0, x8
  4082c0:	msub	x8, x9, x8, x0
  4082c4:	cmp	x8, #0x0
  4082c8:	cset	w0, ne  // ne = any
  4082cc:	ret
  4082d0:	str	xzr, [x1]
  4082d4:	ldr	x8, [x0, #72]
  4082d8:	str	x8, [x1, #8]
  4082dc:	str	x1, [x0, #72]
  4082e0:	ret
  4082e4:	stp	x29, x30, [sp, #-16]!
  4082e8:	mov	w0, #0xe                   	// #14
  4082ec:	mov	x29, sp
  4082f0:	bl	4019b0 <nl_langinfo@plt>
  4082f4:	adrp	x8, 409000 <ferror@plt+0x7300>
  4082f8:	add	x8, x8, #0x294
  4082fc:	cmp	x0, #0x0
  408300:	csel	x8, x8, x0, eq  // eq = none
  408304:	ldrb	w9, [x8]
  408308:	adrp	x10, 409000 <ferror@plt+0x7300>
  40830c:	add	x10, x10, #0x6f8
  408310:	cmp	w9, #0x0
  408314:	csel	x0, x10, x8, eq  // eq = none
  408318:	ldp	x29, x30, [sp], #16
  40831c:	ret
  408320:	stp	x29, x30, [sp, #-16]!
  408324:	mov	w2, #0x3                   	// #3
  408328:	mov	w1, wzr
  40832c:	mov	x29, sp
  408330:	bl	40833c <ferror@plt+0x663c>
  408334:	ldp	x29, x30, [sp], #16
  408338:	ret
  40833c:	sub	sp, sp, #0xe0
  408340:	stp	x29, x30, [sp, #208]
  408344:	add	x29, sp, #0xd0
  408348:	mov	x8, #0xffffffffffffffd0    	// #-48
  40834c:	mov	x9, sp
  408350:	sub	x10, x29, #0x50
  408354:	movk	x8, #0xff80, lsl #32
  408358:	add	x11, x29, #0x10
  40835c:	cmp	w1, #0xb
  408360:	add	x9, x9, #0x80
  408364:	add	x10, x10, #0x30
  408368:	stp	x2, x3, [x29, #-80]
  40836c:	stp	x4, x5, [x29, #-64]
  408370:	stp	x6, x7, [x29, #-48]
  408374:	stp	q1, q2, [sp, #16]
  408378:	stp	q3, q4, [sp, #48]
  40837c:	str	q0, [sp]
  408380:	stp	q5, q6, [sp, #80]
  408384:	str	q7, [sp, #112]
  408388:	stp	x9, x8, [x29, #-16]
  40838c:	stp	x11, x10, [x29, #-32]
  408390:	b.hi	4083e8 <ferror@plt+0x66e8>  // b.pmore
  408394:	mov	w8, #0x1                   	// #1
  408398:	lsl	w8, w8, w1
  40839c:	mov	w9, #0x514                 	// #1300
  4083a0:	tst	w8, w9
  4083a4:	b.ne	40841c <ferror@plt+0x671c>  // b.any
  4083a8:	mov	w9, #0xa0a                 	// #2570
  4083ac:	tst	w8, w9
  4083b0:	b.ne	408414 <ferror@plt+0x6714>  // b.any
  4083b4:	cbnz	w1, 4083e8 <ferror@plt+0x66e8>
  4083b8:	ldursw	x8, [x29, #-8]
  4083bc:	tbz	w8, #31, 4083d0 <ferror@plt+0x66d0>
  4083c0:	add	w9, w8, #0x8
  4083c4:	cmp	w9, #0x0
  4083c8:	stur	w9, [x29, #-8]
  4083cc:	b.le	4084e0 <ferror@plt+0x67e0>
  4083d0:	ldur	x8, [x29, #-32]
  4083d4:	add	x9, x8, #0x8
  4083d8:	stur	x9, [x29, #-32]
  4083dc:	ldr	w1, [x8]
  4083e0:	bl	4084ec <ferror@plt+0x67ec>
  4083e4:	b	408448 <ferror@plt+0x6748>
  4083e8:	sub	w8, w1, #0x400
  4083ec:	cmp	w8, #0xa
  4083f0:	b.hi	408498 <ferror@plt+0x6798>  // b.pmore
  4083f4:	mov	w9, #0x1                   	// #1
  4083f8:	lsl	w9, w9, w8
  4083fc:	mov	w10, #0x285                 	// #645
  408400:	tst	w9, w10
  408404:	b.ne	40841c <ferror@plt+0x671c>  // b.any
  408408:	mov	w10, #0x502                 	// #1282
  40840c:	tst	w9, w10
  408410:	b.eq	408454 <ferror@plt+0x6754>  // b.none
  408414:	bl	401c10 <fcntl@plt>
  408418:	b	408448 <ferror@plt+0x6748>
  40841c:	ldursw	x8, [x29, #-8]
  408420:	tbz	w8, #31, 408434 <ferror@plt+0x6734>
  408424:	add	w9, w8, #0x8
  408428:	cmp	w9, #0x0
  40842c:	stur	w9, [x29, #-8]
  408430:	b.le	40848c <ferror@plt+0x678c>
  408434:	ldur	x8, [x29, #-32]
  408438:	add	x9, x8, #0x8
  40843c:	stur	x9, [x29, #-32]
  408440:	ldr	w2, [x8]
  408444:	bl	401c10 <fcntl@plt>
  408448:	ldp	x29, x30, [sp, #208]
  40844c:	add	sp, sp, #0xe0
  408450:	ret
  408454:	cmp	w8, #0x6
  408458:	b.ne	408498 <ferror@plt+0x6798>  // b.any
  40845c:	ldursw	x8, [x29, #-8]
  408460:	tbz	w8, #31, 408474 <ferror@plt+0x6774>
  408464:	add	w9, w8, #0x8
  408468:	cmp	w9, #0x0
  40846c:	stur	w9, [x29, #-8]
  408470:	b.le	4084c8 <ferror@plt+0x67c8>
  408474:	ldur	x8, [x29, #-32]
  408478:	add	x9, x8, #0x8
  40847c:	stur	x9, [x29, #-32]
  408480:	ldr	w1, [x8]
  408484:	bl	408508 <ferror@plt+0x6808>
  408488:	b	408448 <ferror@plt+0x6748>
  40848c:	ldur	x9, [x29, #-24]
  408490:	add	x8, x9, x8
  408494:	b	408440 <ferror@plt+0x6740>
  408498:	ldursw	x8, [x29, #-8]
  40849c:	tbz	w8, #31, 4084b0 <ferror@plt+0x67b0>
  4084a0:	add	w9, w8, #0x8
  4084a4:	cmp	w9, #0x0
  4084a8:	stur	w9, [x29, #-8]
  4084ac:	b.le	4084d4 <ferror@plt+0x67d4>
  4084b0:	ldur	x8, [x29, #-32]
  4084b4:	add	x9, x8, #0x8
  4084b8:	stur	x9, [x29, #-32]
  4084bc:	ldr	x2, [x8]
  4084c0:	bl	401c10 <fcntl@plt>
  4084c4:	b	408448 <ferror@plt+0x6748>
  4084c8:	ldur	x9, [x29, #-24]
  4084cc:	add	x8, x9, x8
  4084d0:	b	408480 <ferror@plt+0x6780>
  4084d4:	ldur	x9, [x29, #-24]
  4084d8:	add	x8, x9, x8
  4084dc:	b	4084bc <ferror@plt+0x67bc>
  4084e0:	ldur	x9, [x29, #-24]
  4084e4:	add	x8, x9, x8
  4084e8:	b	4083dc <ferror@plt+0x66dc>
  4084ec:	stp	x29, x30, [sp, #-16]!
  4084f0:	mov	w2, w1
  4084f4:	mov	w1, wzr
  4084f8:	mov	x29, sp
  4084fc:	bl	401c10 <fcntl@plt>
  408500:	ldp	x29, x30, [sp], #16
  408504:	ret
  408508:	stp	x29, x30, [sp, #-48]!
  40850c:	stp	x22, x21, [sp, #16]
  408510:	adrp	x22, 41a000 <ferror@plt+0x18300>
  408514:	ldr	w8, [x22, #1096]
  408518:	stp	x20, x19, [sp, #32]
  40851c:	mov	w20, w1
  408520:	mov	w21, w0
  408524:	mov	x29, sp
  408528:	tbnz	w8, #31, 408588 <ferror@plt+0x6888>
  40852c:	mov	w1, #0x406                 	// #1030
  408530:	mov	w0, w21
  408534:	mov	w2, w20
  408538:	bl	401c10 <fcntl@plt>
  40853c:	mov	w19, w0
  408540:	tbz	w0, #31, 408578 <ferror@plt+0x6878>
  408544:	bl	401ce0 <__errno_location@plt>
  408548:	ldr	w8, [x0]
  40854c:	cmp	w8, #0x16
  408550:	b.ne	408578 <ferror@plt+0x6878>  // b.any
  408554:	mov	w0, w21
  408558:	mov	w1, w20
  40855c:	bl	4084ec <ferror@plt+0x67ec>
  408560:	mov	w19, w0
  408564:	tbnz	w0, #31, 408580 <ferror@plt+0x6880>
  408568:	mov	w8, #0xffffffff            	// #-1
  40856c:	str	w8, [x22, #1096]
  408570:	tbz	w19, #31, 40859c <ferror@plt+0x689c>
  408574:	b	4085ec <ferror@plt+0x68ec>
  408578:	mov	w8, #0x1                   	// #1
  40857c:	str	w8, [x22, #1096]
  408580:	tbz	w19, #31, 40859c <ferror@plt+0x689c>
  408584:	b	4085ec <ferror@plt+0x68ec>
  408588:	mov	w0, w21
  40858c:	mov	w1, w20
  408590:	bl	4084ec <ferror@plt+0x67ec>
  408594:	mov	w19, w0
  408598:	tbnz	w19, #31, 4085ec <ferror@plt+0x68ec>
  40859c:	ldr	w8, [x22, #1096]
  4085a0:	cmn	w8, #0x1
  4085a4:	b.ne	4085ec <ferror@plt+0x68ec>  // b.any
  4085a8:	mov	w1, #0x1                   	// #1
  4085ac:	mov	w0, w19
  4085b0:	bl	401c10 <fcntl@plt>
  4085b4:	tbnz	w0, #31, 4085d0 <ferror@plt+0x68d0>
  4085b8:	orr	w2, w0, #0x1
  4085bc:	mov	w1, #0x2                   	// #2
  4085c0:	mov	w0, w19
  4085c4:	bl	401c10 <fcntl@plt>
  4085c8:	cmn	w0, #0x1
  4085cc:	b.ne	4085ec <ferror@plt+0x68ec>  // b.any
  4085d0:	bl	401ce0 <__errno_location@plt>
  4085d4:	ldr	w21, [x0]
  4085d8:	mov	x20, x0
  4085dc:	mov	w0, w19
  4085e0:	bl	401ab0 <close@plt>
  4085e4:	mov	w19, #0xffffffff            	// #-1
  4085e8:	str	w21, [x20]
  4085ec:	mov	w0, w19
  4085f0:	ldp	x20, x19, [sp, #32]
  4085f4:	ldp	x22, x21, [sp, #16]
  4085f8:	ldp	x29, x30, [sp], #48
  4085fc:	ret
  408600:	neg	w8, w1
  408604:	ror	x0, x0, x8
  408608:	ret
  40860c:	ror	x0, x0, x1
  408610:	ret
  408614:	neg	w8, w1
  408618:	ror	w0, w0, w8
  40861c:	ret
  408620:	ror	w0, w0, w1
  408624:	ret
  408628:	sxtw	x9, w1
  40862c:	neg	x9, x9
  408630:	lsl	x8, x0, x1
  408634:	lsr	x9, x0, x9
  408638:	orr	x0, x9, x8
  40863c:	ret
  408640:	sxtw	x9, w1
  408644:	neg	x9, x9
  408648:	lsr	x8, x0, x1
  40864c:	lsl	x9, x0, x9
  408650:	orr	x0, x9, x8
  408654:	ret
  408658:	neg	w10, w1
  40865c:	and	w8, w0, #0xffff
  408660:	and	w9, w1, #0xf
  408664:	and	w10, w10, #0xf
  408668:	lsl	w9, w0, w9
  40866c:	lsr	w8, w8, w10
  408670:	orr	w0, w9, w8
  408674:	ret
  408678:	and	w8, w0, #0xffff
  40867c:	and	w9, w1, #0xf
  408680:	neg	w10, w1
  408684:	lsr	w8, w8, w9
  408688:	and	w9, w10, #0xf
  40868c:	lsl	w9, w0, w9
  408690:	orr	w0, w9, w8
  408694:	ret
  408698:	neg	w10, w1
  40869c:	and	w8, w0, #0xff
  4086a0:	and	w9, w1, #0x7
  4086a4:	and	w10, w10, #0x7
  4086a8:	lsl	w9, w0, w9
  4086ac:	lsr	w8, w8, w10
  4086b0:	orr	w0, w9, w8
  4086b4:	ret
  4086b8:	and	w8, w0, #0xff
  4086bc:	and	w9, w1, #0x7
  4086c0:	neg	w10, w1
  4086c4:	lsr	w8, w8, w9
  4086c8:	and	w9, w10, #0x7
  4086cc:	lsl	w9, w0, w9
  4086d0:	orr	w0, w9, w8
  4086d4:	ret
  4086d8:	stp	x29, x30, [sp, #-64]!
  4086dc:	mov	x29, sp
  4086e0:	stp	x19, x20, [sp, #16]
  4086e4:	adrp	x20, 419000 <ferror@plt+0x17300>
  4086e8:	add	x20, x20, #0xdf0
  4086ec:	stp	x21, x22, [sp, #32]
  4086f0:	adrp	x21, 419000 <ferror@plt+0x17300>
  4086f4:	add	x21, x21, #0xde8
  4086f8:	sub	x20, x20, x21
  4086fc:	mov	w22, w0
  408700:	stp	x23, x24, [sp, #48]
  408704:	mov	x23, x1
  408708:	mov	x24, x2
  40870c:	bl	401850 <mbrtowc@plt-0x40>
  408710:	cmp	xzr, x20, asr #3
  408714:	b.eq	408740 <ferror@plt+0x6a40>  // b.none
  408718:	asr	x20, x20, #3
  40871c:	mov	x19, #0x0                   	// #0
  408720:	ldr	x3, [x21, x19, lsl #3]
  408724:	mov	x2, x24
  408728:	add	x19, x19, #0x1
  40872c:	mov	x1, x23
  408730:	mov	w0, w22
  408734:	blr	x3
  408738:	cmp	x20, x19
  40873c:	b.ne	408720 <ferror@plt+0x6a20>  // b.any
  408740:	ldp	x19, x20, [sp, #16]
  408744:	ldp	x21, x22, [sp, #32]
  408748:	ldp	x23, x24, [sp, #48]
  40874c:	ldp	x29, x30, [sp], #64
  408750:	ret
  408754:	nop
  408758:	ret
  40875c:	nop
  408760:	adrp	x2, 41a000 <ferror@plt+0x18300>
  408764:	mov	x1, #0x0                   	// #0
  408768:	ldr	x2, [x2, #584]
  40876c:	b	401930 <__cxa_atexit@plt>
  408770:	mov	x2, x1
  408774:	mov	w1, w0
  408778:	mov	w0, #0x0                   	// #0
  40877c:	b	401c70 <__fxstat@plt>

Disassembly of section .fini:

0000000000408780 <.fini>:
  408780:	stp	x29, x30, [sp, #-16]!
  408784:	mov	x29, sp
  408788:	ldp	x29, x30, [sp], #16
  40878c:	ret
