{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490901275766 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490901275767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 12:14:35 2017 " "Processing started: Thu Mar 30 12:14:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490901275767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901275767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c alu_sim_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c alu_sim_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901275767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1490901276332 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1490901276333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 310/altera/lab3/seg7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /ee 310/altera/lab3/seg7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg7-behav " "Found design unit 1: seg7-behav" {  } { { "../lab3/seg7.vhd" "" { Text "I:/EE 310/altera/lab3/seg7.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286066 ""} { "Info" "ISGN_ENTITY_NAME" "1 seg7 " "Found entity 1: seg7" {  } { { "../lab3/seg7.vhd" "" { Text "I:/EE 310/altera/lab3/seg7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behav " "Found design unit 1: alu-behav" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286071 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sim_tb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_sim_tb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sim_tb " "Found entity 1: alu_sim_tb" {  } { { "alu_sim_tb.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim_tb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_switch-behav " "Found design unit 1: alu_switch-behav" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286084 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_switch " "Found entity 1: alu_switch" {  } { { "alu_switch.vhd" "" { Text "I:/EE 310/altera/lab5/alu_switch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_sim.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu_sim.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sim " "Found entity 1: alu_sim" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490901286089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286089 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_sim " "Elaborating entity \"alu_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1490901286127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst " "Elaborating entity \"alu\" for hierarchy \"alu:inst\"" {  } { { "alu_sim.bdf" "inst" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 568 768 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490901286132 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_z alu.vhd(99) " "VHDL Process Statement warning at alu.vhd(99): signal \"temp_z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1490901286145 "|alu_sim_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "store_mem alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"store_mem\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901286145 "|alu_sim_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "load_pc alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"load_pc\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901286145 "|alu_sim_tb|alu:inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_z alu.vhd(21) " "VHDL Process Statement warning at alu.vhd(21): inferring latch(es) for signal or variable \"temp_z\", which holds its previous value in one or more paths through the process" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1490901286145 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[0\] alu.vhd(21) " "Inferred latch for \"temp_z\[0\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[1\] alu.vhd(21) " "Inferred latch for \"temp_z\[1\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[2\] alu.vhd(21) " "Inferred latch for \"temp_z\[2\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[3\] alu.vhd(21) " "Inferred latch for \"temp_z\[3\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[4\] alu.vhd(21) " "Inferred latch for \"temp_z\[4\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[5\] alu.vhd(21) " "Inferred latch for \"temp_z\[5\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[6\] alu.vhd(21) " "Inferred latch for \"temp_z\[6\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_z\[7\] alu.vhd(21) " "Inferred latch for \"temp_z\[7\]\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "load_pc alu.vhd(21) " "Inferred latch for \"load_pc\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "store_mem alu.vhd(21) " "Inferred latch for \"store_mem\" at alu.vhd(21)" {  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901286146 "|alu_sim_tb|alu:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|store_mem " "Latch alu:inst\|store_mem has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287166 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|load_pc " "Latch alu:inst\|load_pc has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[4\] " "Ports D and ENA on the latch are fed by the same signal opcode\[4\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287166 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287166 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[7\] " "Latch alu:inst\|temp_z\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287168 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[6\] " "Latch alu:inst\|temp_z\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287168 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[5\] " "Latch alu:inst\|temp_z\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287168 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[4\] " "Latch alu:inst\|temp_z\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287168 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[3\] " "Latch alu:inst\|temp_z\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287168 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[2\] " "Latch alu:inst\|temp_z\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287168 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287168 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[1\] " "Latch alu:inst\|temp_z\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287169 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:inst\|temp_z\[0\] " "Latch alu:inst\|temp_z\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA opcode\[3\] " "Ports D and ENA on the latch are fed by the same signal opcode\[3\]" {  } { { "alu_sim.bdf" "" { Schematic "I:/EE 310/altera/lab5/alu_sim.bdf" { { 240 328 528 256 "opcode\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1490901287169 ""}  } { { "alu.vhd" "" { Text "I:/EE 310/altera/lab5/alu.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1490901287169 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1490901287434 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1490901288197 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1490901288197 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "145 " "Implemented 145 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1490901288457 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1490901288457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "103 " "Implemented 103 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1490901288457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1490901288457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "962 " "Peak virtual memory: 962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490901288544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 12:14:48 2017 " "Processing ended: Thu Mar 30 12:14:48 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490901288544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490901288544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490901288544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490901288544 ""}
