Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec 10 22:00:41 2023
| Host         : athanasi-DESKTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file uart_system_timing_summary_routed.rpt -pb uart_system_timing_summary_routed.pb -rpx uart_system_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_system
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.051        0.000                      0                  325        0.153        0.000                      0                  325        3.000        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.051        0.000                      0                  220        0.153        0.000                      0                  220        3.000        0.000                       0                   131  
  clk_ssd         197.287        0.000                      0                    4        0.250        0.000                      0                    4       13.360        0.000                       0                     6  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            clk_ssd                  6.632        0.000                      0                    4        0.454        0.000                      0                    4  
**async_default**  sys_clk            sys_clk                  6.216        0.000                      0                   97        0.767        0.000                      0                   97  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.051ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.905ns  (logic 2.267ns (46.219%)  route 2.638ns (53.781%))
  Logic Levels:           7  (CARRY4=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/clk_IBUF_BUFG
    SLICE_X7Y92          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDPE (Prop_fdpe_C_Q)         0.419     5.745 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]/Q
                         net (fo=2, routed)           0.823     6.568    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_3_0[2]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.299     6.867 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_7/O
                         net (fo=1, routed)           0.680     7.547    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_3/O
                         net (fo=23, routed)          0.647     8.317    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[0]_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.441    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.991 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.105 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.105    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.439 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1/O[1]
                         net (fo=1, routed)           0.488     9.928    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__1_n_6
    SLICE_X1Y97          LUT6 (Prop_lut6_I3_O)        0.303    10.231 r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_i_1/O
                         net (fo=1, routed)           0.000    10.231    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR
    SLICE_X1Y97          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.606    15.029    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X1Y97          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.029    15.281    uart_transceiver_inst/uart_receiver/receive_module_inst/Rx_FERROR_reg
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -10.231    
  -------------------------------------------------------------------
                         slack                                  5.051    

Slack (MET) :             5.069ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.934ns  (logic 1.915ns (38.811%)  route 3.019ns (61.189%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  system_controller_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    system_controller_inst/counter_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.260 r  system_controller_inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.260    system_controller_inst/counter_reg[16]_i_1_n_6
    SLICE_X4Y93          FDPE                                         r  system_controller_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  system_controller_inst/counter_reg[17]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDPE (Setup_fdpe_C_D)        0.062    15.328    system_controller_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  5.069    

Slack (MET) :             5.090ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.913ns  (logic 1.894ns (38.550%)  route 3.019ns (61.450%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  system_controller_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    system_controller_inst/counter_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.239 r  system_controller_inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.239    system_controller_inst/counter_reg[16]_i_1_n_4
    SLICE_X4Y93          FDCE                                         r  system_controller_inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  system_controller_inst/counter_reg[19]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDCE (Setup_fdce_C_D)        0.062    15.328    system_controller_inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.239    
  -------------------------------------------------------------------
                         slack                                  5.090    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.839ns  (logic 1.820ns (37.610%)  route 3.019ns (62.390%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  system_controller_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    system_controller_inst/counter_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.165 r  system_controller_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.165    system_controller_inst/counter_reg[16]_i_1_n_5
    SLICE_X4Y93          FDPE                                         r  system_controller_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  system_controller_inst/counter_reg[18]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDPE (Setup_fdpe_C_D)        0.062    15.328    system_controller_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.165    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.180ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 1.804ns (37.403%)  route 3.019ns (62.597%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.926 r  system_controller_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.926    system_controller_inst/counter_reg[12]_i_1_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.149 r  system_controller_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.149    system_controller_inst/counter_reg[16]_i_1_n_7
    SLICE_X4Y93          FDPE                                         r  system_controller_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  system_controller_inst/counter_reg[16]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y93          FDPE (Setup_fdpe_C_D)        0.062    15.328    system_controller_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  5.180    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 1.801ns (37.364%)  route 3.019ns (62.636%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.146 r  system_controller_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.146    system_controller_inst/counter_reg[12]_i_1_n_6
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.602    15.025    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[13]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDPE (Setup_fdpe_C_D)        0.062    15.327    system_controller_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.799ns  (logic 1.780ns (37.090%)  route 3.019ns (62.910%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.125 r  system_controller_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.125    system_controller_inst/counter_reg[12]_i_1_n_4
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.602    15.025    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[15]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDPE (Setup_fdpe_C_D)        0.062    15.327    system_controller_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.254ns  (required time - arrival time)
  Source:                 uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 2.135ns (45.395%)  route 2.568ns (54.605%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/clk_IBUF_BUFG
    SLICE_X7Y92          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y92          FDPE (Prop_fdpe_C_Q)         0.419     5.745 r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[2]/Q
                         net (fo=2, routed)           0.823     6.568    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_3_0[2]
    SLICE_X6Y93          LUT5 (Prop_lut5_I2_O)        0.299     6.867 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_7/O
                         net (fo=1, routed)           0.680     7.547    uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_7_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I0_O)        0.124     7.671 r  uart_transceiver_inst/uart_transmitter_inst/transmit_module_inst/FSM_onehot_current_state[11]_i_3/O
                         net (fo=23, routed)          0.647     8.317    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[0]_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.124     8.441 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3/O
                         net (fo=1, routed)           0.000     8.441    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.991 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.991    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.304 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0/O[3]
                         net (fo=1, routed)           0.418     9.723    uart_transceiver_inst/uart_receiver/receive_module_inst/data0_carry__0_n_4
    SLICE_X0Y95          LUT6 (Prop_lut6_I3_O)        0.306    10.029 r  uart_transceiver_inst/uart_receiver/receive_module_inst/data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.029    uart_transceiver_inst/uart_receiver/receive_module_inst/data[7]
    SLICE_X0Y95          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X0Y95          FDCE (Setup_fdce_C_D)        0.032    15.283    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -10.029    
  -------------------------------------------------------------------
                         slack                                  5.254    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.725ns  (logic 1.706ns (36.105%)  route 3.019ns (63.895%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.051 r  system_controller_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.051    system_controller_inst/counter_reg[12]_i_1_n_5
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.602    15.025    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[14]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDPE (Setup_fdpe_C_D)        0.062    15.327    system_controller_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.051    
  -------------------------------------------------------------------
                         slack                                  5.277    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 system_controller_inst/counter_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 1.690ns (35.888%)  route 3.019ns (64.112%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.723     5.326    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y91          FDPE                                         r  system_controller_inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDPE (Prop_fdpe_C_Q)         0.456     5.782 f  system_controller_inst/counter_reg[9]/Q
                         net (fo=3, routed)           0.813     6.595    system_controller_inst/counter_reg[9]
    SLICE_X5Y89          LUT4 (Prop_lut4_I2_O)        0.124     6.719 r  system_controller_inst/FSM_onehot_current_state[10]_i_5/O
                         net (fo=1, routed)           0.779     7.498    system_controller_inst/FSM_onehot_current_state[10]_i_5_n_0
    SLICE_X5Y92          LUT5 (Prop_lut5_I4_O)        0.124     7.622 r  system_controller_inst/FSM_onehot_current_state[10]_i_3/O
                         net (fo=1, routed)           0.544     8.166    system_controller_inst/FSM_onehot_current_state[10]_i_3_n_0
    SLICE_X5Y90          LUT6 (Prop_lut6_I5_O)        0.124     8.290 r  system_controller_inst/FSM_onehot_current_state[10]_i_1__0/O
                         net (fo=51, routed)          0.883     9.173    system_controller_inst/FSM_onehot_current_state[10]_i_1__0_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I1_O)        0.124     9.297 r  system_controller_inst/counter[4]_i_6__1/O
                         net (fo=1, routed)           0.000     9.297    system_controller_inst/counter[4]_i_6__1_n_0
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.698 r  system_controller_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.698    system_controller_inst/counter_reg[4]_i_1_n_0
    SLICE_X4Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.812 r  system_controller_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.812    system_controller_inst/counter_reg[8]_i_1_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.035 r  system_controller_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.035    system_controller_inst/counter_reg[12]_i_1_n_7
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.602    15.025    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y92          FDPE                                         r  system_controller_inst/counter_reg[12]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDPE (Setup_fdpe_C_D)        0.062    15.327    system_controller_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.327    
                         arrival time                         -10.035    
  -------------------------------------------------------------------
                         slack                                  5.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.125%)  route 0.110ns (36.875%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.604     1.523    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X3Y95          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[3]/Q
                         net (fo=4, routed)           0.110     1.775    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[3]
    SLICE_X2Y95          LUT5 (Prop_lut5_I0_O)        0.048     1.823 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.823    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter0[4]
    SLICE_X2Y95          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]/C
                         clock pessimism             -0.505     1.536    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.133     1.669    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.822%)  route 0.136ns (49.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDPE                                         r  system_controller_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.136     1.799    system_controller_inst/Q[0]
    SLICE_X5Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[1]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.066     1.603    system_controller_inst/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.186%)  route 0.152ns (51.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDPE                                         r  system_controller_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDPE (Prop_fdpe_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=5, routed)           0.152     1.814    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/D[1]
    SLICE_X6Y93          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.874     2.039    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/clk_IBUF_BUFG
    SLICE_X6Y93          FDPE                                         r  uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[1]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y93          FDPE (Hold_fdpe_C_D)         0.059     1.597    uart_transceiver_inst/uart_transmitter_inst/transmitter_WR/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           0.156     1.818    system_controller_inst/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.042     1.860 r  system_controller_inst/FSM_onehot_current_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    system_controller_inst/FSM_onehot_current_state[3]_i_1__0_n_0
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDCE (Hold_fdce_C_D)         0.107     1.628    system_controller_inst/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[5]/Q
                         net (fo=2, routed)           0.156     1.818    system_controller_inst/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X5Y92          LUT4 (Prop_lut4_I1_O)        0.042     1.860 r  system_controller_inst/FSM_onehot_current_state[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.860    system_controller_inst/FSM_onehot_current_state[6]_i_1__0_n_0
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[6]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.107     1.628    system_controller_inst/FSM_onehot_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.648%)  route 0.141ns (52.352%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.128     1.649 r  system_controller_inst/FSM_onehot_current_state_reg[6]/Q
                         net (fo=5, routed)           0.141     1.790    system_controller_inst/FSM_onehot_current_state_reg_n_0_[6]
    SLICE_X5Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X5Y91          FDCE (Hold_fdce_C_D)         0.018     1.555    system_controller_inst/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.702%)  route 0.221ns (54.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.603     1.522    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X4Y95          FDSE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[0]/Q
                         net (fo=7, routed)           0.221     1.884    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg_n_0_[0]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.045     1.929 r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter[5]_i_3/O
                         net (fo=1, routed)           0.000     1.929    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter0[5]
    SLICE_X2Y95          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.877     2.042    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/clk_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121     1.683    uart_transceiver_inst/uart_receiver/receive_module_inst/receiver_baud_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[11]/Q
                         net (fo=2, routed)           0.154     1.816    system_controller_inst/FSM_onehot_current_state_reg_n_0_[11]
    SLICE_X7Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.861 r  system_controller_inst/FSM_onehot_current_state[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    system_controller_inst/FSM_onehot_current_state[11]_i_1__0_n_0
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDCE (Hold_fdce_C_D)         0.092     1.613    system_controller_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=2, routed)           0.156     1.818    system_controller_inst/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X7Y91          LUT4 (Prop_lut4_I3_O)        0.045     1.863 r  system_controller_inst/FSM_onehot_current_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    system_controller_inst/FSM_onehot_current_state[2]_i_1__0_n_0
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDCE (Hold_fdce_C_D)         0.091     1.612    system_controller_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 system_controller_inst/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  system_controller_inst/FSM_onehot_current_state_reg[5]/Q
                         net (fo=2, routed)           0.156     1.818    system_controller_inst/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X5Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.863 r  system_controller_inst/FSM_onehot_current_state[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.863    system_controller_inst/FSM_onehot_current_state[5]_i_1__0_n_0
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.873     2.038    system_controller_inst/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  system_controller_inst/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X5Y92          FDCE (Hold_fdce_C_D)         0.091     1.612    system_controller_inst/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X2Y88      clean_button/button_sync_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y90      clean_button/counter_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y90      clean_button/counter_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y90      clean_button/counter_reg[15]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y91      clean_button/counter_reg[16]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y91      clean_button/counter_reg[17]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y91      clean_button/counter_reg[18]/C
Min Period        n/a     FDSE/C             n/a            1.000         10.000      9.000      SLICE_X6Y91      clean_button/counter_reg[19]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X4Y93      system_controller_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X4Y93      system_controller_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         5.000       4.500      SLICE_X4Y93      system_controller_inst/counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X4Y93      system_controller_inst/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y93      uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y93      uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X3Y90      uart_transceiver_inst/uart_receiver/baud_controller_rx_inst/counter_reg[2]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y88      clean_button/button_sync_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X2Y88      clean_button/button_sync_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y90      clean_button/counter_reg[13]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y90      clean_button/counter_reg[13]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y90      clean_button/counter_reg[14]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y90      clean_button/counter_reg[14]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y90      clean_button/counter_reg[15]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         5.000       4.500      SLICE_X6Y90      clean_button/counter_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      197.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.287ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 0.670ns (29.200%)  route 1.624ns (70.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.805ns = ( 208.805 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDPE (Prop_fdpe_C_Q)         0.518     9.857 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.838    10.694    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y96          LUT2 (Prop_lut2_I1_O)        0.152    10.846 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.787    11.633    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[1]
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.602   208.805    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.508   209.312    
                         clock uncertainty           -0.138   209.175    
    SLICE_X2Y96          FDPE (Setup_fdpe_C_D)       -0.255   208.920    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.920    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                197.287    

Slack (MET) :             197.947ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.642ns (34.524%)  route 1.218ns (65.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDPE (Prop_fdpe_C_Q)         0.518     9.857 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.839    10.695    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I2_O)        0.124    10.819 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.379    11.198    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[2]
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.508   209.313    
                         clock uncertainty           -0.138   209.176    
    SLICE_X2Y98          FDPE (Setup_fdpe_C_D)       -0.031   209.145    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        209.145    
                         arrival time                         -11.198    
  -------------------------------------------------------------------
                         slack                                197.947    

Slack (MET) :             198.578ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.642ns (48.045%)  route 0.694ns (51.955%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.508ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDPE (Prop_fdpe_C_Q)         0.518     9.857 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/Q
                         net (fo=9, routed)           0.694    10.551    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[2]
    SLICE_X2Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.675 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.675    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[3]
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.508   209.313    
                         clock uncertainty           -0.138   209.176    
    SLICE_X2Y97          FDPE (Setup_fdpe_C_D)        0.077   209.253    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        209.253    
                         arrival time                         -10.675    
  -------------------------------------------------------------------
                         slack                                198.578    

Slack (MET) :             198.613ns  (required time - arrival time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        1.330ns  (logic 0.642ns (48.253%)  route 0.688ns (51.747%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    9.339ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.809     5.412    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.500 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           2.018     7.518    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.614 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.724     9.339    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDPE (Prop_fdpe_C_Q)         0.518     9.857 f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.688    10.545    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y97          LUT1 (Prop_lut1_I0_O)        0.124    10.669 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.669    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1_n_0
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.533   209.338    
                         clock uncertainty           -0.138   209.201    
    SLICE_X2Y97          FDPE (Setup_fdpe_C_D)        0.081   209.282    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        209.282    
                         arrival time                         -10.669    
  -------------------------------------------------------------------
                         slack                                198.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.064%)  route 0.178ns (45.936%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.602     2.869    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDPE (Prop_fdpe_C_Q)         0.164     3.033 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.178     3.211    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X2Y97          LUT4 (Prop_lut4_I2_O)        0.045     3.256 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.256    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[3]
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.834     2.886    
    SLICE_X2Y97          FDPE (Hold_fdpe_C_D)         0.120     3.006    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.006    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.209ns (44.900%)  route 0.256ns (55.100%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.870ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.603     2.870    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDPE (Prop_fdpe_C_Q)         0.164     3.034 f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/Q
                         net (fo=11, routed)          0.256     3.291    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[0]
    SLICE_X2Y97          LUT1 (Prop_lut1_I0_O)        0.045     3.336 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     3.336    FourDigitLEDdriver_inst/digit_driver_module_inst/counter[0]_i_1_n_0
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.850     2.870    
    SLICE_X2Y97          FDPE (Hold_fdpe_C_D)         0.121     2.991    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.991    
                         arrival time                           3.336    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.193%)  route 0.311ns (59.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.834ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.602     2.869    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDPE (Prop_fdpe_C_Q)         0.164     3.033 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.195     3.228    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.045     3.273 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.116     3.389    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[2]
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.834     2.886    
    SLICE_X2Y98          FDPE (Hold_fdpe_C_D)         0.059     2.945    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.389    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.207ns (26.693%)  route 0.568ns (73.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    2.869ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.624     1.544    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.594 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.648     2.242    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.268 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.602     2.869    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDPE (Prop_fdpe_C_Q)         0.164     3.033 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/Q
                         net (fo=10, routed)          0.199     3.232    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg__0[1]
    SLICE_X2Y96          LUT2 (Prop_lut2_I0_O)        0.043     3.275 r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.370     3.645    FourDigitLEDdriver_inst/digit_driver_module_inst/counter0__0[1]
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.875     3.720    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.850     2.869    
    SLICE_X2Y96          FDPE (Hold_fdpe_C_D)        -0.014     2.855    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.855    
                         arrival time                           3.645    
  -------------------------------------------------------------------
                         slack                                  0.789    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y96      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y98      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y98      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y96      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y98      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y96      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y96      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y96      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y98      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y98      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X2Y97      FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack        6.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.632ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.398ns  (logic 0.642ns (10.034%)  route 5.756ns (89.966%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 195.325 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722   195.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518   195.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936   196.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124   196.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         4.820   201.723    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y98          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X2Y98          FDPE (Recov_fdpe_C_PRE)     -0.361   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.723    
  -------------------------------------------------------------------
                         slack                                  6.632    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.260ns  (logic 0.642ns (10.256%)  route 5.618ns (89.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 195.325 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722   195.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518   195.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936   196.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124   196.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         4.682   201.584    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y97          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X2Y97          FDPE (Recov_fdpe_C_PRE)     -0.361   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.584    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.770ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.260ns  (logic 0.642ns (10.256%)  route 5.618ns (89.744%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.806ns = ( 208.806 - 200.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 195.325 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722   195.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518   195.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936   196.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124   196.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         4.682   201.584    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y97          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.603   208.806    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.180   208.986    
                         clock uncertainty           -0.270   208.716    
    SLICE_X2Y97          FDPE (Recov_fdpe_C_PRE)     -0.361   208.355    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        208.355    
                         arrival time                        -201.584    
  -------------------------------------------------------------------
                         slack                                  6.770    

Slack (MET) :             6.918ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_ssd rise@200.000ns - sys_clk rise@190.000ns)
  Data Path Delay:        6.111ns  (logic 0.642ns (10.505%)  route 5.469ns (89.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.660ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.805ns = ( 208.805 - 200.000 ) 
    Source Clock Delay      (SCD):    5.325ns = ( 195.325 - 190.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)  190.000   190.000 r  
    E3                                                0.000   190.000 r  clk (IN)
                         net (fo=0)                   0.000   190.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482   191.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025   193.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   193.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722   195.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518   195.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936   196.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124   196.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         4.534   201.436    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y96          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   203.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   203.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.683   205.105    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   205.188 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.923   207.111    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   207.202 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           1.602   208.805    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.180   208.985    
                         clock uncertainty           -0.270   208.715    
    SLICE_X2Y96          FDPE (Recov_fdpe_C_PRE)     -0.361   208.354    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        208.354    
                         arrival time                        -201.436    
  -------------------------------------------------------------------
                         slack                                  6.918    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.606ns  (logic 0.209ns (8.021%)  route 2.397ns (91.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.720ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         2.110     4.127    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y96          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.875     3.720    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y96          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.245     3.474    
                         clock uncertainty            0.270     3.744    
    SLICE_X2Y96          FDPE (Remov_fdpe_C_PRE)     -0.071     3.673    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.673    
                         arrival time                           4.127    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.831%)  route 2.460ns (92.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         2.173     4.190    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y97          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X2Y97          FDPE (Remov_fdpe_C_PRE)     -0.071     3.674    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.669ns  (logic 0.209ns (7.831%)  route 2.460ns (92.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         2.173     4.190    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y97          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y97          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X2Y97          FDPE (Remov_fdpe_C_PRE)     -0.071     3.674    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.209ns (7.677%)  route 2.513ns (92.323%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.721ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         2.226     4.244    FourDigitLEDdriver_inst/digit_driver_module_inst/reset_clean
    SLICE_X2Y98          FDPE                                         f  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.898     2.063    FourDigitLEDdriver_inst/clk_IBUF_BUFG
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.116 r  FourDigitLEDdriver_inst/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.700     2.816    FourDigitLEDdriver_inst/clk_ssd
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.845 r  FourDigitLEDdriver_inst/clk_ssd_BUFG_inst/O
                         net (fo=4, routed)           0.876     3.721    FourDigitLEDdriver_inst/digit_driver_module_inst/CLK
    SLICE_X2Y98          FDPE                                         r  FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.245     3.475    
                         clock uncertainty            0.270     3.745    
    SLICE_X2Y98          FDPE (Remov_fdpe_C_PRE)     -0.071     3.674    FourDigitLEDdriver_inst/digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.674    
                         arrival time                           4.244    
  -------------------------------------------------------------------
                         slack                                  0.570    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.216ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.767ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.216ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 0.642ns (19.330%)  route 2.679ns (80.670%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.743     8.646    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X3Y96          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y96          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[11]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.216    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.198%)  route 2.536ns (79.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.601     8.503    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X4Y96          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y96          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[10]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 0.642ns (20.198%)  route 2.536ns (79.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.601     8.503    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X4Y96          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y96          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[9]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.642ns (20.255%)  route 2.528ns (79.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.592     8.494    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y95          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.642ns (20.255%)  route 2.528ns (79.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.592     8.494    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y95          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.642ns (20.255%)  route 2.528ns (79.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.592     8.494    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y95          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.642ns (20.255%)  route 2.528ns (79.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.592     8.494    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X0Y95          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X0Y95          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y95          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    uart_transceiver_inst/uart_receiver/receive_module_inst/data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.642ns (21.271%)  route 2.376ns (78.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.440     8.343    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X4Y94          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[7]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.501ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.018ns  (logic 0.642ns (21.271%)  route 2.376ns (78.729%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.440     8.343    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X4Y94          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.603    15.026    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X4Y94          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.343    
  -------------------------------------------------------------------
                         slack                                  6.501    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 sync_reset/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.925ns  (logic 0.642ns (21.946%)  route 2.283ns (78.054%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.722     5.325    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.518     5.843 f  sync_reset/reset_sync_reg/Q
                         net (fo=1, routed)           0.936     6.779    sync_reset/reset_sync
    SLICE_X2Y88          LUT3 (Prop_lut3_I0_O)        0.124     6.903 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         1.347     8.250    uart_transceiver_inst/uart_receiver/receive_module_inst/reset_clean
    SLICE_X3Y94          FDCE                                         f  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.605    15.028    uart_transceiver_inst/uart_receiver/receive_module_inst/clk_IBUF_BUFG
    SLICE_X3Y94          FDCE                                         r  uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y94          FDCE (Recov_fdce_C_CLR)     -0.405    14.862    uart_transceiver_inst/uart_receiver/receive_module_inst/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -8.250    
  -------------------------------------------------------------------
                         slack                                  6.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.507%)  route 0.499ns (70.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.212     2.230    system_controller_inst/reset_clean
    SLICE_X4Y89          FDPE                                         f  system_controller_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDPE                                         r  system_controller_inst/counter_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y89          FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    system_controller_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.507%)  route 0.499ns (70.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.212     2.230    system_controller_inst/reset_clean
    SLICE_X4Y89          FDPE                                         f  system_controller_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDPE                                         r  system_controller_inst/counter_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y89          FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    system_controller_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.507%)  route 0.499ns (70.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.212     2.230    system_controller_inst/reset_clean
    SLICE_X4Y89          FDPE                                         f  system_controller_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDPE                                         r  system_controller_inst/counter_reg[2]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y89          FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    system_controller_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.767ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_controller_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.209ns (29.507%)  route 0.499ns (70.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.212     2.230    system_controller_inst/reset_clean
    SLICE_X4Y89          FDPE                                         f  system_controller_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.872     2.037    system_controller_inst/clk_IBUF_BUFG
    SLICE_X4Y89          FDPE                                         r  system_controller_inst/counter_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y89          FDPE (Remov_fdpe_C_PRE)     -0.095     1.462    system_controller_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.462    
                         arrival time                           2.230    
  -------------------------------------------------------------------
                         slack                                  0.767    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.869%)  route 0.515ns (71.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.228     2.245    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/reset_clean
    SLICE_X2Y89          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.869%)  route 0.515ns (71.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.228     2.245    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/reset_clean
    SLICE_X2Y89          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[1]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.869%)  route 0.515ns (71.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.228     2.245    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/reset_clean
    SLICE_X2Y89          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.775ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.209ns (28.869%)  route 0.515ns (71.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.228     2.245    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/reset_clean
    SLICE_X2Y89          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[3]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X2Y89          FDCE (Remov_fdce_C_CLR)     -0.067     1.470    uart_transceiver_inst/uart_transmitter_inst/baud_controller_tx_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.470    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.205     2.223    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/reset_clean
    SLICE_X0Y89          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (arrival time - required time)
  Source:                 sync_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.209ns (29.804%)  route 0.492ns (70.196%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.602     1.521    sync_reset/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  sync_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.164     1.685 f  sync_reset/temp_reg/Q
                         net (fo=2, routed)           0.287     1.972    sync_reset/temp
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     2.017 f  sync_reset/FSM_onehot_current_state[11]_i_2__0/O
                         net (fo=101, routed)         0.205     2.223    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/reset_clean
    SLICE_X0Y89          FDCE                                         f  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.875     2.040    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/clk_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]/C
                         clock pessimism             -0.502     1.537    
    SLICE_X0Y89          FDCE (Remov_fdce_C_CLR)     -0.092     1.445    uart_transceiver_inst/uart_transmitter_inst/trasmitter_baud_inst/sample_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.445    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.777    





