<pragmas>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="69" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE2st"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="71" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE9layer_idx"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="75" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE12attn_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="77" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE9attn_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="79" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE15attn_group_done"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="83" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14concat_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="85" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE15outproj_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="87" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14resid0_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="89" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11ln0_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="92" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE9ffn_stage"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="94" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11ffn_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="96" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14resid1_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="98" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE11ln1_started"/>
<pragma file="/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp" line="100" pragmaType="reset" parentfunction="scheduler_hls" off="0" variable="_ZZ13scheduler_hlsbbRjRbS0_bbS0_bS0_RiS1_S1_S1_bbbbbS0_S1_S0_S1_bS0_bS0_R10SchedStateE14stream_started"/>
</pragmas>
