{"index": 930, "svad": "This property verifies that the signal `subtra_shift_nonzero` correctly reflects whether any bit in `subtra_shift[54:0]` is non-zero. \n\nOn every positive edge of the clock signal `clk`, unless the active-high reset signal `rst` is asserted, the following is checked:  \nIf at least one bit in `subtra_shift[54:0]` is high (i.e., the logical OR of these bits is 1), then `subtra_shift_nonzero` must be set to the same value as the logical OR of `subtra_shift[54:0]` (which is 1).  \nIn other words, whenever `subtra_shift[54:0]` is non-zero, `subtra_shift_nonzero` must be asserted to 1.", "reference_sva": "property p_subtra_shift_nonzero_assignment;\n    @(posedge clk) disable iff (rst)\n        (|subtra_shift[54:0] == 1) |-> subtra_shift_nonzero == (|subtra_shift[54:0]);\nendproperty\nassert_p_subtra_shift_nonzero_assignment: assert property (p_subtra_shift_nonzero_assignment) else $error(\"Assertion failed: subtra_shift_nonzero does not reflect the non-zero state of subtra_shift[54:0]\");", "generated_sva": "property subtra_shift_nonzero_check;\n  @(posedge clk) disable iff (rst)\n  (|subtra_shift[54:0]) |-> (subtra_shift_nonzero == 1'b1);\nendproperty\n\nassert property (subtra_shift_nonzero_check);", "relationship": "equivalent", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_subtra_shift_nonzero_assignment\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `subtra_shift`, `subtra_shift_nonzero`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clk` (posedge)\n    * Reset Signal: `rst` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `(|subtra_shift[54:0] == 1)`\n    * Response condition: `subtra_shift_nonzero == (|subtra_shift[54:0])`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `(|subtra_shift[54:0] == 1)`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `subtra_shift_nonzero == (|subtra_shift[54:0])`\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (rst)`\n    * Property is disabled when reset `rst` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clk) (|subtra_shift[54:0] == 1) |-> subtra_shift_nonzero == (|subtra_shift[54:0])`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_subtra_shift_nonzero_assignment;\n    @(posedge clk) disable iff (rst)\n        (|subtra_shift[54:0] == 1) |-> subtra_shift_nonzero == (|subtra_shift[54:0]);\nendproperty\nassert_p_subtra_shift_nonzero_assignment: assert property (p_subtra_shift_nonzero_assignment) else $error(\"Assertion failed: subtra_shift_nonzero does not reflect the non-zero state of subtra_shift[54:0]\");\n```\n\n**Summary:**\nProperty `p_subtra_shift_nonzero_assignment` uses overlapping implication synchronized to `clk`.", "error_message": null, "generation_time": 2.07729434967041, "verification_time": 0.02567148208618164, "from_cache": false}