# Reading D:/QUARTUS/modelsim_ase/tcl/vsim/pref.tcl
# do decod4x16_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QUARTUS/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16 {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16/decod4x16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:26 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16/decod4x16.v 
# -- Compiling module decod4x16
# 
# Top level modules:
# 	decod4x16
# End time: 01:58:26 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16 {C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16/decod4x16_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:58:26 on Dec 20,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16" C:/Users/denis/OneDrive/Desktop/lab_work/QuartusFPGA/decod4x16/decod4x16_tb.v 
# -- Compiling module decod4x16_tb
# 
# Top level modules:
# 	decod4x16_tb
# End time: 01:58:26 on Dec 20,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  decod4x16_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" decod4x16_tb 
# Start time: 01:58:26 on Dec 20,2023
# Loading work.decod4x16_tb
# Loading work.decod4x16
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# en=0 in=0x0 out=0x0
# en=0 in=0x1 out=0x0
# en=0 in=0x2 out=0x0
# en=0 in=0x3 out=0x0
# en=0 in=0x4 out=0x0
# en=0 in=0x5 out=0x0
# en=0 in=0x6 out=0x0
# en=0 in=0x7 out=0x0
# en=0 in=0x8 out=0x0
# en=0 in=0x9 out=0x0
# en=0 in=0xa out=0x0
# en=0 in=0xb out=0x0
# en=0 in=0xc out=0x0
# en=0 in=0xd out=0x0
# en=0 in=0xe out=0x0
# en=0 in=0xf out=0x0
# en=1 in=0x0 out=0x1
# en=1 in=0x1 out=0x2
# en=1 in=0x2 out=0x4
# en=1 in=0x3 out=0x8
# en=1 in=0x4 out=0x10
# en=1 in=0x5 out=0x20
# en=1 in=0x6 out=0x40
# en=1 in=0x7 out=0x80
# en=1 in=0x8 out=0x100
# en=1 in=0x9 out=0x200
# en=1 in=0xa out=0x400
# en=1 in=0xb out=0x800
# en=1 in=0xc out=0x1000
# en=1 in=0xd out=0x2000
# en=1 in=0xe out=0x4000
# en=1 in=0xf out=0x8000
# End time: 02:00:49 on Dec 20,2023, Elapsed time: 0:02:23
# Errors: 0, Warnings: 0
