Flow report for FPGA-NES
Sun Apr 30 18:40:26 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Sun Apr 30 18:40:26 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; FPGA-NES                                    ;
; Top-level Entity Name              ; toplevel                                    ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DCF484C7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 16,083                                      ;
;     Total combinational functions  ; 10,011                                      ;
;     Dedicated logic registers      ; 8,723                                       ;
; Total registers                    ; 8723                                        ;
; Total pins                         ; 141                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 755,208                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 4                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/30/2023 18:39:38 ;
; Main task         ; Compilation         ;
; Revision Name     ; FPGA-NES            ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+------------------+
; Assignment Name                                   ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Default Value ; Entity Name  ; Section Id       ;
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+------------------+
; COMPILER_SIGNATURE_ID                             ; 96830613240568.168289797834736                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; --               ;
; CYCLONEII_OPTIMIZATION_TECHNIQUE                  ; Speed                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Balanced      ; --           ; --               ;
; EDA_DESIGN_INSTANCE_NAME                          ; NA                                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; ppu_testbench    ;
; EDA_DESIGN_INSTANCE_NAME                          ; NA                                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; testbench        ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH              ; ppu_testbench                                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; eda_simulation   ;
; EDA_OUTPUT_DATA_FORMAT                            ; Systemverilog Hdl                                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --           ; eda_simulation   ;
; EDA_SIMULATION_TOOL                               ; ModelSim-Altera (SystemVerilog)                                                                                                                                                                                                                                                                                                                                                                                                       ; <None>        ; --           ; --               ;
; EDA_TEST_BENCH_ENABLE_STATUS                      ; TEST_BENCH_MODE                                                                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --           ; eda_simulation   ;
; EDA_TEST_BENCH_FILE                               ; ppu-testbench.sv                                                                                                                                                                                                                                                                                                                                                                                                                      ; --            ; --           ; ppu_testbench    ;
; EDA_TEST_BENCH_FILE                               ; testbench.sv                                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --           ; testbench        ;
; EDA_TEST_BENCH_MODULE_NAME                        ; ppu_testbench                                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; ppu_testbench    ;
; EDA_TEST_BENCH_MODULE_NAME                        ; testbench                                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --           ; testbench        ;
; EDA_TEST_BENCH_NAME                               ; testbench                                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --           ; eda_simulation   ;
; EDA_TEST_BENCH_NAME                               ; ppu_testbench                                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; eda_simulation   ;
; EDA_TIME_SCALE                                    ; 1 ps                                                                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --           ; eda_simulation   ;
; ENABLE_SIGNALTAP                                  ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; --               ;
; FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION        ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                                ; Automatically ; --           ; --               ;
; MAX_CORE_JUNCTION_TEMP                            ; 85                                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; --               ;
; MIN_CORE_JUNCTION_TEMP                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --           ; --               ;
; MISC_FILE                                         ; toplevel_soc/synthesis/../toplevel_soc.cmp                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --           ; --               ;
; MISC_FILE                                         ; toplevel_soc/synthesis/../../toplevel_soc.qsys                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; --               ;
; MISC_FILE                                         ; main_clkgen_bb.v                                                                                                                                                                                                                                                                                                                                                                                                                      ; --            ; --           ; --               ;
; MISC_FILE                                         ; main_clkgen.ppf                                                                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --           ; --               ;
; MISC_FILE                                         ; nes_clkgen_bb.v                                                                                                                                                                                                                                                                                                                                                                                                                       ; --            ; --           ; --               ;
; MISC_FILE                                         ; nes_clkgen.ppf                                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; --               ;
; MISC_FILE                                         ; idiot_pll_bb.v                                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; --               ;
; MISC_FILE                                         ; idiot_pll.ppf                                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; --               ;
; MISC_FILE                                         ; vga_pll_bb.v                                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --           ; --               ;
; MISC_FILE                                         ; vga_pll.ppf                                                                                                                                                                                                                                                                                                                                                                                                                           ; --            ; --           ; --               ;
; OPTIMIZATION_MODE                                 ; High Power Effort                                                                                                                                                                                                                                                                                                                                                                                                                     ; Balanced      ; --           ; --               ;
; PARTITION_COLOR                                   ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; toplevel     ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL               ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; toplevel     ; Top              ;
; PARTITION_NETLIST_TYPE                            ; -- (Not supported for targeted family)                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; toplevel     ; Top              ;
; PHYSICAL_SYNTHESIS_ASYNCHRONOUS_SIGNAL_PIPELINING ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Off           ; --           ; --               ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC                    ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Off           ; --           ; --               ;
; PHYSICAL_SYNTHESIS_REGISTER_DUPLICATION           ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Off           ; --           ; --               ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING              ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Off           ; --           ; --               ;
; POWER_BOARD_THERMAL_MODEL                         ; None (CONSERVATIVE)                                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --           ; --               ;
; POWER_PRESET_COOLING_SOLUTION                     ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --           ; --               ;
; PROJECT_OUTPUT_DIRECTORY                          ; output_files                                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --           ; --               ;
; QII_AUTO_PACKED_REGISTERS                         ; Normal                                                                                                                                                                                                                                                                                                                                                                                                                                ; Auto          ; --           ; --               ;
; ROUTER_CLOCKING_TOPOLOGY_ANALYSIS                 ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Off           ; --           ; --               ;
; ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION      ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Auto          ; --           ; --               ;
; ROUTER_TIMING_OPTIMIZATION_LEVEL                  ; MAXIMUM                                                                                                                                                                                                                                                                                                                                                                                                                               ; Normal        ; --           ; --               ;
; SLD_FILE                                          ; toplevel_soc/synthesis/toplevel_soc.regmap                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --           ; --               ;
; SLD_FILE                                          ; toplevel_soc/synthesis/toplevel_soc.debuginfo                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; --               ;
; SLD_FILE                                          ; db/signaltap_auto_stripped.stp                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; --               ;
; SLD_INFO                                          ; QSYS_NAME toplevel_soc HAS_SOPCINFO 1 GENERATION_ID 1682321319                                                                                                                                                                                                                                                                                                                                                                        ; --            ; toplevel_soc ; --               ;
; SLD_NODE_CREATOR_ID                               ; 110                                                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                              ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                                                                                                                                                                                                                                                                               ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_NODE_INFO=805334528                                                                                                                                                                                                                                                                                                                                                                                                               ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                                                                                                                                                                                                                                                                                            ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STATE_BITS=11                                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_INCREMENTAL_ROUTING=1                                                                                                                                                                                                                                                                                                                                                                                                             ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_LEVEL=1                                                                                                                                                                                                                                                                                                                                                                                                                   ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                                                                                                                                                                                                                                                                              ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_RAM_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_COUNTER_PIPELINE=0                                                                                                                                                                                                                                                                                                                                                                                                                ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                                                                                                                                                                                                                                                                                          ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_SEGMENT_SIZE=1024                                                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_SAMPLE_DEPTH=1024                                                                                                                                                                                                                                                                                                                                                                                                                 ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_DATA_BITS=126                                                                                                                                                                                                                                                                                                                                                                                                                     ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_TRIGGER_BITS=126                                                                                                                                                                                                                                                                                                                                                                                                                  ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_STORAGE_QUALIFIER_BITS=126                                                                                                                                                                                                                                                                                                                                                                                                        ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_INVERSION_MASK=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --           ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT                     ; SLD_INVERSION_MASK_LENGTH=402                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; auto_signaltap_0 ;
; SMART_RECOMPILE                                   ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Off           ; --           ; --               ;
; SOPCINFO_FILE                                     ; toplevel_soc/synthesis/../../toplevel_soc.sopcinfo                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; --               ;
; SYNTHESIS_ONLY_QIP                                ; On                                                                                                                                                                                                                                                                                                                                                                                                                                    ; --            ; --           ; --               ;
; TOP_LEVEL_ENTITY                                  ; toplevel                                                                                                                                                                                                                                                                                                                                                                                                                              ; FPGA-NES      ; --           ; --               ;
; USE_SIGNALTAP_FILE                                ; signaltap.stp                                                                                                                                                                                                                                                                                                                                                                                                                         ; --            ; --           ; --               ;
+---------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:45     ; 1.0                     ; 5178 MB             ; 00:00:20                           ;
; Total                ; 00:00:45     ; --                      ; --                  ; 00:00:20                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; XROUTHPC-2023    ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off FPGA-NES -c FPGA-NES



