@verdi rc file Version 1.0
[General]
saveDB = TRUE
relativePath = FALSE
saveSingleView = FALSE
saveNWaveWinId = 
VerdiVersion = Verdi_O-2018.09-SP2
[KeyNote]
Line1 = Automatic Backup 0
Line2 = Save Open Database Information: Yes
Line3 = Path Option: Absolute Paths
Line4 = Windows Option: All Windows
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
Console = FALSE
powerDumped = 0
[hb]
postSimFile = /home/host/Project/design_project/cpu/script/top.fsdb
syncTime = 22090
viewport = 0 27 2560 1337 0 0 161 898
activeNode = "top_tb.u_top.u_processor.debug_regfile"
activeScope = "top_tb.u_top.u_processor.debug_regfile"
activeFile = "/home/host/Project/design_project/cpu/core/scalar/register_file.sv"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 21
baMode = False
srcLineNum = True
AutoWrap = True
IdentifyFalseLogic = False
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
powerAwareAnnot = True
amsAnnot = True
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "top_tb.u_top.u_processor.debug_regfile"
multipleSelection = 1 27 15 0 0
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.design]
importCmd = "-sverilog" "+incdir+/home/host/Project/design_project/cpu/include" "/home/host/Project/design_project/cpu/include/struct.svh" "/home/host/Project/design_project/cpu/include/enum.svh" "/home/host/Project/design_project/cpu/include/csr_defines.svh" "/home/h\
ost/Project/design_project/cpu/include/defines.svh" "/home/host/Project/design_project/cpu/core/rv32im_vector.sv" "/home/host/Project/design_project/cpu/core/scalar/alu.sv" "/home/host/Project/design_project/cpu/core/scalar/bru.sv" "/home/host/Project/desi\
gn_project/cpu/core/scalar/btb.sv" "/home/host/Project/design_project/cpu/core/scalar/csr_registers.sv" "/home/host/Project/design_project/cpu/core/scalar/csr.sv" "/home/host/Project/design_project/cpu/core/scalar/ex.sv" "/home/host/Project/design_project/\
cpu/core/scalar/processor_top.sv" "/home/host/Project/design_project/cpu/core/scalar/ras.sv" "/home/host/Project/design_project/cpu/core/scalar/rat.sv" "/home/host/Project/design_project/cpu/core/scalar/register_file.sv" "/home/host/Project/design_project/\
cpu/core/scalar/rob.sv" "/home/host/Project/design_project/cpu/core/scalar/rr.sv" "/home/host/Project/design_project/cpu/core/scalar/decoder_full.sv" "/home/host/Project/design_project/cpu/core/scalar/decoder.sv" "/home/host/Project/design_project/cpu/core\
/scalar/division.sv" "/home/host/Project/design_project/cpu/core/scalar/flush_controller.sv" "/home/host/Project/design_project/cpu/core/scalar/free_list.sv" "/home/host/Project/design_project/cpu/core/scalar/gshare.sv" "/home/host/Project/design_project/c\
pu/core/scalar/ibuffer.sv" "/home/host/Project/design_project/cpu/core/scalar/idecode.sv" "/home/host/Project/design_project/cpu/core/scalar/ifetch.sv" "/home/host/Project/design_project/cpu/core/scalar/issue.sv" "/home/host/Project/design_project/cpu/core\
/scalar/lsu.sv" "/home/host/Project/design_project/cpu/core/scalar/multiply.sv" "/home/host/Project/design_project/cpu/core/scalar/predictor.sv" "/home/host/Project/design_project/cpu/core/general/and_or_mux.sv" "/home/host/Project/design_project/cpu/core/\
general/fifo_dual_ported.sv" "/home/host/Project/design_project/cpu/core/general/fifo_overflow.sv" "/home/host/Project/design_project/cpu/core/general/fifo.sv" "/home/host/Project/design_project/cpu/core/general/pipe_reg.sv" "/home/host/Project/design_proj\
ect/cpu/core/general/sram.sv" "/home/host/Project/design_project/cpu/core/general/arbiter.sv" "/home/host/Project/design_project/cpu/core/cache/data_cache.sv" "/home/host/Project/design_project/cpu/core/cache/data_operation.sv" "/home/host/Project/design_p\
roject/cpu/core/cache/icache.sv" "/home/host/Project/design_project/cpu/core/cache/onehot_detect.sv" "/home/host/Project/design_project/cpu/core/cache/wait_buffer.sv" "/home/host/Project/design_project/cpu/core/cache/ld_st_buffer.sv" "/home/host/Project/de\
sign_project/cpu/core/cache/lru.sv" "/home/host/Project/design_project/cpu/core/cache/lru2.sv" "/home/host/Project/design_project/cpu/core/cache/lrumore.sv" "/home/host/Project/design_project/cpu/core/cache/vld_st_buffer.sv" "/home/host/Project/design_proj\
ect/cpu/core/cache/vdata_operation.sv" "/home/host/Project/design_project/cpu/core/vector/valu.sv" "/home/host/Project/design_project/cpu/core/vector/vector_top.sv" "/home/host/Project/design_project/cpu/core/vector/vex_pipe.sv" "/home/host/Project/design_\
project/cpu/core/vector/vex.sv" "/home/host/Project/design_project/cpu/core/vector/vrf.sv" "/home/host/Project/design_project/cpu/core/vector/vmu_ld_eng.sv" "/home/host/Project/design_project/cpu/core/vector/vmu.sv" "/home/host/Project/design_project/cpu/c\
ore/vector/vis.sv" "/home/host/Project/design_project/cpu/core/vector/vmu_st_eng.sv" "/home/host/Project/design_project/cpu/core/perip/main_memory.sv" "/home/host/Project/design_project/cpu/tb/performance.sv" 
invokeDir = /home/host/Project/design_project/cpu/script
[hb.sourceTab.1]
scope = top_tb.u_top.u_processor.debug_regfile
File = /home/host/Project/design_project/cpu/core/scalar/register_file.sv
Line = 22
[nMemoryManager]
WaveformFile = /home/host/Project/design_project/cpu/script/top.fsdb
UserActionNum = 0
nMemWindowNum = 0
[wave.0]
viewPort = 0 38 2560 526 388 133
primaryWindow = TRUE
SessionFile = /home/host/Project/design_project/cpu/script/verdiLog/novas_autosave.ses.wave.0
displayGrid = FALSE
hierarchicalName = FALSE
snap = TRUE
displayLeadingZeros = FALSE
fixDelta = FALSE
displayCursorMarker = FALSE
autoUpdate = FALSE
highlightGlitchs = FALSE
waveformSyncCursorMarker = FALSE
waveformSyncHorizontalRange = FALSE
waveformSyncVerticalscroll = FALSE
displayErrors = TRUE
displayMsgSymbols = TRUE
showMsgDescriptions = TRUE
autoFit = FALSE
displayDeltaY = FALSE
centerCursor = FALSE
