{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748660409367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748660409367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 31 10:00:09 2025 " "Processing started: Sat May 31 10:00:09 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748660409367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660409367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off IP_LCD_timer_counter -c IP_LCD_timer_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660409367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748660409463 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748660409463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_STEP init_step IP_LCD_timer_counter.sv(382) " "Verilog HDL Declaration information at IP_LCD_timer_counter.sv(382): object \"INIT_STEP\" differs only in case from object \"init_step\" in the same scope" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 382 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1748660414716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP_LCD_timer_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP_LCD_timer_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IP_LCD_timer_counter " "Found entity 1: IP_LCD_timer_counter" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748660414718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660414718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(316) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(316): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 316 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748660414718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(377) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(377): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 377 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748660414718 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "IP_LCD_timer_counter IP_LCD_timer_counter.sv(393) " "Verilog HDL Parameter Declaration warning at IP_LCD_timer_counter.sv(393): Parameter Declaration in module \"IP_LCD_timer_counter\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 393 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1748660414718 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IP_LCD_timer_counter " "Elaborating entity \"IP_LCD_timer_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748660414743 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 IP_LCD_timer_counter.sv(395) " "Verilog HDL assignment warning at IP_LCD_timer_counter.sv(395): truncated value with size 32 to match size of target (9)" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748660414744 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(546) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(546): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 546 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660414746 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(643) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(643): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 643 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660414749 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(699) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(699): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 699 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660414749 "|IP_LCD_timer_counter"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IP_LCD_timer_counter.sv(723) " "Verilog HDL Case Statement information at IP_LCD_timer_counter.sv(723): all case item expressions in this case statement are onehot" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 723 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1748660414749 "|IP_LCD_timer_counter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_LCD_RW GND " "Pin \"o_LCD_RW\" is stuck at GND" {  } { { "IP_LCD_timer_counter.sv" "" { Text "/home/noname_lnin/Documents/project_tiny/LCD_IP/04_synth/Timer_counter/IP_LCD_timer_counter.sv" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1748660415158 "|IP_LCD_timer_counter|o_LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1748660415158 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1748660415222 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "36 " "36 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1748660415489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1748660415553 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748660415553 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "198 " "Implemented 198 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1748660415579 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1748660415579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "168 " "Implemented 168 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1748660415579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1748660415579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748660415583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 31 10:00:15 2025 " "Processing ended: Sat May 31 10:00:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748660415583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748660415583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748660415583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748660415583 ""}
