{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1604430068705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1604430068705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 03 16:01:08 2020 " "Processing started: Tue Nov 03 16:01:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1604430068705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430068705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula14 -c Aula14" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430068705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1604430069214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControle-arch_name " "Found design unit 1: UnidadeControle-arch_name" {  } { { "UnidadeControle.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/UnidadeControle.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078072 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078074 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078076 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/ROMMIPS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078078 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078080 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rammips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rammips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078082 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078083 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxodados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxodados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FluxoDados-arch_name " "Found design unit 1: FluxoDados-arch_name" {  } { { "FluxoDados.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078085 ""} { "Info" "ISGN_ENTITY_NAME" "1 FluxoDados " "Found entity 1: FluxoDados" {  } { { "FluxoDados.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078087 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078089 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula14.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula14-arch_name " "Found design unit 1: Aula14-arch_name" {  } { { "Aula14.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078090 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula14 " "Found entity 1: Aula14" {  } { { "Aula14.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1604430078090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430078090 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula14 " "Elaborating entity \"Aula14\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1604430078134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FluxoDados FluxoDados:FD " "Elaborating entity \"FluxoDados\" for hierarchy \"FluxoDados:FD\"" {  } { { "Aula14.vhd" "FD" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante FluxoDados:FD\|somaConstante:PCIncremento " "Elaborating entity \"somaConstante\" for hierarchy \"FluxoDados:FD\|somaConstante:PCIncremento\"" {  } { { "FluxoDados.vhd" "PCIncremento" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico FluxoDados:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"FluxoDados:FD\|registradorGenerico:PC\"" {  } { { "FluxoDados.vhd" "PC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS FluxoDados:FD\|ROMMIPS:ROM " "Elaborating entity \"ROMMIPS\" for hierarchy \"FluxoDados:FD\|ROMMIPS:ROM\"" {  } { { "FluxoDados.vhd" "ROM" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078206 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(17) " "VHDL Signal Declaration warning at ROMMIPS.vhd(17): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/ROMMIPS.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604430078206 "|FluxoDados|ROMMIPS:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 FluxoDados:FD\|muxGenerico2x1:muxRomBanco " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"FluxoDados:FD\|muxGenerico2x1:muxRomBanco\"" {  } { { "FluxoDados.vhd" "muxRomBanco" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores FluxoDados:FD\|bancoRegistradores:bancoReg " "Elaborating entity \"bancoRegistradores\" for hierarchy \"FluxoDados:FD\|bancoRegistradores:bancoReg\"" {  } { { "FluxoDados.vhd" "bancoReg" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico FluxoDados:FD\|estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"FluxoDados:FD\|estendeSinalGenerico:estendeSinal\"" {  } { { "FluxoDados.vhd" "estendeSinal" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 FluxoDados:FD\|muxGenerico2x1:muxBancoULA " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"FluxoDados:FD\|muxGenerico2x1:muxBancoULA\"" {  } { { "FluxoDados.vhd" "muxBancoULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA FluxoDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"FluxoDados:FD\|ULA:ULA\"" {  } { { "FluxoDados.vhd" "ULA" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle FluxoDados:FD\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"FluxoDados:FD\|UnidadeControle:UC\"" {  } { { "FluxoDados.vhd" "UC" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/FluxoDados.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS RAMMIPS:RAM " "Elaborating entity \"RAMMIPS\" for hierarchy \"RAMMIPS:RAM\"" {  } { { "Aula14.vhd" "RAM" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430078219 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RAMMIPS:RAM\|memRAM " "RAM logic \"RAMMIPS:RAM\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604430078565 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "RAM logic \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradores.vhd" "registrador" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/bancoRegistradores.vhd" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1604430078565 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "FluxoDados:FD\|ROMMIPS:ROM\|memROM " "RAM logic \"FluxoDados:FD\|ROMMIPS:ROM\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/ROMMIPS.vhd" 17 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1604430078565 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1604430078565 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[0\] outDadoLido\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"outDadoLido\[0\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[1\] outDadoLido\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"outDadoLido\[1\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[2\] outDadoLido\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"outDadoLido\[2\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[3\] outDadoLido\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"outDadoLido\[3\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[4\] outDadoLido\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"outDadoLido\[4\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[5\] outDadoLido\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"outDadoLido\[5\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[6\] outDadoLido\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"outDadoLido\[6\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[7\] outDadoLido\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"outDadoLido\[7\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[8\] outDadoLido\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"outDadoLido\[8\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[9\] outDadoLido\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"outDadoLido\[9\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[10\] outDadoLido\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"outDadoLido\[10\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[11\] outDadoLido\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"outDadoLido\[11\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[12\] outDadoLido\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"outDadoLido\[12\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[13\] outDadoLido\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"outDadoLido\[13\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[14\] outDadoLido\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"outDadoLido\[14\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[15\] outDadoLido\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"outDadoLido\[15\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[16\] outDadoLido\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"outDadoLido\[16\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[17\] outDadoLido\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"outDadoLido\[17\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[18\] outDadoLido\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"outDadoLido\[18\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[19\] outDadoLido\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"outDadoLido\[19\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[20\] outDadoLido\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"outDadoLido\[20\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[21\] outDadoLido\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"outDadoLido\[21\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[22\] outDadoLido\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"outDadoLido\[22\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[23\] outDadoLido\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"outDadoLido\[23\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[24\] outDadoLido\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"outDadoLido\[24\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[25\] outDadoLido\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"outDadoLido\[25\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[26\] outDadoLido\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"outDadoLido\[26\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[27\] outDadoLido\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"outDadoLido\[27\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[28\] outDadoLido\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"outDadoLido\[28\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[29\] outDadoLido\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"outDadoLido\[29\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[30\] outDadoLido\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"outDadoLido\[30\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "RAMMIPS:RAM\|Dado_out\[31\] outDadoLido\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"outDadoLido\[31\]\" into a wire" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1604430079402 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1604430079402 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[0\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[0\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[1\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[1\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[2\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[2\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[3\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[3\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[4\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[4\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[5\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[5\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[6\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[6\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[7\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[7\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[8\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[8\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[9\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[9\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[10\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[10\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[11\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[11\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[12\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[12\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[13\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[13\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[14\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[14\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[15\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[15\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[16\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[16\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[17\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[17\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[18\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[18\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[19\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[19\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[20\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[20\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[21\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[21\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[22\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[22\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[23\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[23\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[24\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[24\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[25\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[25\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[26\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[26\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[27\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[27\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[28\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[28\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[29\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[29\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[30\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[30\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "RAMMIPS:RAM\|Dado_out\[31\] FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador " "Converted the fan-out from the tri-state buffer \"RAMMIPS:RAM\|Dado_out\[31\]\" to the node \"FluxoDados:FD\|bancoRegistradores:bancoReg\|registrador\" into an OR gate" {  } { { "RAMMIPS.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/RAMMIPS.vhd" 13 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1604430079403 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1604430079403 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[0\] GND " "Pin \"outPC\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604430079850 "|Aula14|outPC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[1\] GND " "Pin \"outPC\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604430079850 "|Aula14|outPC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeSaidaMux\[0\] GND " "Pin \"testeSaidaMux\[0\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604430079850 "|Aula14|testeSaidaMux[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "testeSaidaMux\[1\] GND " "Pin \"testeSaidaMux\[1\]\" is stuck at GND" {  } { { "Aula14.vhd" "" { Text "D:/mucha/Documents/Insper/6oSemestre/DesignComputadores/Aula14/Aula14.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1604430079850 "|Aula14|testeSaidaMux[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1604430079850 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1604430080031 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "512 " "512 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1604430080678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1604430081076 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1604430081076 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3872 " "Implemented 3872 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1604430081372 ""} { "Info" "ICUT_CUT_TM_OPINS" "160 " "Implemented 160 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1604430081372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3711 " "Implemented 3711 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1604430081372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1604430081372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4865 " "Peak virtual memory: 4865 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1604430081429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 03 16:01:21 2020 " "Processing ended: Tue Nov 03 16:01:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1604430081429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1604430081429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1604430081429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1604430081429 ""}
