{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730895459739 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730895459739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 20:17:39 2024 " "Processing started: Wed Nov 06 20:17:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730895459739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730895459739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP5 -c FPGA_EXP5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP5 -c FPGA_EXP5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730895459739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730895459935 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_EXP5.v(8) " "Verilog HDL information at FPGA_EXP5.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_EXP5.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP5/FPGA_EXP5.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1730895459967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp5.v 2 2 " "Found 2 design units, including 2 entities, in source file fpga_exp5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter0to3 " "Found entity 1: Counter0to3" {  } { { "FPGA_EXP5.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP5/FPGA_EXP5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730895459972 ""} { "Info" "ISGN_ENTITY_NAME" "2 FPGA_EXP5_fhr " "Found entity 2: FPGA_EXP5_fhr" {  } { { "FPGA_EXP5.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP5/FPGA_EXP5.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730895459972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730895459972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mystorage.v 1 1 " "Found 1 design units, including 1 entities, in source file mystorage.v" { { "Info" "ISGN_ENTITY_NAME" "1 mystorage " "Found entity 1: mystorage" {  } { { "mystorage.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP5/mystorage.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730895459972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730895459972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp5_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_exp5_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP5_tb " "Found entity 1: FPGA_EXP5_tb" {  } { { "FPGA_EXP5_tb.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP5/FPGA_EXP5_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730895459975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730895459975 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "FPGA_EXP5 " "Top-level design entity \"FPGA_EXP5\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1730895460059 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/class/FPGA_EXP/FPGA_EXP5/output_files/FPGA_EXP5.map.smsg " "Generated suppressed messages file E:/class/FPGA_EXP/FPGA_EXP5/output_files/FPGA_EXP5.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1730895460079 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730895460115 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 06 20:17:40 2024 " "Processing ended: Wed Nov 06 20:17:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730895460115 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730895460115 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730895460115 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730895460115 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730895460684 ""}
