INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ethan/Documents/ee119c/Class_D_Amp_2025/src/class_d_amplifier/class_d_amplifier.sim/sim_1/synth/func/xsim/sim_test_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_setup
INFO: [VRFC 10-311] analyzing module clk_setup_CLK_MGR_0_0
INFO: [VRFC 10-311] analyzing module clk_setup_CLK_MGR_0_0_CLK_MGR
INFO: [VRFC 10-311] analyzing module clk_setup_I2S_master_0_0
INFO: [VRFC 10-311] analyzing module clk_setup_I2S_master_0_0_I2S_master
INFO: [VRFC 10-311] analyzing module clk_setup_PWM_output_0_0
INFO: [VRFC 10-311] analyzing module clk_setup_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clk_setup_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module clk_setup_wrapper
INFO: [VRFC 10-311] analyzing module glbl
