$date
	Sun Oct 23 03:27:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#987827
b10100 !
1"
#987830
b10100 &
b10100 %
1$
#987831
0"
#987834
b1010 &
b1010 %
#987838
b101 &
b101 %
#987842
b10000 &
b10000 %
#987846
b1000 &
b1000 %
#987850
b100 &
b100 %
#987854
b10 &
b10 %
#987858
b1 &
b1 %
1#
#987862
b0 &
0#
b0 %
0$
#2046935
b11000 !
1"
#2046938
b11000 &
b11000 %
1$
#2046939
0"
#2046942
b1100 &
b1100 %
#2046946
b110 &
b110 %
#2046950
b11 &
b11 %
#2046954
b1010 &
b1010 %
#2046958
b101 &
b101 %
#2046962
b10000 &
b10000 %
#2046966
b1000 &
b1000 %
#2046970
b100 &
b100 %
#2046974
b10 &
b10 %
#2046978
b1 &
b1 %
1#
#2046982
b0 &
0#
b0 %
0$
#3065423
b1001 !
1"
#3065426
b1001 &
b1001 %
1$
#3065427
0"
#3065430
b11100 &
b11100 %
#3065434
b1110 &
b1110 %
#3065438
b111 &
b111 %
#3065442
b10110 &
b10110 %
#3065446
b1011 &
b1011 %
#3065450
b100010 &
b100010 %
#3065454
b10001 &
b10001 %
#3065458
b110100 &
b110100 %
#3065462
b11010 &
b11010 %
#3065466
b1101 &
b1101 %
#3065470
b101000 &
b101000 %
#3065474
b10100 &
b10100 %
#3065478
b1010 &
b1010 %
#3065482
b101 &
b101 %
#3065486
b10000 &
b10000 %
#3065490
b1000 &
b1000 %
#3065494
b100 &
b100 %
#3065498
b10 &
b10 %
#3065502
b1 &
1#
b1 %
#3065506
b0 &
b0 %
0#
0$
#4500012
