
*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.957 ; gain = 51.016 ; free physical = 995 ; free virtual = 5405
Command: link_design -top top -part xc7a15tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1840.957 ; gain = 0.000 ; free physical = 768 ; free virtual = 5178
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.xdc]
Finished Parsing XDC File [/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1957.418 ; gain = 0.000 ; free physical = 672 ; free virtual = 5082
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 7 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:34 . Memory (MB): peak = 1957.418 ; gain = 365.457 ; free physical = 672 ; free virtual = 5082
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 2037.000 ; gain = 79.582 ; free physical = 667 ; free virtual = 5077

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 162303fce

Time (s): cpu = 00:00:32 ; elapsed = 00:00:54 . Memory (MB): peak = 2462.855 ; gain = 425.855 ; free physical = 263 ; free virtual = 4673

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 162303fce

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 162303fce

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 162303fce

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 162303fce

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 162303fce

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 162303fce

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.824 ; gain = 0.000 ; free physical = 128 ; free virtual = 4537
Ending Logic Optimization Task | Checksum: 162303fce

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2618.824 ; gain = 0.004 ; free physical = 128 ; free virtual = 4537

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 162303fce

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2618.824 ; gain = 0.000 ; free physical = 128 ; free virtual = 4537

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 162303fce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.824 ; gain = 0.000 ; free physical = 128 ; free virtual = 4537

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.824 ; gain = 0.000 ; free physical = 128 ; free virtual = 4537
Ending Netlist Obfuscation Task | Checksum: 162303fce

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.824 ; gain = 0.000 ; free physical = 128 ; free virtual = 4537
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:52 ; elapsed = 00:01:36 . Memory (MB): peak = 2618.824 ; gain = 661.406 ; free physical = 128 ; free virtual = 4537
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2618.824 ; gain = 0.000 ; free physical = 128 ; free virtual = 4537
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:02 . Memory (MB): peak = 2650.840 ; gain = 0.004 ; free physical = 104 ; free virtual = 4514
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2658.848 ; gain = 8.004 ; free physical = 150 ; free virtual = 4531
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 142 ; free virtual = 4526
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1528a5616

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 142 ; free virtual = 4526
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 142 ; free virtual = 4526

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8c1cd70a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 125 ; free virtual = 4510

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ebe7e467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 139 ; free virtual = 4524

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ebe7e467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 139 ; free virtual = 4524
Phase 1 Placer Initialization | Checksum: ebe7e467

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 137 ; free virtual = 4522

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: b6cae708

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2658.848 ; gain = 0.000 ; free physical = 125 ; free virtual = 4510

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 51 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 24 nets or cells. Created 0 new cell, deleted 24 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 132 ; free virtual = 4516

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             24  |                    24  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             24  |                    24  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 193eb11d6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 132 ; free virtual = 4516
Phase 2.2 Global Placement Core | Checksum: 10b1534bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 132 ; free virtual = 4516
Phase 2 Global Placement | Checksum: 10b1534bf

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 132 ; free virtual = 4516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d6bfdbd7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 132 ; free virtual = 4516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1470a5bca

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 131 ; free virtual = 4515

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: e386b00f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 131 ; free virtual = 4515

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14a830f61

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 131 ; free virtual = 4515

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 931ac3dd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 130 ; free virtual = 4514

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: af244b64

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 130 ; free virtual = 4514

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11624aa9e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 130 ; free virtual = 4514
Phase 3 Detail Placement | Checksum: 11624aa9e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 130 ; free virtual = 4514

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a3a2789b

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a3a2789b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513
INFO: [Place 30-746] Post Placement Timing Summary WNS=78.069. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2123eb42f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513
Phase 4.1 Post Commit Optimization | Checksum: 2123eb42f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2123eb42f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2123eb42f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 129 ; free virtual = 4513
Phase 4.4 Final Placement Cleanup | Checksum: 16914ca42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16914ca42

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513
Ending Placer Task | Checksum: 6c1dd3c5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 129 ; free virtual = 4513
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 2661.852 ; gain = 3.004 ; free physical = 135 ; free virtual = 4519
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 135 ; free virtual = 4519
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 133 ; free virtual = 4518
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 129 ; free virtual = 4513
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 134 ; free virtual = 4518
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2661.852 ; gain = 0.000 ; free physical = 101 ; free virtual = 4485
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2685.605 ; gain = 0.004 ; free physical = 106 ; free virtual = 4484
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2685.609 ; gain = 23.758 ; free physical = 109 ; free virtual = 4485
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 37111d93 ConstDB: 0 ShapeSum: 350cb632 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 283ad82a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2779.934 ; gain = 54.668 ; free physical = 123 ; free virtual = 4375
Post Restoration Checksum: NetGraph: b475e94 NumContArr: 1cf37996 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 283ad82a

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2779.934 ; gain = 54.668 ; free physical = 125 ; free virtual = 4377

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 283ad82a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2785.934 ; gain = 60.668 ; free physical = 109 ; free virtual = 4360

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 283ad82a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:44 . Memory (MB): peak = 2785.934 ; gain = 60.668 ; free physical = 109 ; free virtual = 4360
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a60af822

Time (s): cpu = 00:01:06 ; elapsed = 00:00:52 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4351
INFO: [Route 35-416] Intermediate Timing Summary | WNS=78.198 | TNS=0.000  | WHS=-0.216 | THS=-31.531|

Phase 2 Router Initialization | Checksum: e1e492ec

Time (s): cpu = 00:01:06 ; elapsed = 00:00:52 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 121 ; free virtual = 4349

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 409
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 409
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c617d88b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=77.600 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ceb7415a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=77.600 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 229bf220b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350
Phase 4 Rip-up And Reroute | Checksum: 229bf220b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 229bf220b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 229bf220b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350
Phase 5 Delay and Skew Optimization | Checksum: 229bf220b

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f3e56fee

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=77.608 | TNS=0.000  | WHS=0.085  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b83edc0e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350
Phase 6 Post Hold Fix | Checksum: 1b83edc0e

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0707965 %
  Global Horizontal Routing Utilization  = 0.109839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1eeecdd6f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 122 ; free virtual = 4350

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1eeecdd6f

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 121 ; free virtual = 4349

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f5e11873

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 121 ; free virtual = 4349

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=77.608 | TNS=0.000  | WHS=0.085  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1f5e11873

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 121 ; free virtual = 4349
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:07 ; elapsed = 00:00:53 . Memory (MB): peak = 2800.934 ; gain = 75.668 ; free physical = 138 ; free virtual = 4366

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:54 . Memory (MB): peak = 2800.934 ; gain = 115.324 ; free physical = 138 ; free virtual = 4366
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2800.934 ; gain = 0.000 ; free physical = 138 ; free virtual = 4366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2809.836 ; gain = 8.902 ; free physical = 133 ; free virtual = 4362
INFO: [Common 17-1381] The checkpoint '/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:07 . Memory (MB): peak = 2870.547 ; gain = 60.703 ; free physical = 135 ; free virtual = 4365
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2870.547 ; gain = 0.000 ; free physical = 122 ; free virtual = 4355
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2870.547 ; gain = 0.000 ; free physical = 159 ; free virtual = 4364
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Command: write_bitstream -force top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/diegoaranda/Documents/Tesis/tesis/Prueba_FPGA/FullMode/FullMode_v4/build/top.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Thu Jun 18 18:53:56 2020. For additional details about this file, please refer to the WebTalk help file at /home/diegoaranda/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:41 ; elapsed = 00:03:40 . Memory (MB): peak = 3148.582 ; gain = 278.035 ; free physical = 415 ; free virtual = 4334
INFO: [Common 17-206] Exiting Vivado at Thu Jun 18 18:53:57 2020...
