Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Sep 21 17:41:43 2025
| Host         : DESKTOP-BU99R80 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file four_bit_full_adder_timing_summary_routed.rpt -pb four_bit_full_adder_timing_summary_routed.pb -rpx four_bit_full_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : four_bit_full_adder
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.036        0.000                      0                   13        0.156        0.000                      0                   13        3.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.036        0.000                      0                   13        0.156        0.000                      0                   13        3.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.036ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.036ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.984ns  (logic 0.900ns (45.364%)  route 1.084ns (54.636%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 f  db_reg/Q
                         net (fo=9, routed)           0.605     7.190    db_reg_n_0
    SLICE_X113Y108       LUT5 (Prop_lut5_I1_O)        0.118     7.308 r  a[3]_i_2/O
                         net (fo=1, routed)           0.479     7.787    a[3]_i_2_n_0
    SLICE_X112Y108       LUT3 (Prop_lut3_I1_O)        0.326     8.113 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     8.113    a[3]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.079    14.148    a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -8.113    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.642ns (34.013%)  route 1.246ns (65.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  a_reg[0]/Q
                         net (fo=3, routed)           1.246     7.893    a[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I0_O)        0.124     8.017 r  out_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.017    out_disp0_in[0]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[0]/C
                         clock pessimism              0.484    14.108    
                         clock uncertainty           -0.035    14.072    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.031    14.103    out_disp_reg[0]
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -8.017    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.259ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.711ns  (logic 0.704ns (41.154%)  route 1.007ns (58.846%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 f  db_reg/Q
                         net (fo=9, routed)           0.605     7.190    db_reg_n_0
    SLICE_X113Y108       LUT5 (Prop_lut5_I1_O)        0.124     7.314 r  b[3]_i_2/O
                         net (fo=1, routed)           0.401     7.715    b[3]_i_2_n_0
    SLICE_X113Y107       LUT3 (Prop_lut3_I1_O)        0.124     7.839 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     7.839    b[3]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X113Y107       FDRE (Setup_fdre_C_D)        0.029    14.098    b_reg[3]
  -------------------------------------------------------------------
                         required time                         14.098    
                         arrival time                          -7.839    
  -------------------------------------------------------------------
                         slack                                  6.259    

Slack (MET) :             6.432ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.585ns  (logic 0.580ns (36.585%)  route 1.005ns (63.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  db_reg/Q
                         net (fo=9, routed)           1.005     7.590    db_reg_n_0
    SLICE_X112Y108       LUT6 (Prop_lut6_I3_O)        0.124     7.714 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     7.714    a[2]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[2]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.077    14.146    a_reg[2]
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  6.432    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.610ns (39.124%)  route 0.949ns (60.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  b_reg[3]/Q
                         net (fo=2, routed)           0.949     7.535    p_0_in[1]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.154     7.689 r  out_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.689    out_disp0_in[3]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[3]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.075    14.144    out_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.689    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.579ns  (required time - arrival time)
  Source:                 b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.436ns  (logic 0.608ns (42.332%)  route 0.828ns (57.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  b_reg[1]/Q
                         net (fo=2, routed)           0.828     7.413    b_reg_n_0_[1]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.152     7.565 r  out_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.565    out_disp0_in[1]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[1]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.075    14.144    out_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.144    
                         arrival time                          -7.565    
  -------------------------------------------------------------------
                         slack                                  6.579    

Slack (MET) :             6.622ns  (required time - arrival time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.580ns (41.434%)  route 0.820ns (58.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  db_reg/Q
                         net (fo=9, routed)           0.820     7.404    db_reg_n_0
    SLICE_X112Y108       LUT5 (Prop_lut5_I3_O)        0.124     7.528 r  a[0]_i_1/O
                         net (fo=1, routed)           0.000     7.528    a[0]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[0]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.081    14.150    a_reg[0]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                  6.622    

Slack (MET) :             6.662ns  (required time - arrival time)
  Source:                 prev_lhs_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.313ns  (logic 0.642ns (48.892%)  route 0.671ns (51.108%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  prev_lhs_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  prev_lhs_btn_reg/Q
                         net (fo=1, routed)           0.671     7.318    prev_lhs_btn
    SLICE_X113Y109       LUT6 (Prop_lut6_I4_O)        0.124     7.442 r  db_i_1/O
                         net (fo=1, routed)           0.000     7.442    db_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858    13.623    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
                         clock pessimism              0.484    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X113Y109       FDRE (Setup_fdre_C_D)        0.032    14.103    db_reg
  -------------------------------------------------------------------
                         required time                         14.103    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  6.662    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.251ns  (logic 0.580ns (46.357%)  route 0.671ns (53.643%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.055     6.129    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.456     6.585 r  b_reg[2]/Q
                         net (fo=3, routed)           0.671     7.256    p_0_in[0]
    SLICE_X113Y108       LUT3 (Prop_lut3_I2_O)        0.124     7.380 r  out_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.380    out_disp0_in[2]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[2]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X113Y108       FDRE (Setup_fdre_C_D)        0.031    14.100    out_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.100    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.734ns  (required time - arrival time)
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.642ns (49.036%)  route 0.667ns (50.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.130ns
    Clock Pessimism Removal (CPR):    0.506ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.518     6.648 r  a_reg[1]/Q
                         net (fo=2, routed)           0.667     7.315    a[1]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.124     7.439 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     7.439    a[1]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859    13.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/C
                         clock pessimism              0.506    14.130    
                         clock uncertainty           -0.035    14.094    
    SLICE_X112Y108       FDRE (Setup_fdre_C_D)        0.079    14.173    a_reg[1]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -7.439    
  -------------------------------------------------------------------
                         slack                                  6.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 prev_rhs_btn_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  prev_rhs_btn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y109       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  prev_rhs_btn_reg/Q
                         net (fo=1, routed)           0.052     2.020    prev_rhs_btn
    SLICE_X113Y109       LUT6 (Prop_lut6_I2_O)        0.045     2.065 r  db_i_1/O
                         net (fo=1, routed)           0.000     2.065    db_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.092     1.909    db_reg
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.215ns (69.758%)  route 0.093ns (30.242%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  a_reg[3]/Q
                         net (fo=2, routed)           0.093     2.061    a[3]
    SLICE_X113Y108       LUT3 (Prop_lut3_I0_O)        0.051     2.112 r  out_disp[3]_i_1/O
                         net (fo=1, routed)           0.000     2.112    out_disp0_in[3]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[3]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.107     1.924    out_disp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.112    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.509%)  route 0.148ns (41.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  a_reg[3]/Q
                         net (fo=2, routed)           0.148     2.116    a[3]
    SLICE_X112Y108       LUT3 (Prop_lut3_I2_O)        0.045     2.161 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     2.161    a[3]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.121     1.925    a_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.161    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  b_reg[3]/Q
                         net (fo=2, routed)           0.168     2.113    p_0_in[1]
    SLICE_X113Y107       LUT3 (Prop_lut3_I2_O)        0.045     2.158 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.158    b[3]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y107       FDRE (Hold_fdre_C_D)         0.091     1.895    b_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.158    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 a_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  a_reg[2]/Q
                         net (fo=3, routed)           0.175     2.143    a[2]
    SLICE_X112Y108       LUT6 (Prop_lut6_I5_O)        0.045     2.188 r  a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.188    a[2]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[2]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.120     1.924    a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  b_reg[0]/Q
                         net (fo=3, routed)           0.179     2.124    b_reg_n_0_[0]
    SLICE_X113Y109       LUT5 (Prop_lut5_I4_O)        0.045     2.169 r  b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.169    b[0]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.091     1.895    b_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.895    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 b_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  b_reg[0]/Q
                         net (fo=3, routed)           0.181     2.126    b_reg_n_0_[0]
    SLICE_X113Y109       LUT6 (Prop_lut6_I0_O)        0.045     2.171 r  b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.171    b[1]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.092     1.896    b_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 db_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.886%)  route 0.194ns (51.114%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y109       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  db_reg/Q
                         net (fo=9, routed)           0.194     2.139    db_reg_n_0
    SLICE_X113Y109       LUT6 (Prop_lut6_I3_O)        0.045     2.184 r  b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.184    b[2]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X113Y109       FDRE (Hold_fdre_C_D)         0.092     1.896    b_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.633%)  route 0.221ns (51.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  a_reg[0]/Q
                         net (fo=3, routed)           0.221     2.188    a[0]
    SLICE_X112Y108       LUT6 (Prop_lut6_I0_O)        0.045     2.233 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     2.233    a[1]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y108       FDRE (Hold_fdre_C_D)         0.121     1.925    a_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            out_disp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.207ns (47.776%)  route 0.226ns (52.224%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.164     1.968 r  a_reg[1]/Q
                         net (fo=2, routed)           0.226     2.194    a[1]
    SLICE_X113Y108       LUT3 (Prop_lut3_I0_O)        0.043     2.237 r  out_disp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.237    out_disp0_in[1]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[1]/C
                         clock pessimism             -0.519     1.817    
    SLICE_X113Y108       FDRE (Hold_fdre_C_D)         0.107     1.924    out_disp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.237    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y108  a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  b_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  b_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  b_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y107  b_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y109  db_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  b_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  b_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y108  a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  b_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y109  b_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.573ns  (logic 4.148ns (63.116%)  route 2.424ns (36.884%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.419     6.549 r  out_disp_reg[1]/Q
                         net (fo=1, routed)           2.424     8.973    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.729    12.702 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.702    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.318ns  (logic 3.986ns (63.091%)  route 2.332ns (36.909%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  out_disp_reg[0]/Q
                         net (fo=1, routed)           2.332     8.917    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    12.447 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.447    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.079ns  (logic 3.956ns (65.083%)  route 2.123ns (34.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.052     6.126    sysclk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  led5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDRE (Prop_fdre_C_Q)         0.456     6.582 r  led5_reg[0]/Q
                         net (fo=1, routed)           2.123     8.704    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.204 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000    12.204    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.070ns  (logic 4.244ns (69.920%)  route 1.826ns (30.080%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  led5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.478     6.608 r  led5_reg[1]/Q
                         net (fo=1, routed)           1.826     8.434    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.766    12.200 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.200    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.917ns  (logic 4.039ns (68.263%)  route 1.878ns (31.737%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  led5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  led5_reg[2]/Q
                         net (fo=1, routed)           1.878     8.463    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         3.583    12.046 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000    12.046    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.889ns  (logic 4.173ns (70.859%)  route 1.716ns (29.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.419     6.549 r  out_disp_reg[3]/Q
                         net (fo=1, routed)           1.716     8.265    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.754    12.019 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.019    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.703ns  (logic 4.028ns (70.641%)  route 1.674ns (29.359%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          2.056     6.130    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.456     6.586 r  out_disp_reg[2]/Q
                         net (fo=1, routed)           1.674     8.260    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    11.832 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.832    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 out_disp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.738ns  (logic 1.414ns (81.345%)  route 0.324ns (18.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  out_disp_reg[2]/Q
                         net (fo=1, routed)           0.324     2.269    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     3.542 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.542    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.462ns (80.326%)  route 0.358ns (19.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  out_disp_reg[3]/Q
                         net (fo=1, routed)           0.358     2.290    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.624 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.624    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.424ns (77.489%)  route 0.414ns (22.511%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  led5_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  led5_reg[2]/Q
                         net (fo=1, routed)           0.414     2.358    led5_r_OBUF
    M15                  OBUF (Prop_obuf_I_O)         1.283     3.641 r  led5_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.641    led5_r
    M15                                                               r  led5_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.869ns  (logic 1.497ns (80.053%)  route 0.373ns (19.947%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  led5_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y108       FDRE (Prop_fdre_C_Q)         0.148     1.952 r  led5_reg[1]/Q
                         net (fo=1, routed)           0.373     2.324    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         1.349     3.673 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.673    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led5_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.342ns (71.445%)  route 0.537ns (28.555%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.714     1.801    sysclk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  led5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y135       FDRE (Prop_fdre_C_Q)         0.141     1.942 r  led5_reg[0]/Q
                         net (fo=1, routed)           0.537     2.478    led5_b_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.201     3.680 r  led5_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.680    led5_b
    G14                                                               r  led5_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.990ns  (logic 1.372ns (68.913%)  route 0.619ns (31.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  out_disp_reg[0]/Q
                         net (fo=1, routed)           0.619     2.563    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.794 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.794    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 out_disp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.439ns (68.484%)  route 0.662ns (31.516%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.717     1.804    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y108       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  out_disp_reg[1]/Q
                         net (fo=1, routed)           0.662     2.594    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.311     3.905 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.905    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.387ns  (logic 2.011ns (37.326%)  route 3.376ns (62.674%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.897     4.430    sw_1_IBUF
    SLICE_X113Y108       LUT5 (Prop_lut5_I3_O)        0.152     4.582 r  a[3]_i_2/O
                         net (fo=1, routed)           0.479     5.061    a[3]_i_2_n_0
    SLICE_X112Y108       LUT3 (Prop_lut3_I1_O)        0.326     5.387 r  a[3]_i_1/O
                         net (fo=1, routed)           0.000     5.387    a[3]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859     5.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[3]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 1.781ns (35.056%)  route 3.299ns (64.944%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.897     4.430    sw_1_IBUF
    SLICE_X113Y108       LUT5 (Prop_lut5_I4_O)        0.124     4.554 r  b[3]_i_2/O
                         net (fo=1, routed)           0.401     4.955    b[3]_i_2_n_0
    SLICE_X113Y107       LUT3 (Prop_lut3_I1_O)        0.124     5.079 r  b[3]_i_1/O
                         net (fo=1, routed)           0.000     5.079    b[3]_i_1_n_0
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859     5.624    sysclk_IBUF_BUFG
    SLICE_X113Y107       FDRE                                         r  b_reg[3]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.691ns  (logic 1.657ns (35.311%)  route 3.035ns (64.689%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=17, routed)          3.035     4.567    sw_1_IBUF
    SLICE_X113Y109       LUT6 (Prop_lut6_I4_O)        0.124     4.691 r  b[1]_i_1/O
                         net (fo=1, routed)           0.000     4.691    b[1]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.689ns  (logic 1.657ns (35.326%)  route 3.033ns (64.674%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=17, routed)          3.033     4.565    sw_1_IBUF
    SLICE_X113Y109       LUT5 (Prop_lut5_I0_O)        0.124     4.689 r  b[0]_i_1/O
                         net (fo=1, routed)           0.000     4.689    b[0]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.627ns  (logic 1.657ns (35.800%)  route 2.971ns (64.200%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.971     4.503    sw_1_IBUF
    SLICE_X112Y108       LUT6 (Prop_lut6_I3_O)        0.124     4.627 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     4.627    a[1]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859     5.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            prev_lhs_btn_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 1.657ns (36.306%)  route 2.906ns (63.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.507     4.040    sw_1_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  prev_lhs_btn_i_1/O
                         net (fo=2, routed)           0.399     4.563    a2
    SLICE_X112Y109       FDRE                                         r  prev_lhs_btn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  prev_lhs_btn_reg/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            prev_rhs_btn_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.563ns  (logic 1.657ns (36.306%)  route 2.906ns (63.694%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 f  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.507     4.040    sw_1_IBUF
    SLICE_X112Y109       LUT1 (Prop_lut1_I0_O)        0.124     4.164 r  prev_lhs_btn_i_1/O
                         net (fo=2, routed)           0.399     4.563    a2
    SLICE_X112Y109       FDRE                                         r  prev_rhs_btn_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  prev_rhs_btn_reg/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.465ns  (logic 1.587ns (35.554%)  route 2.877ns (64.446%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          2.877     4.341    btn_rhs_IBUF
    SLICE_X113Y109       LUT6 (Prop_lut6_I3_O)        0.124     4.465 r  db_i_1/O
                         net (fo=1, routed)           0.000     4.465    db_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            led5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.533ns (35.290%)  route 2.810ns (64.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.624ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.810     4.343    sw_1_IBUF
    SLICE_X112Y108       FDRE                                         r  led5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.859     5.624    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  led5_reg[1]/C

Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.287ns  (logic 1.657ns (38.638%)  route 2.631ns (61.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.623ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sw_1_IBUF_inst/O
                         net (fo=17, routed)          2.631     4.163    sw_1_IBUF
    SLICE_X113Y109       LUT6 (Prop_lut6_I0_O)        0.124     4.287 r  b[2]_i_1/O
                         net (fo=1, routed)           0.000     4.287    b[2]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.858     5.623    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_1
                            (input port)
  Destination:            led5_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.712ns  (logic 0.300ns (42.119%)  route 0.412ns (57.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw_1 (IN)
                         net (fo=0)                   0.000     0.000    sw_1
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_1_IBUF_inst/O
                         net (fo=17, routed)          0.412     0.712    sw_1_IBUF
    SLICE_X113Y135       FDRE                                         r  led5_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  led5_reg[0]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            led5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.746ns  (logic 0.354ns (47.528%)  route 0.391ns (52.472%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 f  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 f  sw_0_IBUF_inst/O
                         net (fo=14, routed)          0.391     0.701    sw_0_IBUF
    SLICE_X113Y135       LUT1 (Prop_lut1_I0_O)        0.045     0.746 r  led5[0]_i_1/O
                         net (fo=1, routed)           0.000     0.746    led5[0]_i_1_n_0
    SLICE_X113Y135       FDRE                                         r  led5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.989     2.331    sysclk_IBUF_BUFG
    SLICE_X113Y135       FDRE                                         r  led5_reg[0]/C

Slack:                    inf
  Source:                 btn_lhs
                            (input port)
  Destination:            prev_lhs_btn_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.232ns (21.629%)  route 0.840ns (78.371%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn_lhs (IN)
                         net (fo=0)                   0.000     0.000    btn_lhs
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_lhs_IBUF_inst/O
                         net (fo=6, routed)           0.840     1.072    btn_lhs_IBUF
    SLICE_X112Y109       FDRE                                         r  prev_lhs_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y109       FDRE                                         r  prev_lhs_btn_reg/C

Slack:                    inf
  Source:                 btn_lhs
                            (input port)
  Destination:            b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.277ns (24.942%)  route 0.833ns (75.058%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn_lhs (IN)
                         net (fo=0)                   0.000     0.000    btn_lhs
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_lhs_IBUF_inst/O
                         net (fo=6, routed)           0.833     1.065    btn_lhs_IBUF
    SLICE_X113Y109       LUT6 (Prop_lut6_I2_O)        0.045     1.110 r  b[2]_i_1/O
                         net (fo=1, routed)           0.000     1.110    b[2]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[2]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.354ns (30.779%)  route 0.797ns (69.221%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_0_IBUF_inst/O
                         net (fo=14, routed)          0.797     1.107    sw_0_IBUF
    SLICE_X113Y109       LUT6 (Prop_lut6_I3_O)        0.045     1.152 r  b[1]_i_1/O
                         net (fo=1, routed)           0.000     1.152    b[1]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[1]/C

Slack:                    inf
  Source:                 btn_rhs
                            (input port)
  Destination:            a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.276ns (23.305%)  route 0.910ns (76.695%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn_rhs (IN)
                         net (fo=0)                   0.000     0.000    btn_rhs
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_rhs_IBUF_inst/O
                         net (fo=10, routed)          0.910     1.141    btn_rhs_IBUF
    SLICE_X112Y108       LUT6 (Prop_lut6_I2_O)        0.045     1.186 r  a[1]_i_1/O
                         net (fo=1, routed)           0.000     1.186    a[1]_i_1_n_0
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X112Y108       FDRE                                         r  a_reg[1]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            led5_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.309ns (26.077%)  route 0.877ns (73.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_0_IBUF_inst/O
                         net (fo=14, routed)          0.877     1.187    sw_0_IBUF
    SLICE_X113Y108       FDRE                                         r  led5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  led5_reg[2]/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            b_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.204ns  (logic 0.354ns (29.449%)  route 0.849ns (70.551%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_0_IBUF_inst/O
                         net (fo=14, routed)          0.849     1.159    sw_0_IBUF
    SLICE_X113Y109       LUT5 (Prop_lut5_I1_O)        0.045     1.204 r  b[0]_i_1/O
                         net (fo=1, routed)           0.000     1.204    b[0]_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  b_reg[0]/C

Slack:                    inf
  Source:                 btn_lhs
                            (input port)
  Destination:            db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.277ns (22.000%)  route 0.982ns (78.000%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 f  btn_lhs (IN)
                         net (fo=0)                   0.000     0.000    btn_lhs
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 f  btn_lhs_IBUF_inst/O
                         net (fo=6, routed)           0.982     1.214    btn_lhs_IBUF
    SLICE_X113Y109       LUT6 (Prop_lut6_I5_O)        0.045     1.259 r  db_i_1/O
                         net (fo=1, routed)           0.000     1.259    db_i_1_n_0
    SLICE_X113Y109       FDRE                                         r  db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y109       FDRE                                         r  db_reg/C

Slack:                    inf
  Source:                 sw_0
                            (input port)
  Destination:            out_disp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.259ns  (logic 0.354ns (28.160%)  route 0.904ns (71.840%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw_0 (IN)
                         net (fo=0)                   0.000     0.000    sw_0
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_0_IBUF_inst/O
                         net (fo=14, routed)          0.904     1.214    sw_0_IBUF
    SLICE_X113Y108       LUT3 (Prop_lut3_I1_O)        0.045     1.259 r  out_disp[0]_i_1/O
                         net (fo=1, routed)           0.000     1.259    out_disp0_in[0]
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.993     2.335    sysclk_IBUF_BUFG
    SLICE_X113Y108       FDRE                                         r  out_disp_reg[0]/C





