# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# vsim tb_random -gui -testname random -do "log -r /*; vcd file vsim.vcd; ; run -a; " -l vsim.log 
# Start time: 13:55:59 on Feb 09,2019
# Loading work.tb_random
# Loading work.random
# log -r /*
#  vcd file vsim.vcd
#  
#  run -a
# ** Note: $stop    : ../../test/tb_random.v(37)
#    Time: 20 us  Iteration: 0  Instance: /tb_random
# Break in Module tb_random at ../../test/tb_random.v line 37
#  
add wave -position end  sim:/tb_random/data
add wave -position end  sim:/tb_random/tb_seed
add wave -position end  sim:/tb_random/tb_clk
add wave -position end  sim:/tb_random/reset_n
# End time: 13:56:32 on Feb 09,2019, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
