#-----------------------------------------------------------
# Vivado v2017.3.1 (64-bit)
# SW Build 2035080 on Fri Oct 20 14:20:00 MDT 2017
# IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
# Start of session at: Tue Dec  5 21:14:00 2017
# Process ID: 21208
# Current directory: /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jrcharlo/Smallpond/ip_repo/Smallpond_axi4_master_interface_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_mig_7series_0_0' generated file not found '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_ds_0' generated file not found '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_0' generated file not found '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_cc_0' generated file not found '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_cc_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_us_1' generated file not found '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/stats.txt'. Please regenerate to continue.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21270 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1306.734 ; gain = 84.996 ; free physical = 2726 ; free virtual = 4594
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:47]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1682' bound to instance 'design_1_i' of component 'design_1' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:81]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1719]
INFO: [Synth 8-3491] module 'design_1_Smallpond_axi4_master_interface_0_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_Smallpond_axi4_master_interface_0_0_stub.vhdl:5' bound to instance 'Smallpond_axi4_master_interface_0' of component 'design_1_Smallpond_axi4_master_interface_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2053]
INFO: [Synth 8-638] synthesizing module 'design_1_Smallpond_axi4_master_interface_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_Smallpond_axi4_master_interface_0_0_stub.vhdl:41]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1211]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CA5Z32' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:75]
INFO: [Synth 8-3491] module 'design_1_auto_cc_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_cc_0_stub.vhdl:5' bound to instance 'auto_cc' of component 'design_1_auto_cc_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:475]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_cc_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_cc_0_stub.vhdl:85]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:552]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:611]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_us_0_stub.vhdl:83]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CA5Z32' (1#1) [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:75]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_I4GRPB' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:736]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:860]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_ds_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_I4GRPB' (2#1) [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:736]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:955]
INFO: [Synth 8-3491] module 'design_1_auto_us_1' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_us_1_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_1' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1081]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_1' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_auto_us_1_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (3#1) [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:955]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1615]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (4#1) [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1211]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2166]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2191]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_clk_wiz_0_0_stub.vhdl:15]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1754]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1754]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1754]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1754]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2198]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_mig_7series_0_0_stub.vhdl:75]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_0_100M_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_0_100M' of component 'design_1_rst_clk_wiz_0_100M_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2261]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_0_100M_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_rst_clk_wiz_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_rst_mig_7series_0_83M_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_rst_mig_7series_0_83M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_83M' of component 'design_1_rst_mig_7series_0_83M_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2274]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_83M_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_rst_mig_7series_0_83M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:2287]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/realtime/design_1_util_vector_logic_0_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (5#1) [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/bd/design_1/synth/design_1.vhd:1719]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (6#1) [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:47]
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_I4GRPB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1CA5Z32 has unconnected port S_AXI_awaddr[28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1351.266 ; gain = 129.527 ; free physical = 2728 ; free virtual = 4598
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1351.266 ; gain = 129.527 ; free physical = 2730 ; free virtual = 4600
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp27/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp27/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp29/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp29/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp33/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp33/design_1_rst_clk_wiz_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_0_100M'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp35/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp35/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/xbar'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp37/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp37/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp39/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp39/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp41/design_1_Smallpond_axi4_master_interface_0_0_in_context.xdc] for cell 'design_1_i/Smallpond_axi4_master_interface_0'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp41/design_1_Smallpond_axi4_master_interface_0_0_in_context.xdc] for cell 'design_1_i/Smallpond_axi4_master_interface_0'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp43/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp43/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp45/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp45/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_pc'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp47/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_us'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp47/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_us'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp49/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_cc'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp49/design_1_auto_cc_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/m00_couplers/auto_cc'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp51/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp51/design_1_auto_us_1_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/constrs_1/imports/arty/Arty_Master.xdc]
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.srcs/constrs_1/imports/arty/Arty_Master.xdc]
Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1637.617 ; gain = 0.000 ; free physical = 2377 ; free virtual = 4245
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2447 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2447 ; free virtual = 4330
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp27/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp27/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/.Xil/Vivado-21208-octopus-tetricus/dcp31/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Smallpond_axi4_master_interface_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2448 ; free virtual = 4331
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2448 ; free virtual = 4332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M01_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2445 ; free virtual = 4329
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/mig_7series_0/ui_clk' to pin 'design_1_i/mig_7series_0/bbstub_ui_clk/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2312 ; free virtual = 4181
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2309 ; free virtual = 4178
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2311 ; free virtual = 4180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------+----------+
|      |BlackBox name                                |Instances |
+------+---------------------------------------------+----------+
|1     |design_1_xbar_0                              |         1|
|2     |design_1_auto_cc_0                           |         1|
|3     |design_1_auto_pc_0                           |         1|
|4     |design_1_auto_us_0                           |         1|
|5     |design_1_auto_ds_0                           |         1|
|6     |design_1_auto_us_1                           |         1|
|7     |design_1_Smallpond_axi4_master_interface_0_0 |         1|
|8     |design_1_axi_uartlite_0_0                    |         1|
|9     |design_1_clk_wiz_0_0                         |         1|
|10    |design_1_mig_7series_0_0                     |         1|
|11    |design_1_rst_clk_wiz_0_100M_0                |         1|
|12    |design_1_rst_mig_7series_0_83M_0             |         1|
|13    |design_1_util_vector_logic_0_0               |         1|
+------+---------------------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------------------+------+
|      |Cell                                                |Count |
+------+----------------------------------------------------+------+
|1     |design_1_Smallpond_axi4_master_interface_0_0_bbox_0 |     1|
|2     |design_1_auto_cc_0_bbox_1                           |     1|
|3     |design_1_auto_ds_0_bbox_4                           |     1|
|4     |design_1_auto_pc_0_bbox_2                           |     1|
|5     |design_1_auto_us_0_bbox_3                           |     1|
|6     |design_1_auto_us_1_bbox_5                           |     1|
|7     |design_1_axi_uartlite_0_0_bbox_7                    |     1|
|8     |design_1_clk_wiz_0_0_bbox_8                         |     1|
|9     |design_1_mig_7series_0_0_bbox_9                     |     1|
|10    |design_1_rst_clk_wiz_0_100M_0_bbox_10               |     1|
|11    |design_1_rst_mig_7series_0_83M_0_bbox_11            |     1|
|12    |design_1_util_vector_logic_0_0_bbox_12              |     1|
|13    |design_1_xbar_0_bbox_6                              |     1|
|14    |IBUF                                                |    71|
|15    |OBUF                                                |    35|
+------+----------------------------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  2244|
|2     |  design_1_i           |design_1                      |  2138|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |  1744|
|4     |      m00_couplers     |m00_couplers_imp_1CA5Z32      |  1005|
|5     |      m01_couplers     |m01_couplers_imp_I4GRPB       |   184|
|6     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   188|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.617 ; gain = 415.879 ; free physical = 2308 ; free virtual = 4179
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1637.617 ; gain = 129.527 ; free physical = 2358 ; free virtual = 4229
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:45 . Memory (MB): peak = 1637.625 ; gain = 415.879 ; free physical = 2361 ; free virtual = 4232
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:46 . Memory (MB): peak = 1637.625 ; gain = 434.988 ; free physical = 2340 ; free virtual = 4213
INFO: [Common 17-1381] The checkpoint '/home/jrcharlo/Smallpond/sp_axi4_interface/sp_axi4_interface.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1637.625 ; gain = 0.000 ; free physical = 2343 ; free virtual = 4217
INFO: [Common 17-206] Exiting Vivado at Tue Dec  5 21:15:00 2017...
