

================================================================
== Vivado HLS Report for 'dataflow_parent_loop_2'
================================================================
* Date:           Sun Jun  6 15:19:19 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  137029|  137029|  137029|  137029|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+-----+-----+-----+-----+----------+
        |                     |                  |  Latency  |  Interval | Pipeline |
        |       Instance      |      Module      | min | max | min | max |   Type   |
        +---------------------+------------------+-----+-----+-----+-----+----------+
        |dataflow_in_loop_U0  |dataflow_in_loop  |  164|  164|  137|  137| dataflow |
        +---------------------+------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  137028|  137028|       166|          -|          -|  1000|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        0|      49|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |       29|     69|     1909|    5932|    0|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      18|    -|
|Register         |        -|      -|       20|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |       29|     69|     1929|    5999|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        1|      3|    ~0   |       1|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+------+------+-----+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +---------------------+------------------+---------+-------+------+------+-----+
    |dataflow_in_loop_U0  |dataflow_in_loop  |       29|     69|  1909|  5932|    0|
    +---------------------+------------------+---------+-------+------+------+-----+
    |Total                |                  |       29|     69|  1909|  5932|    0|
    +---------------------+------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+-------+---+----+------------+------------+
    |        Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |loop_dataflow_input_count   |     +    |      0|  0|  17|          10|           1|
    |loop_dataflow_output_count  |     +    |      0|  0|  17|          10|           1|
    |bound_minus_1               |     -    |      0|  0|  15|           6|           1|
    +----------------------------+----------+-------+---+----+------------+------------+
    |Total                       |          |      0|  0|  49|          26|           3|
    +----------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |loop_dataflow_input_count   |   9|          2|   10|         20|
    |loop_dataflow_output_count  |   9|          2|   10|         20|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  18|          4|   20|         40|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |loop_dataflow_input_count   |  10|   0|   10|          0|
    |loop_dataflow_output_count  |  10|   0|   10|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |  20|   0|   20|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+------+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits |  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+------+------------+------------------------+--------------+
|input_V_address0      | out |     4|  ap_memory |         input_V        |     array    |
|input_V_ce0           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_d0            | out |  1024|  ap_memory |         input_V        |     array    |
|input_V_q0            |  in |  1024|  ap_memory |         input_V        |     array    |
|input_V_we0           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_address1      | out |     4|  ap_memory |         input_V        |     array    |
|input_V_ce1           | out |     1|  ap_memory |         input_V        |     array    |
|input_V_d1            | out |  1024|  ap_memory |         input_V        |     array    |
|input_V_q1            |  in |  1024|  ap_memory |         input_V        |     array    |
|input_V_we1           | out |     1|  ap_memory |         input_V        |     array    |
|output_r_address0     | out |    10|  ap_memory |        output_r        |     array    |
|output_r_ce0          | out |     1|  ap_memory |        output_r        |     array    |
|output_r_d0           | out |    32|  ap_memory |        output_r        |     array    |
|output_r_q0           |  in |    32|  ap_memory |        output_r        |     array    |
|output_r_we0          | out |     1|  ap_memory |        output_r        |     array    |
|m_axi_ddr_V_AWVALID   | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWREADY   |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWADDR    | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWID      | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWLEN     | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWSIZE    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWBURST   | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWLOCK    | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWCACHE   | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWPROT    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWQOS     | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWREGION  | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_AWUSER    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WVALID    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WREADY    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WDATA     | out |   128|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WSTRB     | out |    16|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WLAST     | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WID       | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_WUSER     | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARVALID   | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARREADY   |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARADDR    | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARID      | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARLEN     | out |    32|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARSIZE    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARBURST   | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARLOCK    | out |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARCACHE   | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARPROT    | out |     3|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARQOS     | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARREGION  | out |     4|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_ARUSER    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RVALID    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RREADY    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RDATA     |  in |   128|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RLAST     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RID       |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RUSER     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_RRESP     |  in |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BVALID    |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BREADY    | out |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BRESP     |  in |     2|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BID       |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|m_axi_ddr_V_BUSER     |  in |     1|    m_axi   |          ddr_V         |    pointer   |
|bias_address0         | out |    10|  ap_memory |          bias          |     array    |
|bias_ce0              | out |     1|  ap_memory |          bias          |     array    |
|bias_d0               | out |    32|  ap_memory |          bias          |     array    |
|bias_q0               |  in |    32|  ap_memory |          bias          |     array    |
|bias_we0              | out |     1|  ap_memory |          bias          |     array    |
|bias_address1         | out |    10|  ap_memory |          bias          |     array    |
|bias_ce1              | out |     1|  ap_memory |          bias          |     array    |
|bias_d1               | out |    32|  ap_memory |          bias          |     array    |
|bias_q1               |  in |    32|  ap_memory |          bias          |     array    |
|bias_we1              | out |     1|  ap_memory |          bias          |     array    |
|scale_address0        | out |    10|  ap_memory |          scale         |     array    |
|scale_ce0             | out |     1|  ap_memory |          scale         |     array    |
|scale_d0              | out |    32|  ap_memory |          scale         |     array    |
|scale_q0              |  in |    32|  ap_memory |          scale         |     array    |
|scale_we0             | out |     1|  ap_memory |          scale         |     array    |
|scale_address1        | out |    10|  ap_memory |          scale         |     array    |
|scale_ce1             | out |     1|  ap_memory |          scale         |     array    |
|scale_d1              | out |    32|  ap_memory |          scale         |     array    |
|scale_q1              |  in |    32|  ap_memory |          scale         |     array    |
|scale_we1             | out |     1|  ap_memory |          scale         |     array    |
|ap_clk                |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_rst                |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_start              |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_done               | out |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_ready              | out |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_idle               | out |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
|ap_continue           |  in |     1| ap_ctrl_hs | dataflow_parent_loop.2 | return value |
+----------------------+-----+------+------------+------------------------+--------------+

