;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV 0, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ -80, @-20
	MOV 72, 800
	MOV -7, <-20
	ADD 270, 60
	MOV -7, <-20
	SUB @127, 106
	MOV @127, 102
	SUB @126, 633
	ADD 270, 367
	SUB <0, @2
	DJN -1, @-20
	SUB @127, 106
	MOV -7, <-20
	ADD 210, 30
	DAT #-0, <2
	SUB @127, 106
	SUB 27, -5
	MOV -7, <-20
	SPL <27, -5
	SPL <27, -5
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	ADD 270, 60
	ADD 210, 30
	ADD 270, 1
	CMP @121, 103
	SUB @127, 106
	SUB @127, 106
	SUB @127, 106
	CMP @121, 103
	SUB <0, @2
	SUB @127, 106
	DJN -1, @-20
	ADD 10, 9
	SUB @127, 106
	DJN -1, @-20
	MOV -7, <-20
	SUB @121, 103
	SUB @159, 109
	CMP -7, <-420
	JMP -1, @420
	ADD 210, 30
	CMP -7, <-420
	CMP -7, <-420
	ADD 270, 1
	CMP -7, <-420
