Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Tue May 22 11:43:19 2018
| Host             : alex-warc running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.803  |
| Dynamic (W)              | 1.642  |
| Device Static (W)        | 0.160  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.2   |
| Junction Temperature (C) | 45.8   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.031 |        4 |       --- |             --- |
| Slice Logic              |     0.022 |    20258 |       --- |             --- |
|   LUT as Logic           |     0.015 |     5656 |     53200 |           10.63 |
|   LUT as Shift Register  |     0.003 |     1043 |     17400 |            5.99 |
|   Register               |     0.003 |     9373 |    106400 |            8.81 |
|   CARRY4                 |     0.002 |      513 |     13300 |            3.86 |
|   F7/F8 Muxes            |    <0.001 |       54 |     53200 |            0.10 |
|   Others                 |     0.000 |     1779 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |       18 |     17400 |            0.10 |
| Signals                  |     0.029 |    12918 |       --- |             --- |
| Block RAM                |     0.011 |        4 |       140 |            2.86 |
| DSPs                     |     0.014 |       12 |       220 |            5.45 |
| I/O                      |    <0.001 |        5 |       200 |            2.50 |
| PS7                      |     1.533 |        1 |       --- |             --- |
| Static Power             |     0.160 |          |           |                 |
| Total                    |     1.803 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.124 |       0.108 |      0.016 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-------------------------------------------------------------+-----------------+
| Clock      | Domain                                                      | Constraint (ns) |
+------------+-------------------------------------------------------------+-----------------+
| clk_fpga_0 | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                | Power (W) |
+-----------------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                                    |     1.642 |
|   design_1_i                                                                                        |     1.642 |
|     FFT_Controller_0                                                                                |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         FFT_Controller_v0_1_S00_AXI_inst                                                            |    <0.001 |
|         axi                                                                                         |    <0.001 |
|     Pilot_Insertion_0                                                                               |     0.003 |
|       inst                                                                                          |     0.003 |
|         Pilot_Insertion_v0_1_S00_AXI_inst                                                           |     0.003 |
|         frame                                                                                       |    <0.001 |
|         pilot                                                                                       |    <0.001 |
|     Preamble_0                                                                                      |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         Preamble_v0_1_S00_AXI_inst                                                                  |    <0.001 |
|         pre                                                                                         |    <0.001 |
|     QAM_Modulator_1                                                                                 |    <0.001 |
|       inst                                                                                          |    <0.001 |
|         QAM_Modulator_v0_1_S00_AXI_inst                                                             |    <0.001 |
|         qam                                                                                         |    <0.001 |
|           qam2                                                                                      |    <0.001 |
|     axi_dma_0                                                                                       |     0.010 |
|       U0                                                                                            |     0.010 |
|         INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR                                              |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM                                   |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS                                                        |    <0.001 |
|           GEN_MM2S_DMA_CONTROL.I_MM2S_STS_MNGR                                                      |    <0.001 |
|         INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR                                              |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM                                   |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS                                                        |    <0.001 |
|           GEN_S2MM_DMA_CONTROL.I_S2MM_STS_MNGR                                                      |    <0.001 |
|         I_AXI_DMA_REG_MODULE                                                                        |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                             |    <0.001 |
|           GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER                                                    |    <0.001 |
|           GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER                                                    |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                           |     0.009 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                         |     0.005 |
|             ENABLE_AXIS_SKID.I_MM2S_SKID_BUF                                                        |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                             |     0.003 |
|               I_DATA_FIFO                                                                           |     0.003 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                         |     0.003 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                 |     0.003 |
|                     inst_fifo_gen                                                                   |     0.003 |
|                       gconvfifo.rf                                                                  |     0.003 |
|                         grf.rf                                                                      |     0.003 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.gdc.dc                                                             |    <0.001 |
|                               gsym_dc.dc                                                            |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |     0.003 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                |     0.003 |
|                               inst_blk_mem_gen                                                      |     0.003 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                |     0.003 |
|                                   valid.cstr                                                        |     0.003 |
|                                     ramloop[0].ram.r                                                |     0.003 |
|                                       prim_noinit.ram                                               |     0.003 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|             I_ADDR_CNTL                                                                             |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|             I_CMD_STATUS                                                                            |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                    |    <0.001 |
|               I_CMD_FIFO                                                                            |    <0.001 |
|             I_MSTR_PCC                                                                              |    <0.001 |
|               I_STRT_STRB_GEN                                                                       |    <0.001 |
|             I_RD_DATA_CNTL                                                                          |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|             I_RD_STATUS_CNTLR                                                                       |    <0.001 |
|             I_RESET                                                                                 |    <0.001 |
|           GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER                                                         |     0.004 |
|             ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF                                                   |    <0.001 |
|             GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT                                                     |    <0.001 |
|               ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF                                                 |    <0.001 |
|               I_DATA_FIFO                                                                           |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                         |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                 |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             gr1.gr1_int.rfwft                                                       |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                                                |    <0.001 |
|                               inst_blk_mem_gen                                                      |    <0.001 |
|                                 gnbram.gnativebmg.native_blk_mem_gen                                |    <0.001 |
|                                   valid.cstr                                                        |    <0.001 |
|                                     ramloop[0].ram.r                                                |    <0.001 |
|                                       prim_noinit.ram                                               |    <0.001 |
|               I_XD_FIFO                                                                             |    <0.001 |
|                 NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                     |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                                 |    <0.001 |
|                     inst_fifo_gen                                                                   |    <0.001 |
|                       gconvfifo.rf                                                                  |    <0.001 |
|                         grf.rf                                                                      |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                                                  |    <0.001 |
|                             grhf.rhf                                                                |    <0.001 |
|                             grss.gdc.dc                                                             |    <0.001 |
|                               gsym_dc.dc                                                            |    <0.001 |
|                             grss.rsts                                                               |    <0.001 |
|                             rpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                                                  |    <0.001 |
|                             gwss.wsts                                                               |    <0.001 |
|                             wpntr                                                                   |    <0.001 |
|                           gntv_or_sync_fifo.mem                                                     |    <0.001 |
|                             gdm.dm_gen.dm                                                           |    <0.001 |
|                               RAM_reg_0_7_0_5                                                       |    <0.001 |
|                               RAM_reg_0_7_6_8                                                       |    <0.001 |
|             GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC                                                   |    <0.001 |
|             GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER                                                  |    <0.001 |
|               GEN_INCLUDE_SCATTER.I_S2MM_SCATTER                                                    |    <0.001 |
|                 I_MSSAI_SKID_BUF                                                                    |    <0.001 |
|                 I_TSTRB_FIFO                                                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                          |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                                |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                                       |    <0.001 |
|                       DYNSHREG_F_I                                                                  |    <0.001 |
|                 SLICE_INSERTION                                                                     |    <0.001 |
|               I_DRE_CNTL_FIFO                                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|             I_ADDR_CNTL                                                                             |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|             I_CMD_STATUS                                                                            |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                                    |    <0.001 |
|               I_CMD_FIFO                                                                            |    <0.001 |
|             I_RESET                                                                                 |    <0.001 |
|             I_S2MM_MMAP_SKID_BUF                                                                    |    <0.001 |
|             I_WR_DATA_CNTL                                                                          |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|             I_WR_STATUS_CNTLR                                                                       |    <0.001 |
|               GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|               I_WRESP_STATUS_FIFO                                                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                            |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                                  |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                         |    <0.001 |
|                     DYNSHREG_F_I                                                                    |    <0.001 |
|         I_RST_MODULE                                                                                |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                                |    <0.001 |
|           GEN_RESET_FOR_S2MM.RESET_I                                                                |    <0.001 |
|           REG_HRD_RST                                                                               |    <0.001 |
|           REG_HRD_RST_OUT                                                                           |    <0.001 |
|     axi_interconnect                                                                                |    <0.001 |
|       xbar                                                                                          |    <0.001 |
|         inst                                                                                        |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                  |    <0.001 |
|             addr_arbiter_inst                                                                       |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                            |    <0.001 |
|             reg_slice_r                                                                             |    <0.001 |
|             splitter_ar                                                                             |    <0.001 |
|             splitter_aw                                                                             |    <0.001 |
|     axi_mem_intercon                                                                                |     0.004 |
|       m00_couplers                                                                                  |     0.001 |
|         auto_pc                                                                                     |     0.001 |
|           inst                                                                                      |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                            |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                                   |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                             |    <0.001 |
|                   inst                                                                              |    <0.001 |
|                     fifo_gen_inst                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                |    <0.001 |
|                           grf.rf                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                         |    <0.001 |
|                                 RAM_reg_0_31_0_0                                                    |    <0.001 |
|                             rstblk                                                                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst              |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                                 |    <0.001 |
|               USE_WRITE.write_addr_inst                                                             |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                                |    <0.001 |
|                   inst                                                                              |    <0.001 |
|                     fifo_gen_inst                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                |    <0.001 |
|                           grf.rf                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                         |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                    |    <0.001 |
|                             rstblk                                                                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst              |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                           |    <0.001 |
|                   inst                                                                              |    <0.001 |
|                     fifo_gen_inst                                                                   |    <0.001 |
|                       inst_fifo_gen                                                                 |    <0.001 |
|                         gconvfifo.rf                                                                |    <0.001 |
|                           grf.rf                                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                                |    <0.001 |
|                               gr1.gr1_int.rfwft                                                     |    <0.001 |
|                               grss.rsts                                                             |    <0.001 |
|                               rpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                                |    <0.001 |
|                               gwss.wsts                                                             |    <0.001 |
|                               wpntr                                                                 |    <0.001 |
|                             gntv_or_sync_fifo.mem                                                   |    <0.001 |
|                               gdm.dm_gen.dm                                                         |    <0.001 |
|                                 RAM_reg_0_31_0_4                                                    |    <0.001 |
|                             rstblk                                                                  |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst              |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst              |    <0.001 |
|               USE_WRITE.write_data_inst                                                             |    <0.001 |
|       s00_couplers                                                                                  |     0.001 |
|         auto_us                                                                                     |     0.001 |
|           inst                                                                                      |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                           |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                                |    <0.001 |
|                 r_pipe                                                                              |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                                        |    <0.001 |
|               USE_READ.read_addr_inst                                                               |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                             |    <0.001 |
|               si_register_slice_inst                                                                |    <0.001 |
|                 ar_pipe                                                                             |    <0.001 |
|       s01_couplers                                                                                  |    <0.001 |
|         auto_us                                                                                     |    <0.001 |
|           inst                                                                                      |    <0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                           |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                             |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                             |    <0.001 |
|               si_register_slice_inst                                                                |    <0.001 |
|                 aw_pipe                                                                             |    <0.001 |
|       xbar                                                                                          |     0.001 |
|         inst                                                                                        |     0.001 |
|           gen_samd.crossbar_samd                                                                    |     0.001 |
|             addr_arbiter_ar                                                                         |    <0.001 |
|             addr_arbiter_aw                                                                         |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                                      |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                                            |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                      |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                                        |    <0.001 |
|               b_pipe                                                                                |    <0.001 |
|               r_pipe                                                                                |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                                            |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                                 |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                      |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                                        |    <0.001 |
|               b_pipe                                                                                |    <0.001 |
|               r_pipe                                                                                |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                                        |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                                          |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                                          |    <0.001 |
|               wrouter_aw_fifo                                                                       |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                                      |    <0.001 |
|             splitter_aw_mi                                                                          |    <0.001 |
|     processing_system7_0                                                                            |     1.535 |
|       inst                                                                                          |     1.535 |
|     ps7_0_axi_periph                                                                                |     0.004 |
|       s00_couplers                                                                                  |     0.003 |
|         auto_pc                                                                                     |     0.003 |
|           inst                                                                                      |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                                    |     0.003 |
|               RD.ar_channel_0                                                                       |    <0.001 |
|                 ar_cmd_fsm_0                                                                        |    <0.001 |
|                 cmd_translator_0                                                                    |    <0.001 |
|                   incr_cmd_0                                                                        |    <0.001 |
|                   wrap_cmd_0                                                                        |    <0.001 |
|               RD.r_channel_0                                                                        |    <0.001 |
|                 rd_data_fifo_0                                                                      |    <0.001 |
|                 transaction_fifo_0                                                                  |    <0.001 |
|               SI_REG                                                                                |     0.001 |
|                 ar_pipe                                                                             |    <0.001 |
|                 aw_pipe                                                                             |    <0.001 |
|                 b_pipe                                                                              |    <0.001 |
|                 r_pipe                                                                              |    <0.001 |
|               WR.aw_channel_0                                                                       |    <0.001 |
|                 aw_cmd_fsm_0                                                                        |    <0.001 |
|                 cmd_translator_0                                                                    |    <0.001 |
|                   incr_cmd_0                                                                        |    <0.001 |
|                   wrap_cmd_0                                                                        |    <0.001 |
|               WR.b_channel_0                                                                        |    <0.001 |
|                 bid_fifo_0                                                                          |    <0.001 |
|                 bresp_fifo_0                                                                        |    <0.001 |
|       xbar                                                                                          |    <0.001 |
|         inst                                                                                        |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                                  |    <0.001 |
|             addr_arbiter_inst                                                                       |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                            |    <0.001 |
|             reg_slice_r                                                                             |    <0.001 |
|             splitter_ar                                                                             |    <0.001 |
|             splitter_aw                                                                             |    <0.001 |
|     rst_ps7_0_100M                                                                                  |    <0.001 |
|       U0                                                                                            |    <0.001 |
|         EXT_LPF                                                                                     |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                                 |    <0.001 |
|         SEQ                                                                                         |    <0.001 |
|           SEQ_COUNTER                                                                               |    <0.001 |
|     xfft_0                                                                                          |     0.083 |
|       U0                                                                                            |     0.083 |
|         i_synth                                                                                     |     0.083 |
|           axi_wrapper                                                                               |     0.002 |
|             config_channel_fifo                                                                     |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                 fifo0                                                                               |    <0.001 |
|             data_in_channel_fifo                                                                    |    <0.001 |
|               gen_non_real_time.data_in_fifo_pt1                                                    |    <0.001 |
|                 fifo0                                                                               |    <0.001 |
|             data_out_channel                                                                        |    <0.001 |
|               gen_non_real_time.fifo                                                                |    <0.001 |
|                 fifo0                                                                               |    <0.001 |
|           xfft_inst                                                                                 |     0.081 |
|             non_floating_point.arch_d.xfft_inst                                                     |     0.081 |
|               DOUT_CNT_CTRL_0                                                                       |    <0.001 |
|                 cnt                                                                                 |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|               FLOW                                                                                  |    <0.001 |
|                 has_cp_compare.cp_len_one_compare                                                   |    <0.001 |
|                 has_cp_compare.cp_len_two_compare                                                   |    <0.001 |
|                 has_cp_compare.cp_len_zero_compare                                                  |    <0.001 |
|                 has_rfs_counter.load_etc_detect                                                     |    <0.001 |
|                 has_rfs_counter.rfs_counter                                                         |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|                   using_load.load_max_compare                                                       |    <0.001 |
|                   using_load.load_max_minus_one_compare                                             |    <0.001 |
|                 has_rfs_counter.rfs_etc_detect                                                      |    <0.001 |
|                 proc0_counter                                                                       |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|                 proc_cnt_start                                                                      |    <0.001 |
|                 reset_sustain.delay_reset_3                                                         |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.delay_reset_7                                                         |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[0].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[1].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[2].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   tc_compare                                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[3].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                   tc_compare                                                                        |    <0.001 |
|                 reset_sustain.resets_4_pes[4].delay_reset_pe                                        |    <0.001 |
|                   counter_addsub                                                                    |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                 start_reg_delay                                                                     |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|               has_bit_reverse.delay_DV                                                              |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_addr_r_MSB                                                      |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_addr_w_MSB                                                      |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_done_int                                                        |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.delay_dout_rev_index_int                                              |    <0.001 |
|               has_bit_reverse.delay_reorder_write_addr                                              |    <0.001 |
|               has_bit_reverse.dig_rev_mem                                                           |     0.002 |
|                 blk_ram.use_bram_only.mem                                                           |     0.002 |
|               has_bit_reverse.dout_rev_we_delay                                                     |    <0.001 |
|                 no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram            |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.has_cyclic_prefix_outputs.delay_cpv                                   |    <0.001 |
|                 need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram                 |    <0.001 |
|                   i_bb_inst                                                                         |    <0.001 |
|               has_bit_reverse.has_cyclic_prefix_xk_counter.DOUT_CNT_CTRL_1                          |    <0.001 |
|                 cnt                                                                                 |    <0.001 |
|                   cnt_addsub                                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                                    |    <0.001 |
|                       no_pipelining.the_addsub                                                      |    <0.001 |
|                         i_lut6.i_lut6_addsub                                                        |    <0.001 |
|                           i_q.i_simple.qreg                                                         |    <0.001 |
|                   i_tc_compare_new                                                                  |    <0.001 |
|                   using_load.load_max_compare                                                       |    <0.001 |
|                   using_load.load_max_minus_one_compare                                             |    <0.001 |
|               has_bit_reverse.has_cyclic_prefix_xk_counter.xk_load_compare.cp_len_one_compare       |    <0.001 |
|               has_bit_reverse.has_cyclic_prefix_xk_counter.xk_load_compare.cp_len_two_compare       |    <0.001 |
|               has_bit_reverse.has_cyclic_prefix_xk_counter.xk_load_compare.cp_len_zero_compare      |    <0.001 |
|               has_bit_reverse.pe_out_reg                                                            |    <0.001 |
|               has_bit_reverse.unshifted_read_addr.read_addr_delay                                   |    <0.001 |
|               has_bit_reverse.var_pt_size_muxed_addresses.left_shifter                              |    <0.001 |
|                 delay_output                                                                        |    <0.001 |
|                 r9.shifter                                                                          |    <0.001 |
|               input_delay_im                                                                        |    <0.001 |
|               input_delay_re                                                                        |    <0.001 |
|               pe0_bf1_addr_gen                                                                      |    <0.001 |
|               pe0_bf2_start_gen                                                                     |    <0.001 |
|               pe_gen[0].natural_order_input.PE                                                      |     0.022 |
|                 FB_1.BF_1                                                                           |     0.005 |
|                   BTFLY0                                                                            |    <0.001 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |     0.003 |
|                     blk_ram.use_bram_only.mem                                                       |     0.003 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                   wr_addr_del                                                                       |    <0.001 |
|                   yes_nfft.bypass_1_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_2_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_3_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_reg                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 delay_addr_tw                                                                       |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.006 |
|                   i_cmpy                                                                            |     0.006 |
|                     three_mult_structure.use_dsp.i_dsp48                                            |     0.006 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                             |    <0.001 |
|                       dsp_preadder_3.reg_mult3_preadd_d                                             |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                                |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       optionally_negate_inputs                                                      |    <0.001 |
|                 has_TW_mult.TW                                                                      |     0.002 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |     0.002 |
|                     tw0.twgen0                                                                      |     0.002 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.dynamic.MUX0                                                            |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_xk_load_pipelining.xk_load_out_delay                                            |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.007 |
|                   BTFLY0                                                                            |     0.001 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |     0.003 |
|                     blk_ram.use_bram_only.mem                                                       |     0.003 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                   wr_addr_del                                                                       |    <0.001 |
|                   yes_nfft.bypass_1_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_2_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_3_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_reg                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                 scaling2bits.scaler_im                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling2bits.scaler_re                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|               pe_gen[1].natural_order_input.PE                                                      |     0.017 |
|                 FB_1.BF_1                                                                           |     0.003 |
|                   BTFLY0                                                                            |     0.001 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       var_length.shift_ram                                                          |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                           gen_output_regs.output_regs                                               |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   no_twos_cmp.REG_lower_im                                                          |    <0.001 |
|                   no_twos_cmp.REG_lower_re                                                          |    <0.001 |
|                   yes_nfft.bypass_1_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_2_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_3_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_reg                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.007 |
|                   i_cmpy                                                                            |     0.007 |
|                     three_mult_structure.use_dsp.i_dsp48                                            |     0.007 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                             |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                                |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       optionally_negate_inputs                                                      |     0.001 |
|                 has_TW_mult.TW                                                                      |     0.001 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.dynamic.MUX0                                                            |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_xk_load_pipelining.xk_load_out_delay                                            |    <0.001 |
|                 hasbf2.FB_2.BF_2                                                                    |     0.004 |
|                   BTFLY0                                                                            |     0.002 |
|                     logic_bfly_byp.add_i                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.add_r                                                            |    <0.001 |
|                       adder                                                                         |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_i                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                     logic_bfly_byp.sub_r                                                            |    <0.001 |
|                       sub                                                                           |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                                |    <0.001 |
|                           no_pipelining.the_addsub                                                  |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                    |    <0.001 |
|                               i_q.i_simple.qreg                                                     |    <0.001 |
|                   MEM                                                                               |    <0.001 |
|                     dist_ram.srlram.ram                                                             |    <0.001 |
|                       var_length.shift_ram                                                          |    <0.001 |
|                         i_bb_inst                                                                   |    <0.001 |
|                           gen_output_regs.output_regs                                               |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[18].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[19].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[20].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[21].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[22].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[23].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[24].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[25].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[26].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[27].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[28].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[29].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[30].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[31].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[32].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[33].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[34].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[35].i_lls_only                           |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                            |    <0.001 |
|                           lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                            |    <0.001 |
|                   mem_mux_and_reg_upper_im                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mem_mux_and_reg_upper_re                                                          |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   mux_sel_reg                                                                       |    <0.001 |
|                   twos_cmp.REG_lower_im                                                             |    <0.001 |
|                   twos_cmp.REG_lower_re                                                             |    <0.001 |
|                   twos_cmp.delay_fwdinv                                                             |    <0.001 |
|                   twos_cmp.im_cmp                                                                   |    <0.001 |
|                   twos_cmp.re_cmp                                                                   |    <0.001 |
|                   yes_nfft.bypass_1_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_2_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_3_reg                                                             |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   yes_nfft.bypass_reg                                                               |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                 scaling2bits.scaler_im                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling2bits.scaler_re                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|               pe_gen[2].natural_order_input.PE                                                      |     0.017 |
|                 FW_1.BF_1                                                                           |     0.003 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxA                                            |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxB                                            |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.006 |
|                   i_cmpy                                                                            |     0.006 |
|                     three_mult_structure.use_dsp.i_dsp48                                            |     0.006 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                             |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                       mult3_preadder_d_minus_a.mult3                                                |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       optionally_negate_inputs                                                      |    <0.001 |
|                 has_TW_mult.TW                                                                      |    <0.001 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.dynamic.MUX0                                                            |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_tw_out_fwd_inv_gen.fwd_inv_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_xk_load_pipelining.xk_load_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                    |     0.004 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxA                                            |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxB                                            |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   in_comm_ctr_del                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   logic_twoscomp.im_cmp                                                             |    <0.001 |
|                   logic_twoscomp.re_cmp                                                             |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[17].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 scaling2bits.scaler_im                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling2bits.scaler_re                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|               pe_gen[3].natural_order_input.PE                                                      |     0.016 |
|                 FW_1.BF_1                                                                           |     0.003 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxA                                            |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxB                                            |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                         gen_output_regs.output_regs                                                 |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[0].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[10].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[11].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[12].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[13].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[14].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[15].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[16].i_lls_only                             |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[1].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[2].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[3].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[4].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[5].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[6].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[7].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[8].i_lls_only                              |    <0.001 |
|                         lls_area.depth_lteq_1srl.gen_srl[9].i_lls_only                              |    <0.001 |
|                 delay_addr_bf2                                                                      |    <0.001 |
|                 has_TW_mult.MULT                                                                    |     0.006 |
|                   i_cmpy                                                                            |     0.006 |
|                     three_mult_structure.use_dsp.i_dsp48                                            |     0.006 |
|                       dsp_preadder_1.reg_mult1_preadd_d                                             |    <0.001 |
|                       mult1_preadder_d_plus_a.mult1                                                 |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay                        |    <0.001 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       mult2_preadder_d_plus_a.mult2                                                 |     0.001 |
|                         mult                                                                        |     0.001 |
|                       mult3_preadder_d_minus_a.mult3                                                |     0.002 |
|                         mult                                                                        |     0.002 |
|                           use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay                       |    <0.001 |
|                       optionally_negate_inputs                                                      |    <0.001 |
|                 has_TW_mult.TW                                                                      |    <0.001 |
|                   ADD0                                                                              |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   MUX0                                                                              |    <0.001 |
|                   delay_tw_addr_msb                                                                 |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   twiddle_generator                                                                 |    <0.001 |
|                     tw2.twgen2                                                                      |    <0.001 |
|                 has_TW_mult.delay_fwd_inv                                                           |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_TW_mult.dynamic.MUX0                                                            |    <0.001 |
|                 has_TW_mult.sync_tw_addr                                                            |    <0.001 |
|                 has_addr_gen.bf2_addr_gen                                                           |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_addr_gen.next_bf1_addr_delay                                                    |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.next_bf2_start_delay                                                   |    <0.001 |
|                   need_sclr_lut.real_shift_ram.d3plus.not_use_hlutnm_srls.i_shift_ram               |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_addr_gen.tw_addr_gen                                                            |    <0.001 |
|                   cnt                                                                               |    <0.001 |
|                     cnt_addsub                                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                     i_tc_compare_new                                                                |    <0.001 |
|                   output_cnt.next_start_int_equ                                                     |    <0.001 |
|                 has_bf2_fwd_inv.bf2_fwd_inv_delay                                                   |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.has_scale_out_gen.scale_out_delay                              |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 has_xk_load_pipelining.xk_load_out_delay                                            |    <0.001 |
|                   no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram          |    <0.001 |
|                     i_bb_inst                                                                       |    <0.001 |
|                 hasbf2.FW_2.BF_2                                                                    |     0.005 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxA                                            |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   depthx1_balance.delay_lteq_16.out_muxB                                            |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   in_comm_ctr_del                                                                   |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   logic_twoscomp.im_cmp                                                             |    <0.001 |
|                   logic_twoscomp.re_cmp                                                             |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   out_comm_ctr_del_1_srl_only.out_comm_ctr_del_1                                    |    <0.001 |
|                     no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram        |    <0.001 |
|                       i_bb_inst                                                                     |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                   sign_sel_gen.fwd_inv_reg                                                          |    <0.001 |
|                 scaling2bits.scaler_im                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling2bits.scaler_re                                                              |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|               pe_gen[4].natural_order_input.PE                                                      |     0.004 |
|                 FW_1.BF_1                                                                           |     0.003 |
|                   add_subs.add_i                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   add_subs.add_r                                                                    |    <0.001 |
|                     adder                                                                           |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                                                  |    <0.001 |
|                         no_pipelining.the_addsub                                                    |    <0.001 |
|                           i_lut6.i_lut6_addsub                                                      |    <0.001 |
|                             i_q.i_simple.qreg                                                       |    <0.001 |
|                   bypass_balance.fabric.my_delay_lt_eq_16.out_muxA                                  |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   bypass_balance.fabric.my_delay_lt_eq_16.out_muxB                                  |    <0.001 |
|                     slicel_slicem_implementation.delay_line                                         |    <0.001 |
|                     slicel_slicem_implementation.mux                                                |    <0.001 |
|                   in_commutator_A                                                                   |    <0.001 |
|                   in_commutator_B                                                                   |    <0.001 |
|                   mux_in_A                                                                          |    <0.001 |
|                   mux_in_B                                                                          |    <0.001 |
|                   mux_out_A                                                                         |    <0.001 |
|                   mux_out_B                                                                         |    <0.001 |
|                   need_bypass.bypass_reg                                                            |    <0.001 |
|                   out_comm_ctr_del_1_fde_and_srl.out_comm_ctr_del_1                                 |    <0.001 |
|                   out_comm_ctr_del_2                                                                |    <0.001 |
|                   out_commutator_A                                                                  |    <0.001 |
|                   out_commutator_B                                                                  |    <0.001 |
|                 has_scale_pipelining.has_tw_scale_delay.fixed_tw_scale_delay.tw_scale_delay         |    <0.001 |
|                 has_scale_pipelining.pe_scale_delay                                                 |    <0.001 |
|                 has_xk_load_pipelining.has_tw_xk_load_delay.fixed_tw_xk_load_delay.tw_xk_load_delay |    <0.001 |
|                 has_xk_load_pipelining.xk_load_out_delay                                            |    <0.001 |
|                 no_addr_gen.final_next_bf2_start_delay                                              |    <0.001 |
|                 no_addr_gen.var_bf2_start_delay.var_bf2_start_delay_mux                             |    <0.001 |
|                   slicel_slicem_implementation.delay_line                                           |    <0.001 |
|                   slicel_slicem_implementation.mux                                                  |    <0.001 |
|                 scaling1bit.scaler_im                                                               |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|                 scaling1bit.scaler_re                                                               |    <0.001 |
|                   scale_mux                                                                         |    <0.001 |
|               run_time_1.MUX0                                                                       |    <0.001 |
|                 use_mux8.mux8                                                                       |    <0.001 |
|               timing_cnts_has_nfft.sub                                                              |    <0.001 |
|                 subtracter                                                                          |    <0.001 |
|                   i_baseblox.i_baseblox_addsub                                                      |    <0.001 |
|                     no_pipelining.the_addsub                                                        |    <0.001 |
|                       i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                         i_q.i_simple.qreg                                                           |    <0.001 |
|     xlconcat_0                                                                                      |     0.000 |
+-----------------------------------------------------------------------------------------------------+-----------+


