// vseq: Set if equal
VI_VV_LOOP
({
    vd = sreg_t(vs1) == sreg_t(vs2);
})
