@echo off
REM ****************************************************************************
REM Vivado (TM) v2020.1 (64-bit)
REM
REM Filename    : simulate.bat
REM Simulator   : Xilinx Vivado Simulator
REM Description : Script for simulating the design by launching the simulator
REM
REM Generated by Vivado on Wed Aug 06 11:57:11 +0500 2025
REM SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
REM
REM Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
REM
REM usage: simulate.bat
REM
REM ****************************************************************************
echo "xsim tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch tb_top.tcl -view C:/Users/aa08453/CNN-on-FPGA/project_2/tb_top_behav.wcfg -view C:/Users/aa08453/CNN-on-FPGA/project_2/conv_tb_behav.wcfg -view C:/Users/aa08453/CNN-on-FPGA/project_2/pool_tb_behav.wcfg -view C:/Users/aa08453/CNN-on-FPGA/project_2/tb_top_behav1.wcfg -log simulate.log"
call xsim  tb_top_behav -key {Behavioral:sim_1:Functional:tb_top} -tclbatch tb_top.tcl -view C:/Users/aa08453/CNN-on-FPGA/project_2/tb_top_behav.wcfg -view C:/Users/aa08453/CNN-on-FPGA/project_2/conv_tb_behav.wcfg -view C:/Users/aa08453/CNN-on-FPGA/project_2/pool_tb_behav.wcfg -view C:/Users/aa08453/CNN-on-FPGA/project_2/tb_top_behav1.wcfg -log simulate.log
if "%errorlevel%"=="0" goto SUCCESS
if "%errorlevel%"=="1" goto END
:END
exit 1
:SUCCESS
exit 0
