# do claptonver1_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying /home/quartus/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {claptonver1_7_1200mv_100c_slow.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:38 on May 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." claptonver1_7_1200mv_100c_slow.vo 
# -- Compiling module claptonver1
# 
# Top level modules:
# 	claptonver1
# End time: 16:05:38 on May 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim {/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:38 on May 26,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim" /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt 
# -- Compiling module claptonver1_vlg_tst
# 
# Top level modules:
# 	claptonver1_vlg_tst
# End time: 16:05:38 on May 26,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  claptonver1_vlg_tst
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" claptonver1_vlg_tst 
# Start time: 16:05:38 on May 26,2019
# Loading work.claptonver1_vlg_tst
# Loading work.claptonver1
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_jtag
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# Loading instances from claptonver1_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3017) /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt(61): [TFMPC] - Too few port connections. Expected 30, found 25.
#    Time: 0 ps  Iteration: 0  Instance: /claptonver1_vlg_tst/i1 File: claptonver1_7_1200mv_100c_slow.vo
# ** Warning: (vsim-3722) /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt(61): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt(61): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt(61): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt(61): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# ** Warning: (vsim-3722) /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt(61): [TFMPC] - Missing connection for port 'exec'.
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from claptonver1_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /claptonver1_vlg_tst File: /export/home/016/a0163072/CPU/git/claptonver1/simulation/modelsim/claptonver1_test1.vt
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Running testbench
# Break key hit
# Simulation stop requested.
# End time: 16:10:20 on May 26,2019, Elapsed time: 0:04:42
# Errors: 0, Warnings: 6
