$comment
	File created using the following command:
		vcd file nsubburaj_shiftregister_verilog.msim.vcd -direction
$end
$date
	Thu Nov 25 12:00:17 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module nsubburaj_shiftregister_verilog_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 8 " sw [7:0] $end
$var wire 1 # ledr [3] $end
$var wire 1 $ ledr [2] $end
$var wire 1 % ledr [1] $end
$var wire 1 & ledr [0] $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 . CLK~input_o $end
$var wire 1 / CLK~inputCLKENA0_outclk $end
$var wire 1 0 sw[0]~input_o $end
$var wire 1 1 sw[1]~input_o $end
$var wire 1 2 sw[3]~input_o $end
$var wire 1 3 sw[4]~input_o $end
$var wire 1 4 sw[5]~input_o $end
$var wire 1 5 sw[6]~input_o $end
$var wire 1 6 sw[7]~input_o $end
$var wire 1 7 sw[2]~input_o $end
$var wire 1 8 R~3_combout $end
$var wire 1 9 R~2_combout $end
$var wire 1 : R~1_combout $end
$var wire 1 ; R~0_combout $end
$var wire 1 < R [3] $end
$var wire 1 = R [2] $end
$var wire 1 > R [1] $end
$var wire 1 ? R [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b100011 "
0&
0%
0$
0#
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
11
02
03
14
05
06
07
08
09
1:
0;
0?
0>
0=
0<
$end
#500
1!
1.
1/
1>
1%
#1000
b100111 "
b100101 "
0!
01
17
0.
0/
0:
19
#1500
1!
1.
1/
0>
1=
1$
0%
18
09
#2000
0!
0.
0/
#2500
1!
1.
1/
0=
1<
1#
0$
08
#3000
0!
0.
0/
#3500
1!
1.
1/
0<
0#
#4000
b100001 "
b100011 "
0!
11
07
0.
0/
1:
#4500
1!
1.
1/
1>
1%
#5000
b101011 "
b101001 "
0!
01
12
0.
0/
1;
0:
19
#5500
1!
1.
1/
1?
0>
1=
1$
0%
1&
1:
18
09
#6000
0!
0.
0/
#6500
1!
1.
1/
1>
0=
1<
1#
0$
1%
19
08
#7000
0!
0.
0/
#7500
1!
1.
1/
1=
0<
0#
1$
18
#8000
b101011 "
0!
11
0.
0/
0;
09
08
#8500
1!
1.
1/
0?
0=
0$
0&
#9000
b101010 "
b101110 "
b101100 "
0!
00
01
17
0.
0/
#9500
1!
1.
1/
#10000
