{"vcs1":{"timestamp_begin":1740053064.706972544, "rt":3.79, "ut":3.59, "st":0.15}}
{"vcselab":{"timestamp_begin":1740053068.580439442, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1740053068.886353158, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740053064.408964922}
{"VCS_COMP_START_TIME": 1740053064.408964922}
{"VCS_COMP_END_TIME": 1740053069.193869706}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 288020}}
{"vcselab": {"peak_mem": 150348}}
