$date
	Thu Nov 28 15:42:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_display_7_segmentos_paridade $end
$var wire 1 ! C7 $end
$var wire 1 " C6 $end
$var wire 1 # C5 $end
$var wire 1 $ C4 $end
$var wire 1 % C3 $end
$var wire 1 & C2 $end
$var wire 1 ' C1 $end
$var reg 1 ( A $end
$var reg 1 ) B $end
$var reg 1 * C $end
$var reg 1 + D $end
$var reg 1 , E $end
$var reg 1 - Paridade $end
$scope module uut $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * C $end
$var wire 1 + D $end
$var wire 1 , E $end
$var wire 1 - Paridade $end
$var reg 1 ' C1 $end
$var reg 1 & C2 $end
$var reg 1 % C3 $end
$var reg 1 $ C4 $end
$var reg 1 # C5 $end
$var reg 1 " C6 $end
$var reg 1 ! C7 $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 . i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 .
0-
0,
0+
0*
0)
0(
0'
1&
1%
0$
1#
1"
1!
$end
#10000
0"
0#
0%
0&
1-
1,
b1 .
#20000
1+
0,
b10 .
#30000
1#
1$
1&
1'
0-
1,
b11 .
#40000
0#
0$
0&
0'
1-
1*
0+
0,
b100 .
#50000
0!
1#
1%
1'
0-
1,
b101 .
#60000
1"
1$
0%
0'
1+
0,
b110 .
#70000
1!
0"
0#
0$
1-
1,
b111 .
#80000
1)
0*
0+
0,
b1000 .
#90000
0!
1"
1$
1&
0-
1,
b1001 .
#100000
1!
1#
1%
0&
1+
0,
b1010 .
#110000
0"
0#
0$
0%
1-
1,
b1011 .
#120000
1"
1#
1'
0-
1*
0+
0,
b1100 .
#130000
0"
0#
0'
1-
1,
b1101 .
#140000
1+
0,
b1110 .
#150000
0!
1"
1#
0-
1,
b1111 .
#160000
1!
0"
0#
1-
1(
0)
0*
0+
0,
b10000 .
#170000
1$
1%
1&
1'
0-
1,
b10001 .
#180000
0!
1"
1#
0%
0&
1+
0,
b10010 .
#190000
1!
0"
0#
0$
0'
1-
1,
b10011 .
#200000
0!
0-
1*
0+
0,
b10100 .
#210000
1!
1-
1,
b10101 .
#220000
1+
0,
b10110 .
#230000
0!
0-
1,
b10111 .
#240000
1)
0*
0+
0,
b11000 .
#250000
1!
1-
1,
b11001 .
#260000
1+
0,
b11010 .
#270000
0!
0-
1,
b11011 .
#280000
1!
1-
1*
0+
0,
b11100 .
#290000
0!
0-
1,
b11101 .
#300000
1+
0,
b11110 .
#310000
1!
1-
1,
b11111 .
