#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Dec 27 17:18:45 2020
# Process ID: 11832
# Current directory: d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex
# Command line: vivado.exe -notrace -source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/AXI_VIP_Test/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl
# Log file: d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/vivado.log
# Journal file: d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex\vivado.jou
#-----------------------------------------------------------
start_gui
source d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/AXI_VIP_Test/.Xil/axi_vip_0/tmp_axi_vip_0.srcs/sources_1/ip/axi_vip_0/axi_vip_0_ex.tcl -notrace
update_compile_order -fileset sources_1
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
launch_simulation -simset [get_filesets sim_adv_mst_active__pt_passive__slv_comb ]
source axi_vip_0_exdes_adv_mst_active__pt_passive__slv_comb.tcl
run 10 us
close_sim
open_bd_design {d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj/axi_vip_0_ex/axi_vip_0_ex.srcs/sources_1/bd/ex_sim/ex_sim.bd}
launch_simulation -simset [get_filesets sim_all_config ]
source axi_vip_0_exdes_tb.tcl
close_sim
close_bd_design [get_bd_designs ex_sim]
create_bd_design "design_1"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {0.5 -112 -163} [get_bd_cells axi_vip_0]
update_compile_order -fileset sources_1
save_bd_design
open_example_project -force -dir d:/Vivado_Project/MS.CnnAccFPGA/Vivado_proj [get_ips  design_1_axi_vip_0_0]
