var areaJSON='{"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[39.8065, 25.9979, 16.2875, 20.0885, 2.10804], "total":[214986, 278321, 545, 32, 357], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[134500, 172452, 397, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[8779, 12545, 78, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 2 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"Pipe and channel resources", "type":"group", "children":[{"name":"ddot.cl:69 (_xLoader_uX_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"ddot.cl", "line":69}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"ddot.cl:70 (_yLoader_uY_channel)", "type":"resource", "data":[11, 1542, 13, 0, 0], "debug":[[{"filename":"ddot.cl", "line":70}]], "details":[{"type":"text", "text":"Channel is implemented 512 bits wide by 256 deep."}, {"type":"brief", "text":"512b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}, {"name":"ddot.cl:72 (_Out_unloader_channel)", "type":"resource", "data":[11, 198, 2, 0, 0], "debug":[[{"filename":"ddot.cl", "line":72}]], "details":[{"type":"text", "text":"Channel is implemented 64 bits wide by 256 deep."}, {"type":"brief", "text":"64b wide by 256 deep."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"name":"kernel_Out", "compute_units":1, "type":"function", "total_percent":[11.7976, 8.26428, 4.39917, 0.221157, 2.10804], "total_kernel_resources":[64930, 75173, 6, 32, 284], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1072, 2225, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_24\' (ddot.cl:170)\\n - \'_uZ_1_temp\' (ddot.cl:128)\\n - \'_uZ_1_shreg\' (ddot.cl:130)\\n - \'_12\' (ddot.cl:141)\\n - \'_17\' (ddot.cl:152)", "type":"resource", "data":[7, 11, 2, 0, 0], "debug":[[{"filename":"ddot.cl", "line":128}], [{"filename":"ddot.cl", "line":130}], [{"filename":"ddot.cl", "line":141}], [{"filename":"ddot.cl", "line":152}], [{"filename":"ddot.cl", "line":170}]], "details":[{"type":"text", "text":"Type: Shift Register (2 or fewer tap points)"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"text", "text":"1 register of width 64 and depth 64"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 64 width by 64 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ddot.cl:132)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":132}]], "details":[{"type":"text", "text":"Type: Shift Register (1 or fewer tap point)"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Shift Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uX_s0_k\' (ddot.cl:137)", "type":"resource", "data":[14, 73, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_uX_s0_kk\' (ddot.cl:139)", "type":"resource", "data":[7, 11, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":139}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth"}]}, {"name":"ddot.cl:129 (_Z_uZ_2_temp_shreg)", "type":"resource", "data":[0, 0, 0, 0, 205], "debug":[[{"filename":"ddot.cl", "line":129}]], "details":[{"type":"table", "Private memory":"Stall-Free", "Requested size":"512 bytes", "Implemented size":"512 bytes", "Number of banks":"1", "Bank width":"4096 bits", "Bank depth":"1 word", "Total replication":"1", "Additional information":[{"type":"text", "text":"Requested size 512 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}, {"type":"brief", "text":"Stall-Free,\\n512B requested,\\n512B implemented."}]}, {"name":"kernel_Out.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[20, 97, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"ddot.cl:137", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]]}, {"name":"ddot.cl:201", "type":"resource", "data":[2, 32, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":201}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:137", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:201", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":201}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ddot.cl:132", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":132}]]}, {"name":"ddot.cl:137", "type":"resource", "data":[8, 7, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:132", "type":"resource", "data":[27, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":132}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[27, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:137", "type":"resource", "data":[77, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:162", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":162}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:202", "type":"resource", "data":[11, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":202}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[4692, 56706, 0, 0, 58], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[4692, 56706, 0, 0, 58]}]}, {"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ddot.cl:253", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":253}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[9, 7, 2, 0, 0], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[25287, 1638, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":62, "data":[1054, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":155, "data":[155, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":155, "data":[155, 5, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":217, "data":[62, 0, 0, 0, 0]}, {"name":"32-bit And", "type":"resource", "count":620, "data":[62, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":155, "data":[3162, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":279, "data":[1235, 57, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":124, "data":[1550, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":806, "data":[5147, 1364, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":62, "data":[3534, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":248, "data":[708, 212, 0, 0, 0]}, {"name":"64-bit Integer Subtract", "type":"resource", "count":31, "data":[31, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":310, "data":[8432, 0, 0, 0, 0]}]}, {"name":"ddot.cl:222", "type":"resource", "data":[2058, 4105, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":222}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[2058, 4105, 0, 0, 0], "details":[{"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"ddot.cl", "line":"129"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}, {"name":"ddot.cl:237", "type":"resource", "data":[19090, 139, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":237}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":97, "data":[97, 2, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":98, "data":[98, 1, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":32, "data":[32, 31, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[51, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":198, "data":[2899, 71, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":65, "data":[396, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":66, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":106, "data":[727, 0, 0, 0, 0]}, {"name":"64-bit And", "type":"resource", "count":425, "data":[60, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":64, "data":[3555, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":164, "data":[391, 34, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":128, "data":[861, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":292, "data":[7402, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":96, "data":[2498, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:241", "type":"resource", "data":[779, 65, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":241}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":1, "data":[17, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":2, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"128-bit Select", "type":"resource", "count":1, "data":[37, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":3, "data":[50, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":9, "data":[65, 4, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":2, "data":[23, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":4, "data":[6, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":13, "data":[57, 0, 0, 0, 0]}, {"name":"64-bit And", "type":"resource", "count":15, "data":[59, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":2, "data":[111, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":6, "data":[15, 1, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":2, "data":[12, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":12, "data":[265, 59, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":2, "data":[58, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:251", "type":"resource", "data":[5, 2, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":251}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[5, 2, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_Out.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1122, 9717, 1, 0, 9], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1122, 9717, 1, 0, 9]}]}, {"name":"Feedback", "type":"resource", "data":[82, 58, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[3, 2, 0, 0, 0]}, {"name":"ddot.cl:130", "type":"resource", "data":[15, 9, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":130}]]}, {"name":"ddot.cl:137", "type":"resource", "data":[24, 15, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]]}, {"name":"ddot.cl:139", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":139}]]}, {"name":"ddot.cl:162", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":162}]]}, {"name":"ddot.cl:202", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":202}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[15, 11, 1, 0, 1], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1628, 92, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":4, "data":[68, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":11, "data":[11, 2, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":11, "data":[11, 2, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":14, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit And", "type":"resource", "count":40, "data":[4, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":10, "data":[204, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":18, "data":[79, 3, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":8, "data":[100, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":52, "data":[328, 76, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":4, "data":[228, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":16, "data":[45, 9, 0, 0, 0]}, {"name":"64-bit Integer Subtract", "type":"resource", "count":2, "data":[2, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":20, "data":[544, 0, 0, 0, 0]}]}, {"name":"No Source Line", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":0}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}]}, {"name":"ddot.cl:130", "type":"resource", "data":[7, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":130}]], "children":[{"name":"7-bit Integer Subtract", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:137", "type":"resource", "data":[2, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":137}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":2, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:139", "type":"resource", "data":[15, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":139}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 0, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":4, "data":[2, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:155", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":155}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:158", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":158}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:171", "type":"resource", "data":[51, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":171}]], "children":[{"name":"64-bit Select", "type":"resource", "count":1, "data":[51, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:182", "type":"resource", "data":[3916, 12, 0, 32, 0], "debug":[[{"filename":"ddot.cl", "line":182}]], "children":[{"name":"1-bit And", "type":"resource", "count":16, "data":[16, 0, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":16, "data":[208, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":32, "data":[36, 4, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":16, "data":[8, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":16, "data":[96, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":8, "data":[96, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":32, "data":[72, 0, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":40, "data":[288, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":64, "data":[2136, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":8, "data":[96, 0, 0, 0, 0]}, {"name":"8-bit Integer Compare", "type":"resource", "count":8, "data":[8, 8, 0, 0, 0]}, {"name":"8-bit Or", "type":"resource", "count":8, "data":[8, 0, 0, 0, 0]}, {"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply", "type":"resource", "count":8, "data":[848, 0, 0, 32, 0]}], "replace_name":"true"}, {"name":"ddot.cl:183", "type":"resource", "data":[4640, 119, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":183}]], "children":[{"name":"\'Count leading zeros\' Function Call", "type":"resource", "count":4, "data":[68, 0, 0, 0, 0]}, {"name":"1-bit And", "type":"resource", "count":22, "data":[22, 8, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":26, "data":[26, 1, 0, 0, 0]}, {"name":"1-bit Select", "type":"resource", "count":6, "data":[6, 1, 0, 0, 0]}, {"name":"1-bit Xor", "type":"resource", "count":10, "data":[2, 2, 0, 0, 0]}, {"name":"32-bit Integer Add", "type":"resource", "count":12, "data":[204, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":60, "data":[726, 32, 0, 0, 0]}, {"name":"32-bit Integer Subtract", "type":"resource", "count":16, "data":[120, 0, 0, 0, 0]}, {"name":"32-bit Or", "type":"resource", "count":20, "data":[24, 0, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":58, "data":[380, 64, 0, 0, 0]}, {"name":"64-bit And", "type":"resource", "count":88, "data":[238, 0, 0, 0, 0]}, {"name":"64-bit Integer Add", "type":"resource", "count":12, "data":[684, 0, 0, 0, 0]}, {"name":"64-bit Integer Compare", "type":"resource", "count":38, "data":[76, 11, 0, 0, 0]}, {"name":"64-bit Or", "type":"resource", "count":8, "data":[234, 0, 0, 0, 0]}, {"name":"64-bit Select", "type":"resource", "count":56, "data":[1368, 0, 0, 0, 0]}, {"name":"64-bit Xor", "type":"resource", "count":18, "data":[462, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:209", "type":"resource", "data":[34, 24, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":209}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[34, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"ddot.cl", "line":"129"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_unloader", "compute_units":1, "type":"function", "total_percent":[0.516375, 0.294007, 0.244382, 0, 0], "total_kernel_resources":[1692, 4176, 0, 0, 41], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"kernel_unloader.B0", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[62, 55, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[7, 2, 0, 0, 0]}, {"name":"ddot.cl:270", "type":"resource", "data":[55, 53, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":270}]]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:260", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":260}]], "children":[{"name":"Channel Read", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:266", "type":"resource", "data":[291, 1710, 0, 0, 31], "debug":[[{"filename":"ddot.cl", "line":266}]], "children":[{"name":"Store", "type":"resource", "count":1, "data":[291, 1710, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}, {"name":"kernel_xLoader", "compute_units":1, "type":"function", "total_percent":[0.622481, 0.333099, 0.31092, 0.626613, 0], "total_kernel_resources":[2526, 5313, 17, 0, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ddot.cl:79)\\n - \'_4\' (ddot.cl:91)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":79}], [{"filename":"ddot.cl", "line":91}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ddot.cl:79)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":79}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_k\' (ddot.cl:82)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (ddot.cl:84)", "type":"resource", "data":[7, 11, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":84}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth"}]}, {"name":"kernel_xLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"ddot.cl:82", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:82", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ddot.cl:79", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":79}]]}, {"name":"ddot.cl:82", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]]}, {"name":"ddot.cl:91", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"ddot.cl:79", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":79}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:82", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:84", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":84}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:91", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":91}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_xLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ddot.cl:95", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":95}]]}]}]}, {"name":"kernel_xLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 188, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 188, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ddot.cl:79", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":79}]]}, {"name":"ddot.cl:82", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]]}, {"name":"ddot.cl:84", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":84}]]}, {"name":"ddot.cl:91", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":91}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:82", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":82}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:84", "type":"resource", "data":[14.5, 1, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":84}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:88", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"ddot.cl", "line":88}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"ddot.cl:89", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":89}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:91", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":91}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}, {"name":"kernel_yLoader", "compute_units":1, "type":"function", "total_percent":[0.622481, 0.333099, 0.31092, 0.626613, 0], "total_kernel_resources":[2526, 5313, 17, 0, 16], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1338, 2411, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ddot.cl:103)\\n - \'_9\' (ddot.cl:115)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":103}], [{"filename":"ddot.cl", "line":115}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_addr_temp\' (ddot.cl:103)", "type":"resource", "data":[7, 36, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":103}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 32 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 32 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_k\' (ddot.cl:106)", "type":"resource", "data":[7, 37, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 33 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 33 width by 1 depth"}]}, {"name":"Private Variable: \\n - \'_yLoader_s0_kk\' (ddot.cl:108)", "type":"resource", "data":[7, 11, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":108}]], "details":[{"type":"text", "text":"Type: Register"}, {"type":"text", "text":"1 register of width 7 and depth 1"}, {"type":"brief", "text":"Register,\\n1 reg, 7 width by 1 depth"}]}, {"name":"kernel_yLoader.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[18, 65, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[16, 31, 0, 0, 0]}, {"name":"ddot.cl:106", "type":"resource", "data":[2, 34, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]]}]}, {"name":"Feedback", "type":"resource", "data":[8, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[8, 2, 0, 0, 0]}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:106", "type":"resource", "data":[151, 2, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":2, "data":[70, 2, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[16, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B1", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[0, 2, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0, 2, 0, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[9, 7, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ddot.cl:103", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":103}]]}, {"name":"ddot.cl:106", "type":"resource", "data":[7, 7, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]]}, {"name":"ddot.cl:115", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":115}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":0}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}]}, {"name":"ddot.cl:103", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":103}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:106", "type":"resource", "data":[45, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"33-bit Integer Add", "type":"resource", "count":1, "data":[33, 0, 0, 0, 0]}, {"name":"33-bit Integer Compare", "type":"resource", "count":1, "data":[11, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:108", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":108}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:115", "type":"resource", "data":[9, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":115}]], "children":[{"name":"33-bit Select", "type":"resource", "count":1, "data":[9, 0, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"kernel_yLoader.B2", "type":"basicblock", "children":[{"name":"Feedback", "type":"resource", "data":[5, 8, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"ddot.cl:119", "type":"resource", "data":[5, 8, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":119}]]}]}]}, {"name":"kernel_yLoader.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[85, 188, 2, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[85, 188, 2, 0, 0]}]}, {"name":"Feedback", "type":"resource", "data":[34, 27, 0, 0, 0], "details":[{"type":"brief", "text":"Loop-carried dependencies"}, {"type":"text", "text":"Resources for loop-carried dependencies. To reduce this area:", "details":[{"type":"text", "text":"reduce number and size of loop-carried variables"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[0.666667, 0, 0, 0, 0]}, {"name":"ddot.cl:103", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":103}]]}, {"name":"ddot.cl:106", "type":"resource", "data":[8, 5, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]]}, {"name":"ddot.cl:108", "type":"resource", "data":[24, 22, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":108}]]}, {"name":"ddot.cl:115", "type":"resource", "data":[0.666667, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":115}]]}]}, {"name":"Cluster logic", "type":"resource", "data":[6, 4, 0, 0, 4], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"ddot.cl:106", "type":"resource", "data":[0.5, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":106}]], "children":[{"name":"1-bit Or", "type":"resource", "count":1, "data":[0.5, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:108", "type":"resource", "data":[14.5, 1, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":108}]], "children":[{"name":"1-bit And", "type":"resource", "count":3, "data":[2, 1, 0, 0, 0]}, {"name":"1-bit Or", "type":"resource", "count":3, "data":[1.5, 0, 0, 0, 0]}, {"name":"2-bit Select", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}, {"name":"7-bit Integer Add", "type":"resource", "count":1, "data":[7, 0, 0, 0, 0]}, {"name":"7-bit Integer Compare", "type":"resource", "count":1, "data":[2, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:112", "type":"resource", "data":[684, 2470, 15, 0, 0], "debug":[[{"filename":"ddot.cl", "line":112}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[684, 2470, 15, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}, {"name":"ddot.cl:113", "type":"resource", "data":[3, 2, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":113}]], "children":[{"name":"Channel Write", "type":"resource", "count":1, "data":[3, 2, 0, 0, 0]}], "replace_name":"true"}, {"name":"ddot.cl:115", "type":"resource", "data":[32, 0, 0, 0, 0], "debug":[[{"filename":"ddot.cl", "line":115}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}], "replace_name":"true"}]}]}]}]}';
var area_srcJSON='{"children":[{"children":[{"data":[134500,172452,397,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[8779,12545,78,0,0],"details":[{"text":"Global interconnect for 2 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 2 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#hnj1476724450050"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[11,1542,13,0,0],"debug":[[{"filename":"ddot.cl","line":69}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ddot.cl:69 (_xLoader_uX_channel)","type":"resource"},{"data":[11,1542,13,0,0],"debug":[[{"filename":"ddot.cl","line":70}]],"details":[{"text":"Channel is implemented 512 bits wide by 256 deep.","type":"text"},{"text":"512b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ddot.cl:70 (_yLoader_uY_channel)","type":"resource"},{"data":[11,198,2,0,0],"debug":[[{"filename":"ddot.cl","line":72}]],"details":[{"text":"Channel is implemented 64 bits wide by 256 deep.","type":"text"},{"text":"64b wide by 256 deep.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Channels","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}],"text":"See %L for more information","type":"text"}],"name":"ddot.cl:72 (_Out_unloader_channel)","type":"resource"}],"data":[33,3282,28,0,0],"name":"Pipe and channel resources","type":"group"},{"children":[{"data":[134,97,3,0,2],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1072,2225,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,11,2,0,0],"details":[{"text":"Type: Shift Register (2 or fewer tap points)","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"1 register of width 64 and depth 64","type":"text"},{"text":"Shift Register,\\n1 reg, 7 width by 1 depth,\\n1 reg, 64 width by 64 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_24\' (ddot.cl:170)\\n - \'_uZ_1_temp\' (ddot.cl:128)\\n - \'_uZ_1_shreg\' (ddot.cl:130)\\n - \'_12\' (ddot.cl:141)\\n - \'_17\' (ddot.cl:152)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Shift Register (1 or fewer tap point)","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Shift Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ddot.cl:132)","type":"resource"},{"data":[14,73,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_k\' (ddot.cl:137)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_uX_s0_kk\' (ddot.cl:139)","type":"resource"},{"data":[0,0,0,0,205],"details":[{"Additional information":[{"text":"Requested size 512 bytes, implemented size 512 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"1 word","Bank width":"4096 bits","Implemented size":"512 bytes","Number of banks":1,"Private memory":"Stall-Free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}],"text":"See %L for more information.","type":"text"}],"Requested size":"512 bytes","Total replication":1,"type":"table"},{"text":"Stall-Free,\\n512B requested,\\n512B implemented.","type":"brief"}],"name":"ddot.cl:129 (_Z_uZ_2_temp_shreg)","type":"resource"},{"children":[{"count":4,"data":[5830,66456,1,0,67],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":66,"data":[1122,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":166,"data":[166,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":166,"data":[166,7,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":231,"data":[66,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Xor","type":"resource"},{"count":660,"data":[66,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit And","type":"resource"},{"count":166,"data":[3398,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Add","type":"resource"},{"count":297,"data":[1314,60,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":132,"data":[1650,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":858,"data":[5475,1440,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Select","type":"resource"},{"count":66,"data":[3762,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Add","type":"resource"},{"count":264,"data":[753,221,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Compare","type":"resource"},{"count":33,"data":[33,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Integer Subtract","type":"resource"},{"count":330,"data":[8976,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"64-bit Select","type":"resource"}],"data":[32777,68186,1,0,67],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"State","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"33-bit Integer Add","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"33-bit Integer Compare","type":"resource"},{"count":2,"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"1-bit Or","type":"resource"}],"data":[232,36,0,0,0],"debug":[[{"filename":"ddot.cl","line":137}]],"name":"ddot.cl:137","type":"resource"},{"children":[{"count":1,"data":[2,32,0,0,0],"debug":[[{"filename":"ddot.cl","line":201}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":201}]],"name":"32-bit Integer Add","type":"resource"}],"data":[34,32,0,0,0],"debug":[[{"filename":"ddot.cl","line":201}]],"name":"ddot.cl:201","type":"resource"},{"children":[{"count":1,"data":[27,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":132}]],"name":"33-bit Select","type":"resource"}],"data":[27,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":132}]],"name":"ddot.cl:132","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":162}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":162}]],"name":"ddot.cl:162","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":202}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":202}]],"name":"ddot.cl:202","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[2058,4105,0,0,0],"debug":[[{"filename":"ddot.cl","line":222}]],"name":"Load","type":"resource"}],"data":[2058,4105,0,0,0],"debug":[[{"filename":"ddot.cl","line":222}]],"name":"ddot.cl:222","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":97,"data":[97,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"1-bit And","type":"resource"},{"count":98,"data":[98,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"1-bit Or","type":"resource"},{"count":32,"data":[32,31,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"1-bit Select","type":"resource"},{"count":3,"data":[51,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"32-bit Integer Add","type":"resource"},{"count":198,"data":[2899,71,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"32-bit Integer Compare","type":"resource"},{"count":65,"data":[396,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":66,"data":[6,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"32-bit Or","type":"resource"},{"count":106,"data":[727,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"32-bit Select","type":"resource"},{"count":425,"data":[60,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"64-bit And","type":"resource"},{"count":64,"data":[3555,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"64-bit Integer Add","type":"resource"},{"count":164,"data":[391,34,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"64-bit Integer Compare","type":"resource"},{"count":128,"data":[861,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"64-bit Or","type":"resource"},{"count":292,"data":[7402,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"64-bit Select","type":"resource"},{"count":96,"data":[2498,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"64-bit Xor","type":"resource"}],"data":[19090,139,0,0,0],"debug":[[{"filename":"ddot.cl","line":237}]],"name":"ddot.cl:237","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[17,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":2,"data":[2,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"1-bit And","type":"resource"},{"count":2,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[37,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"128-bit Select","type":"resource"},{"count":3,"data":[50,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"32-bit Integer Add","type":"resource"},{"count":9,"data":[65,4,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[23,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":4,"data":[6,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"32-bit Or","type":"resource"},{"count":13,"data":[57,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"32-bit Select","type":"resource"},{"count":15,"data":[59,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"64-bit And","type":"resource"},{"count":2,"data":[111,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"64-bit Integer Add","type":"resource"},{"count":6,"data":[15,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"64-bit Integer Compare","type":"resource"},{"count":2,"data":[12,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"64-bit Or","type":"resource"},{"count":12,"data":[265,59,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"64-bit Select","type":"resource"},{"count":2,"data":[58,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"64-bit Xor","type":"resource"}],"data":[779,65,0,0,0],"debug":[[{"filename":"ddot.cl","line":241}]],"name":"ddot.cl:241","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[5,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":251}]],"name":"Channel Write","type":"resource"}],"data":[5,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":251}]],"name":"ddot.cl:251","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":130}]],"name":"7-bit Integer Subtract","type":"resource"}],"data":[7,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":130}]],"name":"ddot.cl:130","replace_name":"true","type":"resource"},{"children":[{"count":3,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":139}]],"name":"1-bit And","type":"resource"},{"count":4,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":139}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":139}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":139}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":139}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[15,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":139}]],"name":"ddot.cl:139","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":155}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":155}]],"name":"ddot.cl:155","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":158}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":158}]],"name":"ddot.cl:158","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[51,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":171}]],"name":"64-bit Select","type":"resource"}],"data":[51,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":171}]],"name":"ddot.cl:171","replace_name":"true","type":"resource"},{"children":[{"count":16,"data":[16,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"1-bit And","type":"resource"},{"count":16,"data":[208,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"32-bit Integer Add","type":"resource"},{"count":32,"data":[36,4,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"32-bit Integer Compare","type":"resource"},{"count":16,"data":[8,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"32-bit Or","type":"resource"},{"count":16,"data":[96,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"32-bit Select","type":"resource"},{"count":8,"data":[96,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"64-bit Integer Add","type":"resource"},{"count":32,"data":[72,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"64-bit Integer Compare","type":"resource"},{"count":40,"data":[288,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"64-bit Or","type":"resource"},{"count":64,"data":[2136,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"64-bit Select","type":"resource"},{"count":8,"data":[96,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"64-bit Xor","type":"resource"},{"count":8,"data":[8,8,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"8-bit Integer Compare","type":"resource"},{"count":8,"data":[8,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"8-bit Or","type":"resource"},{"count":8,"data":[848,0,0,32,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"unsigned 64-bit x unsigned 64-bit to 108-bit Integer Multiply","type":"resource"}],"data":[3916,12,0,32,0],"debug":[[{"filename":"ddot.cl","line":182}]],"name":"ddot.cl:182","replace_name":"true","type":"resource"},{"children":[{"count":4,"data":[68,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"\'Count leading zeros\' Function Call","type":"resource"},{"count":22,"data":[22,8,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"1-bit And","type":"resource"},{"count":26,"data":[26,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"1-bit Or","type":"resource"},{"count":6,"data":[6,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"1-bit Select","type":"resource"},{"count":10,"data":[2,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"1-bit Xor","type":"resource"},{"count":12,"data":[204,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"32-bit Integer Add","type":"resource"},{"count":60,"data":[726,32,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"32-bit Integer Compare","type":"resource"},{"count":16,"data":[120,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"32-bit Integer Subtract","type":"resource"},{"count":20,"data":[24,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"32-bit Or","type":"resource"},{"count":58,"data":[380,64,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"32-bit Select","type":"resource"},{"count":88,"data":[238,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"64-bit And","type":"resource"},{"count":12,"data":[684,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"64-bit Integer Add","type":"resource"},{"count":38,"data":[76,11,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"64-bit Integer Compare","type":"resource"},{"count":8,"data":[234,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"64-bit Or","type":"resource"},{"count":56,"data":[1368,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"64-bit Select","type":"resource"},{"count":18,"data":[462,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"64-bit Xor","type":"resource"}],"data":[4640,119,0,0,0],"debug":[[{"filename":"ddot.cl","line":183}]],"name":"ddot.cl:183","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[34,24,0,0,0],"debug":[[{"filename":"ddot.cl","line":209}]],"name":"Store","type":"resource"}],"data":[34,24,0,0,0],"debug":[[{"filename":"ddot.cl","line":209}]],"name":"ddot.cl:209","replace_name":"true","type":"resource"}],"compute_units":1,"data":[64930,75173,6,32,284],"debug":[[{"filename":"ddot.cl","line":128}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_Out","total_kernel_resources":[64930,75173,6,32,284],"total_percent":[11.7976,8.26428,4.39917,0.221157,2.10804],"type":"function"},{"children":[{"data":[62,55,0,0,0],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":260}]],"name":"Channel Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":260}]],"name":"ddot.cl:260","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[291,1710,0,0,31],"debug":[[{"filename":"ddot.cl","line":266}]],"name":"Store","type":"resource"}],"data":[291,1710,0,0,31],"debug":[[{"filename":"ddot.cl","line":266}]],"name":"ddot.cl:266","replace_name":"true","type":"resource"}],"compute_units":1,"data":[1692,4176,0,0,41],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_unloader","total_kernel_resources":[1692,4176,0,0,41],"total_percent":[0.516375,0.294007,0.244382,0,0],"type":"function"},{"children":[{"data":[68,52,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ddot.cl:79)\\n - \'_4\' (ddot.cl:91)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ddot.cl:79)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_k\' (ddot.cl:82)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_xLoader_s0_kk\' (ddot.cl:84)","type":"resource"},{"children":[{"count":3,"data":[101,221,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[110,221,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"ddot.cl","line":82}]],"name":"ddot.cl:82","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":79}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":79}]],"name":"ddot.cl:79","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[46.5,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":84}]],"name":"ddot.cl:84","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":91}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":91}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":91}]],"name":"ddot.cl:91","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"ddot.cl","line":88}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"ddot.cl","line":88}]],"name":"ddot.cl:88","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":89}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":89}]],"name":"ddot.cl:89","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2526,5313,17,0,16],"debug":[[{"filename":"ddot.cl","line":79}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_xLoader","total_kernel_resources":[2526,5313,17,0,16],"total_percent":[0.622481,0.333099,0.31092,0.626613,0],"type":"function"},{"children":[{"data":[68,52,0,0,6],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1338,2411,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Coalesced Private Variables: \\n - \'_addr_temp\' (ddot.cl:103)\\n - \'_9\' (ddot.cl:115)","type":"resource"},{"data":[7,36,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 32 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 32 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_addr_temp\' (ddot.cl:103)","type":"resource"},{"data":[7,37,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 33 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 33 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_k\' (ddot.cl:106)","type":"resource"},{"data":[7,11,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"1 register of width 7 and depth 1","type":"text"},{"text":"Register,\\n1 reg, 7 width by 1 depth","type":"brief"}],"name":"Private Variable: \\n - \'_yLoader_s0_kk\' (ddot.cl:108)","type":"resource"},{"children":[{"count":3,"data":[101,221,2,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"33-bit Select","type":"resource"}],"data":[110,221,2,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[2,34,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"32-bit Integer Add","type":"resource"},{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[16,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"32-bit Select","type":"resource"},{"count":2,"data":[66,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"33-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[11,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"33-bit Integer Compare","type":"resource"},{"count":1,"data":[0.5,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"1-bit Or","type":"resource"}],"data":[198.5,36,0,0,0],"debug":[[{"filename":"ddot.cl","line":106}]],"name":"ddot.cl:106","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":103}]],"name":"33-bit Select","type":"resource"}],"data":[9,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":103}]],"name":"ddot.cl:103","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"32-bit Integer Add","type":"resource"},{"count":3,"data":[2,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"1-bit And","type":"resource"},{"count":3,"data":[1.5,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[7,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"7-bit Integer Add","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"7-bit Integer Compare","type":"resource"}],"data":[46.5,1,0,0,0],"debug":[[{"filename":"ddot.cl","line":108}]],"name":"ddot.cl:108","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[9,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":115}]],"name":"33-bit Select","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":115}]],"name":"32-bit Integer Add","type":"resource"}],"data":[41,0,0,0,0],"debug":[[{"filename":"ddot.cl","line":115}]],"name":"ddot.cl:115","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[684,2470,15,0,0],"debug":[[{"filename":"ddot.cl","line":112}]],"name":"Load","type":"resource"}],"data":[684,2470,15,0,0],"debug":[[{"filename":"ddot.cl","line":112}]],"name":"ddot.cl:112","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":113}]],"name":"Channel Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"ddot.cl","line":113}]],"name":"ddot.cl:113","replace_name":"true","type":"resource"}],"compute_units":1,"data":[2526,5313,17,0,16],"debug":[[{"filename":"ddot.cl","line":103}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"kernel_yLoader","total_kernel_resources":[2526,5313,17,0,16],"total_percent":[0.622481,0.333099,0.31092,0.626613,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[80486,105869,148,32,357],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[214986,278321,545,32,357],"total_percent":[39.8065,25.9979,16.2875,20.0885,2.10804],"type":"module"}';
var mavJSON='{"nodes":[{"type":"kernel", "id":2, "name":"kernel_Out", "children":[{"type":"bb", "id":3, "name":"kernel_Out.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":4, "name":"kernel_Out.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"5"}]}, {"type":"bb", "id":5, "name":"kernel_Out.B2", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":6, "name":"kernel_Out.B3", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"ddot.cl", "line":222}]], "details":[{"type":"table", "Width":"4096 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"_Z_uZ_2_temp_shreg", "Start Cycle":"1", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":9, "name":"Channel Write", "debug":[[{"filename":"ddot.cl", "line":251}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"60", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":16, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":17, "name":"End", "details":[{"type":"table", "Start Cycle":"60", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"60"}]}, {"type":"bb", "id":7, "name":"kernel_Out.B4", "children":[{"type":"inst", "id":11, "name":"Channel Read", "debug":[[{"filename":"ddot.cl", "line":155}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":13, "name":"Channel Read", "debug":[[{"filename":"ddot.cl", "line":158}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"6", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":15, "name":"Store", "debug":[[{"filename":"ddot.cl", "line":209}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"_Z_uZ_2_temp_shreg", "Start Cycle":"49", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":18, "name":"Loop Input", "debug":[[{"filename":"ddot.cl", "line":139}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"19"}]}, {"type":"inst", "id":19, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"53", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"53", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}, {"type":"memtype", "id":20, "name":"Local Memory", "children":[{"type":"memsys", "id":21, "name":"_Z_uZ_2_temp_shreg", "debug":[[{"filename":"ddot.cl", "line":129}]], "details":[{"type":"table", "details":[{"type":"brief", "text":"512B requested\\n512B implemented"}], "Requested size":"512 bytes", "Implemented size":"512 bytes", "Number of banks":"1", "Bank width":"4096 bits", "Bank depth":"1 word", "Total replication":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"}]}]}]}]}]}, {"type":"kernel", "id":25, "name":"kernel_xLoader", "children":[{"type":"bb", "id":26, "name":"kernel_xLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":27, "name":"kernel_xLoader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"29"}]}, {"type":"bb", "id":28, "name":"kernel_xLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":29, "name":"kernel_xLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":30, "name":"kernel_xLoader.B4", "children":[{"type":"inst", "id":31, "name":"Load", "debug":[[{"filename":"ddot.cl", "line":88}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":32, "name":"Channel Write", "debug":[[{"filename":"ddot.cl", "line":89}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":33, "name":"Loop Input", "debug":[[{"filename":"ddot.cl", "line":84}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"34"}]}, {"type":"inst", "id":34, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":36, "name":"kernel_yLoader", "children":[{"type":"bb", "id":37, "name":"kernel_yLoader.B0", "details":[{"type":"table", "Latency":"2"}]}, {"type":"bb", "id":38, "name":"kernel_yLoader.B1", "details":[{"type":"table", "Latency":"5", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"40"}]}, {"type":"bb", "id":39, "name":"kernel_yLoader.B2", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":40, "name":"kernel_yLoader.B3", "details":[{"type":"table", "Latency":"0", "II":"1", "Subloops":"Yes", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"bb", "id":41, "name":"kernel_yLoader.B4", "children":[{"type":"inst", "id":42, "name":"Load", "debug":[[{"filename":"ddot.cl", "line":112}]], "details":[{"type":"table", "Width":"512 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"7", "Latency":"127", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":43, "name":"Channel Write", "debug":[[{"filename":"ddot.cl", "line":113}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"135", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":44, "name":"Loop Input", "debug":[[{"filename":"ddot.cl", "line":108}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"45"}]}, {"type":"inst", "id":45, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"135", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"135", "II":"1", "Subloops":"No", "Pipelined":"Yes", "Fmax Bottlenecks":"No", "Loop Info":""}]}]}, {"type":"kernel", "id":46, "name":"kernel_unloader", "children":[{"type":"bb", "id":47, "name":"kernel_unloader.B0", "children":[{"type":"inst", "id":48, "name":"Channel Read", "debug":[[{"filename":"ddot.cl", "line":260}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256", "Stall-free":"No", "Start Cycle":"2", "Latency":"0", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Channels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#qah1476410829821"}]}]}]}, {"type":"inst", "id":49, "name":"Store", "debug":[[{"filename":"ddot.cl", "line":266}]], "details":[{"type":"table", "Width":"64 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Stores to":"_unloader_mem_channel", "Start Cycle":"2", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"}]}]}]}, {"type":"inst", "id":50, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":51, "name":"End", "details":[{"type":"table", "Start Cycle":"3", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"3"}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":35, "name":"DDR", "details":[{"type":"table", "Number of banks":"2"}]}]}, {"type":"channel", "id":10, "name":"_Out_unloader_channel", "debug":[[{"filename":"ddot.cl", "line":122}]], "details":[{"type":"table", "Width":"64 bits", "Depth":"256"}]}, {"type":"channel", "id":12, "name":"_xLoader_uX_channel", "debug":[[{"filename":"ddot.cl", "line":122}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}, {"type":"channel", "id":14, "name":"_yLoader_uY_channel", "debug":[[{"filename":"ddot.cl", "line":122}]], "details":[{"type":"table", "Width":"512 bits", "Depth":"256"}]}], "links":[{"from":9, "to":10}, {"from":12, "to":11}, {"from":14, "to":13}, {"from":21, "to":8}, {"from":15, "to":21}, {"from":5, "to":4}, {"from":3, "to":4}, {"from":19, "to":5}, {"from":5, "to":16}, {"from":8, "to":17}, {"from":9, "to":17}, {"from":19, "to":18}, {"from":4, "to":18}, {"from":11, "to":19}, {"from":13, "to":19}, {"from":15, "to":19}, {"from":16, "to":8}, {"from":8, "to":9}, {"from":18, "to":11}, {"from":18, "to":13}, {"from":11, "to":15}, {"from":13, "to":15}, {"from":32, "to":12}, {"from":29, "to":27}, {"from":26, "to":27}, {"from":29, "to":28}, {"from":34, "to":29}, {"from":34, "to":33}, {"from":27, "to":33}, {"from":31, "to":34}, {"from":32, "to":34}, {"from":33, "to":31}, {"from":31, "to":32}, {"from":35, "to":31}, {"from":43, "to":14}, {"from":40, "to":38}, {"from":37, "to":38}, {"from":40, "to":39}, {"from":45, "to":40}, {"from":45, "to":44}, {"from":38, "to":44}, {"from":42, "to":45}, {"from":43, "to":45}, {"from":44, "to":42}, {"from":42, "to":43}, {"from":35, "to":42}, {"from":10, "to":48}, {"from":48, "to":51}, {"from":49, "to":51}, {"from":50, "to":48}, {"from":48, "to":49}, {"from":49, "to":35}]}';
var loopsJSON='{"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: kernel_Out", "data":["", "", ""], "debug":[[{"filename":"ddot.cl", "line":122}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_Out.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ddot.cl", "line":137}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_Out.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ddot.cl", "line":139}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"ddot.cl", "line":"155"}]}, {"type":"text", "text":"Channel Read Operation (%L)", "links":[{"filename":"ddot.cl", "line":"158"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[{"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ddot.cl", "line":144}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ddot.cl", "line":177}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ddot.cl", "line":198}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}]}, {"name":"Fully unrolled loop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"ddot.cl", "line":219}]], "details":[{"type":"brief", "text":"Unrolled by #pragma unroll"}, {"type":"text", "text":"Unrolled by #pragma unroll"}], "children":[]}]}, {"name":"Kernel: kernel_xLoader", "data":["", "", ""], "debug":[[{"filename":"ddot.cl", "line":75}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_xLoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ddot.cl", "line":82}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_xLoader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ddot.cl", "line":84}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ddot.cl", "line":"88"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"ddot.cl", "line":"89"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_yLoader", "data":["", "", ""], "debug":[[{"filename":"ddot.cl", "line":99}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}], "children":[{"name":"kernel_yLoader.B1", "data":["Yes", ">=1", "0"], "debug":[[{"filename":"ddot.cl", "line":106}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"Stallable instruction: n/a"}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Nested Loops", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#rfr1469543500580"}]}], "children":[{"name":"kernel_yLoader.B4", "data":["Yes", "~1", "1"], "debug":[[{"filename":"ddot.cl", "line":108}]], "details":[{"type":"brief", "text":" "}, {"type":"text", "text":"Hyper-Optimized loop structure: n/a"}, {"type":"text", "text":"II is an approximation due to the following stallable instructions:", "details":[{"type":"text", "text":"Load Operation (%L)", "links":[{"filename":"ddot.cl", "line":"112"}]}, {"type":"text", "text":"Channel Write Operation (%L)", "links":[{"filename":"ddot.cl", "line":"113"}]}]}, {"type":"text", "text":"Maximum concurrent iterations: Capacity of loop", "details":[{"type":"text", "text":"Use the %L viewer to estimate capacity", "links":[{"view":"Fmax II Report"}]}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Loops in a Single Work-Item Kernel", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#wfa1476380079940"}]}], "children":[]}]}]}, {"name":"Kernel: kernel_unloader", "data":["", "", ""], "debug":[[{"filename":"ddot.cl", "line":256}]], "details":[{"type":"brief", "text":"Single work-item execution"}, {"type":"text", "text":"Single work-item execution"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#ipp1476408832230"}]}]}]}';
var fmax_iiJSON='{"basicblocks":{"kernel_Out.B0":{"name":"kernel_Out.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B1":{"name":"kernel_Out.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ddot.cl", "line":"137"}]}]}}, "kernel_Out.B2":{"name":"kernel_Out.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_Out.B3":{"name":"kernel_Out.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":60, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_Out.B4":{"name":"kernel_Out.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":53, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ddot.cl", "line":"139"}]}]}}, "kernel_xLoader.B0":{"name":"kernel_xLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B1":{"name":"kernel_xLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ddot.cl", "line":"82"}]}]}}, "kernel_xLoader.B2":{"name":"kernel_xLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_xLoader.B3":{"name":"kernel_xLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_xLoader.B4":{"name":"kernel_xLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ddot.cl", "line":"84"}]}]}}, "kernel_yLoader.B0":{"name":"kernel_yLoader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":2, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yLoader.B1":{"name":"kernel_yLoader.B1", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":5, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ddot.cl", "line":"106"}]}]}}, "kernel_yLoader.B2":{"name":"kernel_yLoader.B2", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}, "kernel_yLoader.B3":{"name":"kernel_yLoader.B3", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":0, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":1, "loop_location":{}}, "kernel_yLoader.B4":{"name":"kernel_yLoader.B4", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":1, "latency":135, "max_interleaving":1, "is_fmax_bottleneck":"No", "is_loop_header":"Yes", "is_single_block_loop":"Yes", "loop_layer":2, "loop_location":{"details":[{"type":"text", "text":"Loop:  (%L)", "links":[{"filename":"ddot.cl", "line":"108"}]}]}}, "kernel_unloader.B0":{"name":"kernel_unloader.B0", "target_fmax":"Not specified", "target_ii":"Not specified", "achieved_fmax":"240.0", "achieved_ii":2, "latency":3, "max_interleaving":2, "is_fmax_bottleneck":"No", "is_loop_header":"No", "is_single_block_loop":"No", "loop_layer":0, "loop_location":{}}}, "functions":{"kernel_Out":{"debug":[{"filename":"ddot.cl", "line":122}], "loop_hierachy":{"kernel_Out__no_loop":["kernel_Out.B0", "kernel_Out.B3"], "kernel_Out.B1":["kernel_Out.B1", "kernel_Out.B4", "kernel_Out.B2"], "kernel_Out.B4":["kernel_Out.B4"]}}, "kernel_xLoader":{"debug":[{"filename":"ddot.cl", "line":75}], "loop_hierachy":{"kernel_xLoader__no_loop":["kernel_xLoader.B0", "kernel_xLoader.B2"], "kernel_xLoader.B1":["kernel_xLoader.B1", "kernel_xLoader.B4", "kernel_xLoader.B3"], "kernel_xLoader.B4":["kernel_xLoader.B4"]}}, "kernel_yLoader":{"debug":[{"filename":"ddot.cl", "line":99}], "loop_hierachy":{"kernel_yLoader__no_loop":["kernel_yLoader.B0", "kernel_yLoader.B2"], "kernel_yLoader.B1":["kernel_yLoader.B1", "kernel_yLoader.B4", "kernel_yLoader.B3"], "kernel_yLoader.B4":["kernel_yLoader.B4"]}}, "kernel_unloader":{"debug":[{"filename":"ddot.cl", "line":256}], "loop_hierachy":{"kernel_unloader__no_loop":["kernel_unloader.B0"]}}}}';
var summaryJSON='{"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"kernel_Out", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ddot.cl", "line":122}]]}, {"name":"kernel_unloader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ddot.cl", "line":256}]]}, {"name":"kernel_xLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ddot.cl", "line":75}]]}, {"name":"kernel_yLoader", "data":["Single work-item", "No", [1, 1, 1], 1], "details":[{"type":"text", "text":"Kernel type: Single work-item"}, {"type":"text", "text":"Required workgroup size: (1, 1, 1)"}, {"type":"text", "text":"Maximum workgroup size: 1"}], "debug":[[{"filename":"ddot.cl", "line":99}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"kernel_Out", "data":[64930, 75173, 6, 32, 284], "debug":[[{"filename":"ddot.cl", "line":122}]]}, {"name":"kernel_unloader", "data":[1692, 4176, 0, 0, 41], "debug":[[{"filename":"ddot.cl", "line":256}]]}, {"name":"kernel_xLoader", "data":[2526, 5313, 17, 0, 16], "debug":[[{"filename":"ddot.cl", "line":75}]]}, {"name":"kernel_yLoader", "data":[2526, 5313, 17, 0, 16], "debug":[[{"filename":"ddot.cl", "line":99}]]}, {"name":"Kernel Subtotal", "classes":["summary-highlight", "nohover"], "data":[71674, 89975, 40, 32, 357]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[8779, 12545, 78, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[134500, 172452, 397, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Pipe and channel resources", "classes":["summary-highlight", "nohover"], "data":[33, 3282, 28, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[214986, 278321, 545, 32, 357], "data_percent":[25.1622, 16.2875, 20.0885, 2.10804]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[]}}';
var infoJSON='{"name":"Info","rows":[{"classes":["info-table"],"data":["ddot"],"name":"Project Name"},{"data":["Arria 10, 10AX115S2F45I2SGES, dcp_bsp:pac_a10"],"name":"Target Family, Device, Board"},{"data":["19.4.0 Build 64"],"name":"AOC Version"},{"data":["19.2.0 Build 57 Pro"],"name":"Quartus Version"},{"data":["aoc -v -profile -fpc -fp-relaxed -report -high-effort -board=pac_a10 ddot.cl -o ddot.aocx"],"name":"Command"},{"data":["Tue May  2 12:41:21 2023"],"name":"Reports Generated At"}]}';
var warningsJSON='{"rows":[]}';
var quartusJSON='{"quartusFitClockSummary":{  "name":"Quartus Fit Clock Summary"  ,"columns":["", "Kernel fmax", "2x clock fmax"]  ,"children":[  {    "name":"Frequency (MHz)","data":[288.00 ,576.00]  }]},"quartusFitResourceUsageSummary":{  "name":"Quartus Fit Resource Utilization Summary"  ,"columns":["", "ALMs", "FFs", "RAMs", "DSPs", "MLABs"]  ,"children":[  {"name":"Full design (all kernels)","data":[45547.2 ,81409 ,37 ,32 ,330  ]  },  {"name":"kernel_Out","data":[41862.7 ,72892 ,5 ,32 ,274]  },  {"name":"kernel_unloader","data":[1234.4 ,2773 ,0 ,0 ,32]  },  {"name":"kernel_xLoader","data":[1230.9 ,2877 ,16 ,0 ,12]  },  {"name":"kernel_yLoader","data":[1219.2 ,2867 ,16 ,0 ,12]  }]}}';
var fileJSON=[{"path":"/home/u166759/t2sp/t2s/tests/lasa/dot/ddot/ddot.cl", "name":"ddot.cl", "has_active_debug_locs":false, "absName":"/home/u166759/t2sp/t2s/tests/lasa/dot/ddot/ddot.cl", "content":"/*OpenCL C x86-64-linux-avx-avx2-avx512-avx512_skylake-enable_synthesis-f16c-fma-intel_fpga-opencl-sse41*/\012#pragma OPENCL FP_CONTRACT ON\012#pragma OPENCL EXTENSION cl_khr_fp64 : enable\012#define float_from_bits(x) as_float(x)\012inline float nan_f32() { return NAN; }\012inline float neg_inf_f32() { return -INFINITY; }\012inline float inf_f32() { return INFINITY; }\012inline bool is_nan_f32(float x) {return isnan(x); }\012inline bool is_inf_f32(float x) {return isinf(x); }\012inline bool is_finite_f32(float x) {return isfinite(x); }\012#define sqrt_f32 sqrt \012#define sin_f32 sin \012#define cos_f32 cos \012#define exp_f32 exp \012#define log_f32 log \012#define abs_f32 fabs \012#define floor_f32 floor \012#define ceil_f32 ceil \012#define round_f32 round \012#define trunc_f32 trunc \012#define pow_f32 pow\012#define asin_f32 asin \012#define acos_f32 acos \012#define tan_f32 tan \012#define atan_f32 atan \012#define atan2_f32 atan2\012#define sinh_f32 sinh \012#define asinh_f32 asinh \012#define cosh_f32 cosh \012#define acosh_f32 acosh \012#define tanh_f32 tanh \012#define atanh_f32 atanh \012#define fast_inverse_f32 native_recip \012#define fast_inverse_sqrt_f32 native_rsqrt \012typedef float2 complex;\012typedef union { float4 t; float2 s[2]; } complex2;\012typedef union { float8 t; float2 s[4]; } complex4;\012typedef union { float16 t; float2 s[8]; } complex8;\012inline float2 conjugate_c32(float2 x) {return (float2)(x.s0, -x.s1); }\012inline float2 sqrt_c32(float2 x) {return (float2)(sqrt_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_c32(float2 x) {return (float2)(fast_inverse_f32(x.s0), 0.0f); }\012inline float2 fast_inverse_sqrt_c32(float2 x) {return (float2)(fast_inverse_sqrt_f32(x.s0), 0.0f); }\012typedef double2 complexd;\012typedef union { double4 t; double2 s[2]; } complexd2;\012typedef union { double8 t; double2 s[4]; } complexd4;\012typedef union { double16 t; double2 s[8]; } complexd8;\012inline double2 conjugate_c64(double2 x) {return (double2)(x.s0, -x.s1); }\012#define __address_space___shared __local\012\012\012// ll suffix in OpenCL is reserved for 128-bit integers.\012#if defined __OPENCL_VERSION__\012#define ADD_INT64_T_SUFFIX(x) x##l\012#define ADD_UINT64_T_SUFFIX(x) x##ul\012// HLSL doesn't have any suffixes.\012#elif defined HLSL_VERSION\012#define ADD_INT64_T_SUFFIX(x) x\012#define ADD_UINT64_T_SUFFIX(x) x\012#else\012#define ADD_INT64_T_SUFFIX(x) x##ll\012#define ADD_UINT64_T_SUFFIX(x) x##ull\012#endif\012#pragma OPENCL EXTENSION cl_intel_channels : enable\012typedef union {\012bool __attribute__ ((aligned(8))) s[8];\012struct {bool s0,  s1,  s2,  s3,  s4,  s5,  s6,  s7;};\012} bool8;\012typedef struct { double s; } _cga;\012channel double8 _xLoader_uX_channel __attribute__((depth(256))) ;\012channel double8 _yLoader_uY_channel __attribute__((depth(256))) ;\012channel double _Z_uZ_2_channel[64] __attribute__((depth(0))) ;\012channel _cga _Out_unloader_channel __attribute__((depth(256))) ;\012// Address spaces for kernel_xLoader\012#define __address_space__X_serializer_mem_channel __global\012__kernel void kernel_xLoader(\012 const int _X_extent_0,\012 __address_space__X_serializer_mem_channel const double *restrict _X_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _0 = _X_extent_0 >> 9;\012 for (int _xLoader_s0_k = 0; _xLoader_s0_k < 0 + _0; _xLoader_s0_k++)\012 {\012  for (int _xLoader_s0_kk = 0; _xLoader_s0_kk < 0 + 64; _xLoader_s0_kk++)\012  {\012   int _1 = _addr_temp;\012   int _2 = _1 * 8;\012   double8 _3 = vload8(0, (__address_space__X_serializer_mem_channel double*)_X_serializer_mem_channel + _2);\012   write_channel_intel(_xLoader_uX_channel, _3);\012   (void)_3;\012   int _4 = _1 + 1;\012   _addr_temp = _4;\012  } // for _xLoader_s0_kk\012 } // for _xLoader_s0_k\012} // kernel kernel_xLoader\012#undef __address_space__X_serializer_mem_channel\012// Address spaces for kernel_yLoader\012#define __address_space__Y_serializer_mem_channel __global\012__kernel void kernel_yLoader(\012 const int _X_extent_0,\012 __address_space__Y_serializer_mem_channel const double *restrict _Y_serializer_mem_channel)\012{\012 int _addr_temp;\012 _addr_temp = 0;\012 int _5 = _X_extent_0 >> 9;\012 for (int _yLoader_s0_k = 0; _yLoader_s0_k < 0 + _5; _yLoader_s0_k++)\012 {\012  for (int _yLoader_s0_kk = 0; _yLoader_s0_kk < 0 + 64; _yLoader_s0_kk++)\012  {\012   int _6 = _addr_temp;\012   int _7 = _6 * 8;\012   double8 _8 = vload8(0, (__address_space__Y_serializer_mem_channel double*)_Y_serializer_mem_channel + _7);\012   write_channel_intel(_yLoader_uY_channel, _8);\012   (void)_8;\012   int _9 = _6 + 1;\012   _addr_temp = _9;\012  } // for _yLoader_s0_kk\012 } // for _yLoader_s0_k\012} // kernel kernel_yLoader\012#undef __address_space__Y_serializer_mem_channel\012// Address spaces for kernel_Out\012__kernel void kernel_Out(\012 const int _X_extent_0)\012{\012 // produce uZ_2\012 double _uZ_2_shreg[64];\012 _cga _Out_unloader_channel_array;\012 double _uZ_1_temp;\012 double _Z_uZ_2_temp_shreg[64];\012 double _uZ_1_shreg[64];\012 double8 _uY_shreg;\012 int _addr_temp;\012 _addr_temp = 0;\012 double8 _uX_shreg;\012 double _uZ_1_shreg_temp;\012 int _10 = _X_extent_0 >> 9;\012 for (int _uX_s0_k = 0; _uX_s0_k < 0 + _10; _uX_s0_k++)\012 {\012  for (int _uX_s0_kk = 0; _uX_s0_kk < 0 + 64; _uX_s0_kk++)\012  {\012   double _12 = _uZ_1_shreg[63];\012   _uZ_1_temp = _12;\012   #pragma unroll\012   for (int _dummy_s0_l1 = 0; _dummy_s0_l1 < 0 + 63; _dummy_s0_l1++)\012   {\012    int _13 = 63 - _dummy_s0_l1;\012    int _14 = 62 - _dummy_s0_l1;\012    double _16 = _uZ_1_shreg[_14];\012    _uZ_1_shreg[_13] = _16;\012    (void)_16;\012   } // for _dummy_s0_l1\012   double _17 = _uZ_1_temp;\012   _uZ_1_shreg[0] = _17;\012   (void)_17;\012   double8 __18 = read_channel_intel(_xLoader_uX_channel);\012   _uX_shreg = __18;\012   (void)__18;\012   double8 __19 = read_channel_intel(_yLoader_uY_channel);\012   _uY_shreg = __19;\012   (void)__19;\012   double _20;\012   bool _21 = _uX_s0_k == 0;\012   if (_21)\012   {\012    double _22 = (double) float_from_bits(0 /* 0 */);\012    _20 = _22;\012   } // if _21\012   else\012   {\012    double _24 = _uZ_1_shreg[0];\012    double _25 = __fpga_reg(_24);\012    _20 = _25;\012   } // if _21 else\012   double _26 = _20;\012   _uZ_1_shreg_temp = _26;\012   #pragma unroll\012   for (int _uX_s0_kkk = 0; _uX_s0_kkk < 0 + 8; _uX_s0_kkk++)\012   {\012    double _27 = _uZ_1_shreg_temp;\012    double _29 = _uX_shreg[_uX_s0_kkk];\012    double _31 = _uY_shreg[_uX_s0_kkk];\012    double _32 = _29 * _31;\012    double _33 = _27 + _32;\012    _uZ_1_shreg_temp = _33;\012    int _34 = _uX_s0_kkk & 3;\012    bool _35 = _34 == 3;\012    if (_35)\012    {\012     double _36 = _uZ_1_shreg_temp;\012     double _37 = __fpga_reg(_36);\012     _uZ_1_shreg_temp = _37;\012    } // if _35\012   } // for _uX_s0_kkk\012   double _38 = _uZ_1_shreg_temp;\012   _uZ_1_shreg[0] = _38;\012   (void)_38;\012   #pragma unroll\012   for (int _uX_s0_kkk = 0; _uX_s0_kkk < 0 + 8; _uX_s0_kkk++)\012   {\012    int _39 = _X_extent_0 >> 9;\012    int _40 = _39 + -1;\012    bool _41 = _uX_s0_k == _40;\012    bool _42 = _uX_s0_kkk == 7;\012    bool _43 = _41 && _42;\012    if (_43)\012    {\012     int _44 = _addr_temp;\012     double _46 = _uZ_1_shreg[0];\012     _Z_uZ_2_temp_shreg[_44] = _46;\012     (void)_46;\012     int _47 = _44 + 1;\012     _addr_temp = _47;\012    } // if _43\012   } // for _uX_s0_kkk\012  } // for _uX_s0_kk\012 } // for _uX_s0_k\012 _addr_temp = 0;\012 #pragma unroll\012 for (int _uZ_2_s0_kk = 0; _uZ_2_s0_kk < 0 + 64; _uZ_2_s0_kk++)\012 {\012  int _48 = _addr_temp;\012  double _50 = _Z_uZ_2_temp_shreg[_48];\012  double _51;\012  bool _52 = _uZ_2_s0_kk == 0;\012  if (_52)\012  {\012   double _53 = (double) float_from_bits(0 /* 0 */);\012   _51 = _53;\012  } // if _52\012  else\012  {\012   int _54 = _uZ_2_s0_kk + -1;\012   double _56 = _uZ_2_shreg[_54];\012   _51 = _56;\012  } // if _52 else\012  double _57 = _51;\012  double _58 = _50 + _57;\012  _uZ_2_shreg[_uZ_2_s0_kk] = _58;\012  (void)_58;\012  bool _59 = _uZ_2_s0_kk == 63;\012  if (_59)\012  {\012   double _61 = _uZ_2_shreg[63];\012   _Out_unloader_channel_array.s = _61;\012   (void)_61;\012  } // if _59\012  int _62 = _addr_temp;\012  int _63 = _62 + 1;\012  _addr_temp = _63;\012 } // for _uZ_2_s0_kk\012 write_channel_intel(_Out_unloader_channel, _Out_unloader_channel_array);\012 (void)_Out_unloader_channel_array;\012} // kernel kernel_Out\012// Address spaces for kernel_unloader\012#define __address_space__unloader_mem_channel __global\012__kernel void kernel_unloader(\012 __address_space__unloader_mem_channel double *restrict _unloader_mem_channel)\012{\012 _cga _Out_unloader_channel_array;\012 _cga __64 = read_channel_intel(_Out_unloader_channel);\012 _Out_unloader_channel_array = __64;\012 (void)__64;\012 int _addr_temp;\012 _addr_temp = 0;\012 int _65 = _addr_temp;\012 _unloader_mem_channel[_65] = _Out_unloader_channel_array.s;\012 int _66 = _addr_temp;\012 int _67 = _66 + 1;\012 _addr_temp = _67;\012} // kernel kernel_unloader\012#undef __address_space__unloader_mem_channel\012\012"}];
