#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001056300 .scope module, "nand2" "nand2" 2 17;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o5";
o000000000108a6f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001078a10_0 .net "i0", 0 0, o000000000108a6f8;  0 drivers
o000000000108a728 .functor BUFZ 1, C4<z>; HiZ drive
v0000000001079050_0 .net "i1", 0 0, o000000000108a728;  0 drivers
v00000000010799b0_0 .net "o5", 0 0, L_00000000010e7050;  1 drivers
v00000000010790f0_0 .net "t", 0 0, L_0000000001079e20;  1 drivers
S_000000000105d450 .scope module, "and2_0" "and2" 2 19, 2 5 0, S_0000000001056300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_0000000001079e20 .functor AND 1, o000000000108a6f8, o000000000108a728, C4<1>, C4<1>;
v0000000001079870_0 .net "i0", 0 0, o000000000108a6f8;  alias, 0 drivers
v0000000001078790_0 .net "i1", 0 0, o000000000108a728;  alias, 0 drivers
v00000000010781f0_0 .net "o2", 0 0, L_0000000001079e20;  alias, 1 drivers
S_000000000105d5e0 .scope module, "invert_0" "invert" 2 20, 2 1 0, S_0000000001056300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i";
    .port_info 1 /OUTPUT 1 "o1";
v0000000001077ed0_0 .net "i", 0 0, L_0000000001079e20;  alias, 1 drivers
v0000000001078970_0 .net "o1", 0 0, L_00000000010e7050;  alias, 1 drivers
L_00000000010e7050 .reduce/nor L_0000000001079e20;
S_0000000001056490 .scope module, "tb" "tb" 3 4;
 .timescale -9 -10;
v00000000010e6a10_0 .var "cin", 0 0;
v00000000010e83b0_0 .var "clk", 0 0;
v00000000010e6fb0_0 .net "cout", 0 0, L_00000000010e8bc0;  1 drivers
v00000000010e7910_0 .var/i "i", 31 0;
v00000000010e77d0_0 .var "i0", 3 0;
v00000000010e75f0_0 .var "i1", 3 0;
v00000000010e6830_0 .net "o", 3 0, L_00000000010e6e70;  1 drivers
v00000000010e7eb0_0 .var "reset", 0 0;
v00000000010e79b0 .array "test_vecs", 7 0, 8 0;
S_0000000001056a90 .scope module, "u0" "fulladdR" 3 26, 4 1 0, S_0000000001056490;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 4 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000000010e3600_0 .net "a", 3 0, v00000000010e77d0_0;  1 drivers
v00000000010e36a0_0 .net "b", 3 0, v00000000010e75f0_0;  1 drivers
v00000000010e1c60_0 .net "c", 2 0, L_00000000010e86d0;  1 drivers
v00000000010e1d00_0 .net "cin", 0 0, v00000000010e6a10_0;  1 drivers
v00000000010e1da0_0 .net "cout", 0 0, L_00000000010e8bc0;  alias, 1 drivers
v00000000010e1e40_0 .net "sum", 3 0, L_00000000010e6e70;  alias, 1 drivers
L_00000000010e68d0 .part v00000000010e77d0_0, 0, 1;
L_00000000010e7f50 .part v00000000010e75f0_0, 0, 1;
L_00000000010e7550 .part v00000000010e77d0_0, 1, 1;
L_00000000010e6b50 .part v00000000010e75f0_0, 1, 1;
L_00000000010e7690 .part L_00000000010e86d0, 0, 1;
L_00000000010e6bf0 .part v00000000010e77d0_0, 2, 1;
L_00000000010e6c90 .part v00000000010e75f0_0, 2, 1;
L_00000000010e8270 .part L_00000000010e86d0, 1, 1;
L_00000000010e86d0 .concat8 [ 1 1 1 0], L_00000000010e8fb0, L_00000000010e9560, L_00000000010e9330;
L_00000000010e8450 .part v00000000010e77d0_0, 3, 1;
L_00000000010e7ff0 .part v00000000010e75f0_0, 3, 1;
L_00000000010e8090 .part L_00000000010e86d0, 2, 1;
L_00000000010e6e70 .concat8 [ 1 1 1 1], L_000000000107a210, L_00000000010e95d0, L_00000000010e9090, L_00000000010e91e0;
S_0000000001056c20 .scope module, "f1" "fulladd" 4 3, 2 24 0, S_0000000001056a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000000010e0220_0 .net "a", 0 0, L_00000000010e68d0;  1 drivers
v00000000010df3c0_0 .net "b", 0 0, L_00000000010e7f50;  1 drivers
L_0000000001110088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000010df780_0 .net "cin", 0 0, L_0000000001110088;  1 drivers
v00000000010dfa00_0 .net "cout", 0 0, L_00000000010e8fb0;  1 drivers
v00000000010de9c0_0 .net "sum", 0 0, L_000000000107a210;  1 drivers
v00000000010e02c0_0 .net "t", 4 0, L_00000000010e8130;  1 drivers
L_00000000010e7190 .part L_00000000010e8130, 0, 1;
L_00000000010e7410 .part L_00000000010e8130, 1, 1;
L_00000000010e8590 .part L_00000000010e8130, 2, 1;
LS_00000000010e8130_0_0 .concat8 [ 1 1 1 1], L_0000000001079f00, L_00000000010e8a00, L_00000000010e8d80, L_00000000010e96b0;
LS_00000000010e8130_0_4 .concat8 [ 1 0 0 0], L_00000000010e9410;
L_00000000010e8130 .concat8 [ 4 1 0 0], LS_00000000010e8130_0_0, LS_00000000010e8130_0_4;
L_00000000010e81d0 .part L_00000000010e8130, 3, 1;
L_00000000010e74b0 .part L_00000000010e8130, 4, 1;
S_00000000010597b0 .scope module, "a0" "and2" 2 29, 2 5 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e8a00 .functor AND 1, L_00000000010e68d0, L_00000000010e7f50, C4<1>, C4<1>;
v0000000001079230_0 .net "i0", 0 0, L_00000000010e68d0;  alias, 1 drivers
v0000000001077cf0_0 .net "i1", 0 0, L_00000000010e7f50;  alias, 1 drivers
v0000000001079410_0 .net "o2", 0 0, L_00000000010e8a00;  1 drivers
S_0000000001059940 .scope module, "a1" "and2" 2 30, 2 5 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e8d80 .functor AND 1, L_00000000010e68d0, L_0000000001110088, C4<1>, C4<1>;
v0000000001077d90_0 .net "i0", 0 0, L_00000000010e68d0;  alias, 1 drivers
v00000000010794b0_0 .net "i1", 0 0, L_0000000001110088;  alias, 1 drivers
v0000000001079a50_0 .net "o2", 0 0, L_00000000010e8d80;  1 drivers
S_00000000008eddb0 .scope module, "a2" "and2" 2 31, 2 5 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e96b0 .functor AND 1, L_00000000010e7f50, L_0000000001110088, C4<1>, C4<1>;
v0000000001079550_0 .net "i0", 0 0, L_00000000010e7f50;  alias, 1 drivers
v0000000001079af0_0 .net "i1", 0 0, L_0000000001110088;  alias, 1 drivers
v0000000001078010_0 .net "o2", 0 0, L_00000000010e96b0;  1 drivers
S_00000000008edf40 .scope module, "o0" "or2" 2 33, 2 9 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e9410 .functor OR 1, L_00000000010e7410, L_00000000010e8590, C4<0>, C4<0>;
v00000000010780b0_0 .net "i0", 0 0, L_00000000010e7410;  1 drivers
v0000000001078330_0 .net "i1", 0 0, L_00000000010e8590;  1 drivers
v000000000106f3e0_0 .net "o3", 0 0, L_00000000010e9410;  1 drivers
S_0000000001054280 .scope module, "o1" "or2" 2 34, 2 9 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e8fb0 .functor OR 1, L_00000000010e81d0, L_00000000010e74b0, C4<0>, C4<0>;
v000000000106f700_0 .net "i0", 0 0, L_00000000010e81d0;  1 drivers
v000000000106f7a0_0 .net "i1", 0 0, L_00000000010e74b0;  1 drivers
v00000000010e0540_0 .net "o3", 0 0, L_00000000010e8fb0;  alias, 1 drivers
S_0000000001054410 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_0000000001079f00 .functor XOR 1, L_00000000010e68d0, L_00000000010e7f50, C4<0>, C4<0>;
v00000000010df0a0_0 .net "i0", 0 0, L_00000000010e68d0;  alias, 1 drivers
v00000000010dffa0_0 .net "i1", 0 0, L_00000000010e7f50;  alias, 1 drivers
v00000000010df820_0 .net "o4", 0 0, L_0000000001079f00;  1 drivers
S_0000000001022bc0 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0000000001056c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_000000000107a210 .functor XOR 1, L_00000000010e7190, L_0000000001110088, C4<0>, C4<0>;
v00000000010df8c0_0 .net "i0", 0 0, L_00000000010e7190;  1 drivers
v00000000010dfc80_0 .net "i1", 0 0, L_0000000001110088;  alias, 1 drivers
v00000000010df960_0 .net "o4", 0 0, L_000000000107a210;  alias, 1 drivers
S_0000000001022d50 .scope module, "f2" "fulladd" 4 4, 2 24 0, S_0000000001056a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000000010df000_0 .net "a", 0 0, L_00000000010e7550;  1 drivers
v00000000010df1e0_0 .net "b", 0 0, L_00000000010e6b50;  1 drivers
v00000000010de920_0 .net "cin", 0 0, L_00000000010e7690;  1 drivers
v00000000010dfb40_0 .net "cout", 0 0, L_00000000010e9560;  1 drivers
v00000000010dfe60_0 .net "sum", 0 0, L_00000000010e95d0;  1 drivers
v00000000010e0180_0 .net "t", 4 0, L_00000000010e6ab0;  1 drivers
L_00000000010e7870 .part L_00000000010e6ab0, 0, 1;
L_00000000010e70f0 .part L_00000000010e6ab0, 1, 1;
L_00000000010e6970 .part L_00000000010e6ab0, 2, 1;
LS_00000000010e6ab0_0_0 .concat8 [ 1 1 1 1], L_00000000010e8df0, L_00000000010e9020, L_00000000010e8f40, L_00000000010e8a70;
LS_00000000010e6ab0_0_4 .concat8 [ 1 0 0 0], L_00000000010e92c0;
L_00000000010e6ab0 .concat8 [ 4 1 0 0], LS_00000000010e6ab0_0_0, LS_00000000010e6ab0_0_4;
L_00000000010e7a50 .part L_00000000010e6ab0, 3, 1;
L_00000000010e7730 .part L_00000000010e6ab0, 4, 1;
S_0000000001087ce0 .scope module, "a0" "and2" 2 29, 2 5 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e9020 .functor AND 1, L_00000000010e7550, L_00000000010e6b50, C4<1>, C4<1>;
v00000000010df460_0 .net "i0", 0 0, L_00000000010e7550;  alias, 1 drivers
v00000000010df6e0_0 .net "i1", 0 0, L_00000000010e6b50;  alias, 1 drivers
v00000000010dfd20_0 .net "o2", 0 0, L_00000000010e9020;  1 drivers
S_0000000001087e70 .scope module, "a1" "and2" 2 30, 2 5 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e8f40 .functor AND 1, L_00000000010e7550, L_00000000010e7690, C4<1>, C4<1>;
v00000000010e0360_0 .net "i0", 0 0, L_00000000010e7550;  alias, 1 drivers
v00000000010dee20_0 .net "i1", 0 0, L_00000000010e7690;  alias, 1 drivers
v00000000010dff00_0 .net "o2", 0 0, L_00000000010e8f40;  1 drivers
S_0000000001088000 .scope module, "a2" "and2" 2 31, 2 5 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e8a70 .functor AND 1, L_00000000010e6b50, L_00000000010e7690, C4<1>, C4<1>;
v00000000010df500_0 .net "i0", 0 0, L_00000000010e6b50;  alias, 1 drivers
v00000000010e0400_0 .net "i1", 0 0, L_00000000010e7690;  alias, 1 drivers
v00000000010e05e0_0 .net "o2", 0 0, L_00000000010e8a70;  1 drivers
S_00000000010e1600 .scope module, "o0" "or2" 2 33, 2 9 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e92c0 .functor OR 1, L_00000000010e70f0, L_00000000010e6970, C4<0>, C4<0>;
v00000000010deec0_0 .net "i0", 0 0, L_00000000010e70f0;  1 drivers
v00000000010deb00_0 .net "i1", 0 0, L_00000000010e6970;  1 drivers
v00000000010de7e0_0 .net "o3", 0 0, L_00000000010e92c0;  1 drivers
S_00000000010e07f0 .scope module, "o1" "or2" 2 34, 2 9 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e9560 .functor OR 1, L_00000000010e7a50, L_00000000010e7730, C4<0>, C4<0>;
v00000000010def60_0 .net "i0", 0 0, L_00000000010e7a50;  1 drivers
v00000000010df140_0 .net "i1", 0 0, L_00000000010e7730;  1 drivers
v00000000010df5a0_0 .net "o3", 0 0, L_00000000010e9560;  alias, 1 drivers
S_00000000010e0980 .scope module, "x0" "xor2" 2 26, 2 13 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_00000000010e8df0 .functor XOR 1, L_00000000010e7550, L_00000000010e6b50, C4<0>, C4<0>;
v00000000010e00e0_0 .net "i0", 0 0, L_00000000010e7550;  alias, 1 drivers
v00000000010df640_0 .net "i1", 0 0, L_00000000010e6b50;  alias, 1 drivers
v00000000010dfdc0_0 .net "o4", 0 0, L_00000000010e8df0;  1 drivers
S_00000000010e12e0 .scope module, "x1" "xor2" 2 27, 2 13 0, S_0000000001022d50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_00000000010e95d0 .functor XOR 1, L_00000000010e7870, L_00000000010e7690, C4<0>, C4<0>;
v00000000010dfaa0_0 .net "i0", 0 0, L_00000000010e7870;  1 drivers
v00000000010de880_0 .net "i1", 0 0, L_00000000010e7690;  alias, 1 drivers
v00000000010e0040_0 .net "o4", 0 0, L_00000000010e95d0;  alias, 1 drivers
S_00000000010e0e30 .scope module, "f3" "fulladd" 4 5, 2 24 0, S_0000000001056a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000000010e28e0_0 .net "a", 0 0, L_00000000010e6bf0;  1 drivers
v00000000010e2520_0 .net "b", 0 0, L_00000000010e6c90;  1 drivers
v00000000010e2660_0 .net "cin", 0 0, L_00000000010e8270;  1 drivers
v00000000010e2de0_0 .net "cout", 0 0, L_00000000010e9330;  1 drivers
v00000000010e2fc0_0 .net "sum", 0 0, L_00000000010e9090;  1 drivers
v00000000010e1f80_0 .net "t", 4 0, L_00000000010e7cd0;  1 drivers
L_00000000010e7230 .part L_00000000010e7cd0, 0, 1;
L_00000000010e7af0 .part L_00000000010e7cd0, 1, 1;
L_00000000010e7370 .part L_00000000010e7cd0, 2, 1;
LS_00000000010e7cd0_0_0 .concat8 [ 1 1 1 1], L_00000000010e8ae0, L_00000000010e8b50, L_00000000010e8ed0, L_00000000010e9100;
LS_00000000010e7cd0_0_4 .concat8 [ 1 0 0 0], L_00000000010e8d10;
L_00000000010e7cd0 .concat8 [ 4 1 0 0], LS_00000000010e7cd0_0_0, LS_00000000010e7cd0_0_4;
L_00000000010e7d70 .part L_00000000010e7cd0, 3, 1;
L_00000000010e8630 .part L_00000000010e7cd0, 4, 1;
S_00000000010e0ca0 .scope module, "a0" "and2" 2 29, 2 5 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e8b50 .functor AND 1, L_00000000010e6bf0, L_00000000010e6c90, C4<1>, C4<1>;
v00000000010dfbe0_0 .net "i0", 0 0, L_00000000010e6bf0;  alias, 1 drivers
v00000000010e04a0_0 .net "i1", 0 0, L_00000000010e6c90;  alias, 1 drivers
v00000000010ded80_0 .net "o2", 0 0, L_00000000010e8b50;  1 drivers
S_00000000010e0b10 .scope module, "a1" "and2" 2 30, 2 5 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e8ed0 .functor AND 1, L_00000000010e6bf0, L_00000000010e8270, C4<1>, C4<1>;
v00000000010e0680_0 .net "i0", 0 0, L_00000000010e6bf0;  alias, 1 drivers
v00000000010df280_0 .net "i1", 0 0, L_00000000010e8270;  alias, 1 drivers
v00000000010df320_0 .net "o2", 0 0, L_00000000010e8ed0;  1 drivers
S_00000000010e0fc0 .scope module, "a2" "and2" 2 31, 2 5 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e9100 .functor AND 1, L_00000000010e6c90, L_00000000010e8270, C4<1>, C4<1>;
v00000000010dea60_0 .net "i0", 0 0, L_00000000010e6c90;  alias, 1 drivers
v00000000010deba0_0 .net "i1", 0 0, L_00000000010e8270;  alias, 1 drivers
v00000000010dec40_0 .net "o2", 0 0, L_00000000010e9100;  1 drivers
S_00000000010e1150 .scope module, "o0" "or2" 2 33, 2 9 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e8d10 .functor OR 1, L_00000000010e7af0, L_00000000010e7370, C4<0>, C4<0>;
v00000000010dece0_0 .net "i0", 0 0, L_00000000010e7af0;  1 drivers
v00000000010e2200_0 .net "i1", 0 0, L_00000000010e7370;  1 drivers
v00000000010e2ca0_0 .net "o3", 0 0, L_00000000010e8d10;  1 drivers
S_00000000010e1470 .scope module, "o1" "or2" 2 34, 2 9 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e9330 .functor OR 1, L_00000000010e7d70, L_00000000010e8630, C4<0>, C4<0>;
v00000000010e23e0_0 .net "i0", 0 0, L_00000000010e7d70;  1 drivers
v00000000010e2e80_0 .net "i1", 0 0, L_00000000010e8630;  1 drivers
v00000000010e19e0_0 .net "o3", 0 0, L_00000000010e9330;  alias, 1 drivers
S_00000000010e4300 .scope module, "x0" "xor2" 2 26, 2 13 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_00000000010e8ae0 .functor XOR 1, L_00000000010e6bf0, L_00000000010e6c90, C4<0>, C4<0>;
v00000000010e2b60_0 .net "i0", 0 0, L_00000000010e6bf0;  alias, 1 drivers
v00000000010e2d40_0 .net "i1", 0 0, L_00000000010e6c90;  alias, 1 drivers
v00000000010e22a0_0 .net "o4", 0 0, L_00000000010e8ae0;  1 drivers
S_00000000010e3cc0 .scope module, "x1" "xor2" 2 27, 2 13 0, S_00000000010e0e30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_00000000010e9090 .functor XOR 1, L_00000000010e7230, L_00000000010e8270, C4<0>, C4<0>;
v00000000010e1ee0_0 .net "i0", 0 0, L_00000000010e7230;  1 drivers
v00000000010e2c00_0 .net "i1", 0 0, L_00000000010e8270;  alias, 1 drivers
v00000000010e2f20_0 .net "o4", 0 0, L_00000000010e9090;  alias, 1 drivers
S_00000000010e4490 .scope module, "f4" "fulladd" 4 6, 2 24 0, S_0000000001056a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
v00000000010e1bc0_0 .net "a", 0 0, L_00000000010e8450;  1 drivers
v00000000010e3380_0 .net "b", 0 0, L_00000000010e7ff0;  1 drivers
v00000000010e2a20_0 .net "cin", 0 0, L_00000000010e8090;  1 drivers
v00000000010e1940_0 .net "cout", 0 0, L_00000000010e8bc0;  alias, 1 drivers
v00000000010e3420_0 .net "sum", 0 0, L_00000000010e91e0;  1 drivers
v00000000010e2ac0_0 .net "t", 4 0, L_00000000010e7c30;  1 drivers
L_00000000010e72d0 .part L_00000000010e7c30, 0, 1;
L_00000000010e6d30 .part L_00000000010e7c30, 1, 1;
L_00000000010e7b90 .part L_00000000010e7c30, 2, 1;
LS_00000000010e7c30_0_0 .concat8 [ 1 1 1 1], L_00000000010e9640, L_00000000010e9170, L_00000000010e9250, L_00000000010e93a0;
LS_00000000010e7c30_0_4 .concat8 [ 1 0 0 0], L_00000000010e9480;
L_00000000010e7c30 .concat8 [ 4 1 0 0], LS_00000000010e7c30_0_0, LS_00000000010e7c30_0_4;
L_00000000010e7e10 .part L_00000000010e7c30, 3, 1;
L_00000000010e6dd0 .part L_00000000010e7c30, 4, 1;
S_00000000010e4df0 .scope module, "a0" "and2" 2 29, 2 5 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e9170 .functor AND 1, L_00000000010e8450, L_00000000010e7ff0, C4<1>, C4<1>;
v00000000010e3060_0 .net "i0", 0 0, L_00000000010e8450;  alias, 1 drivers
v00000000010e34c0_0 .net "i1", 0 0, L_00000000010e7ff0;  alias, 1 drivers
v00000000010e20c0_0 .net "o2", 0 0, L_00000000010e9170;  1 drivers
S_00000000010e4c60 .scope module, "a1" "and2" 2 30, 2 5 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e9250 .functor AND 1, L_00000000010e8450, L_00000000010e8090, C4<1>, C4<1>;
v00000000010e1a80_0 .net "i0", 0 0, L_00000000010e8450;  alias, 1 drivers
v00000000010e2700_0 .net "i1", 0 0, L_00000000010e8090;  alias, 1 drivers
v00000000010e3100_0 .net "o2", 0 0, L_00000000010e9250;  1 drivers
S_00000000010e47b0 .scope module, "a2" "and2" 2 31, 2 5 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o2";
L_00000000010e93a0 .functor AND 1, L_00000000010e7ff0, L_00000000010e8090, C4<1>, C4<1>;
v00000000010e31a0_0 .net "i0", 0 0, L_00000000010e7ff0;  alias, 1 drivers
v00000000010e18a0_0 .net "i1", 0 0, L_00000000010e8090;  alias, 1 drivers
v00000000010e27a0_0 .net "o2", 0 0, L_00000000010e93a0;  1 drivers
S_00000000010e52a0 .scope module, "o0" "or2" 2 33, 2 9 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e9480 .functor OR 1, L_00000000010e6d30, L_00000000010e7b90, C4<0>, C4<0>;
v00000000010e25c0_0 .net "i0", 0 0, L_00000000010e6d30;  1 drivers
v00000000010e2340_0 .net "i1", 0 0, L_00000000010e7b90;  1 drivers
v00000000010e3240_0 .net "o3", 0 0, L_00000000010e9480;  1 drivers
S_00000000010e3810 .scope module, "o1" "or2" 2 34, 2 9 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o3";
L_00000000010e8bc0 .functor OR 1, L_00000000010e7e10, L_00000000010e6dd0, C4<0>, C4<0>;
v00000000010e2160_0 .net "i0", 0 0, L_00000000010e7e10;  1 drivers
v00000000010e2020_0 .net "i1", 0 0, L_00000000010e6dd0;  1 drivers
v00000000010e2480_0 .net "o3", 0 0, L_00000000010e8bc0;  alias, 1 drivers
S_00000000010e4940 .scope module, "x0" "xor2" 2 26, 2 13 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_00000000010e9640 .functor XOR 1, L_00000000010e8450, L_00000000010e7ff0, C4<0>, C4<0>;
v00000000010e1b20_0 .net "i0", 0 0, L_00000000010e8450;  alias, 1 drivers
v00000000010e3560_0 .net "i1", 0 0, L_00000000010e7ff0;  alias, 1 drivers
v00000000010e32e0_0 .net "o4", 0 0, L_00000000010e9640;  1 drivers
S_00000000010e3b30 .scope module, "x1" "xor2" 2 27, 2 13 0, S_00000000010e4490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i0";
    .port_info 1 /INPUT 1 "i1";
    .port_info 2 /OUTPUT 1 "o4";
L_00000000010e91e0 .functor XOR 1, L_00000000010e72d0, L_00000000010e8090, C4<0>, C4<0>;
v00000000010e2840_0 .net "i0", 0 0, L_00000000010e72d0;  1 drivers
v00000000010e2980_0 .net "i1", 0 0, L_00000000010e8090;  alias, 1 drivers
v00000000010e1800_0 .net "o4", 0 0, L_00000000010e91e0;  alias, 1 drivers
    .scope S_0000000001056490;
T_0 ;
    %vpi_call 3 10 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000001056490 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000001056490;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e7eb0_0, 0, 1;
    %delay 125, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e7eb0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000001056490;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e83b0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000000001056490;
T_3 ;
    %delay 50, 0;
    %load/vec4 v00000000010e83b0_0;
    %inv;
    %store/vec4 v00000000010e83b0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000001056490;
T_4 ;
    %pushi/vec4 2, 0, 9;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 34, 0, 9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 226, 0, 9;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 14, 0, 9;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 207, 0, 9;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 115, 0, 9;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 483, 0, 9;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %pushi/vec4 238, 0, 9;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000000010e79b0, 4, 0;
    %end;
    .thread T_4;
    .scope S_0000000001056490;
T_5 ;
    %pushi/vec4 0, 0, 41;
    %split/vec4 32;
    %store/vec4 v00000000010e7910_0, 0, 32;
    %split/vec4 1;
    %store/vec4 v00000000010e6a10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000000010e75f0_0, 0, 4;
    %store/vec4 v00000000010e77d0_0, 0, 4;
    %end;
    .thread T_5;
    .scope S_0000000001056490;
T_6 ;
    %delay 60, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000010e7910_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000000010e7910_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %delay 100, 0;
    %ix/getv/s 4, v00000000010e7910_0;
    %load/vec4a v00000000010e79b0, 4;
    %split/vec4 1;
    %store/vec4 v00000000010e6a10_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000000010e75f0_0, 0, 4;
    %store/vec4 v00000000010e77d0_0, 0, 4;
    %load/vec4 v00000000010e7910_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000010e7910_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %delay 1000, 0;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "d1.v";
    "dtestBench.v";
    "d2.v";
