<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › c6x › platforms › plldata.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>plldata.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Port on Texas Instruments TMS320C6x architecture</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2011 Texas Instruments Incorporated</span>
<span class="cm"> *  Author: Mark Salter &lt;msalter@redhat.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> *  published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/clkdev.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/of_address.h&gt;</span>

<span class="cp">#include &lt;asm/clock.h&gt;</span>
<span class="cp">#include &lt;asm/setup.h&gt;</span>
<span class="cp">#include &lt;asm/irq.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Common SoC clock support.</span>
<span class="cm"> */</span>

<span class="cm">/* Default input for PLL1 */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">clkin1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;clkin1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">node</span> <span class="o">=</span> <span class="n">LIST_HEAD_INIT</span><span class="p">(</span><span class="n">clkin1</span><span class="p">.</span><span class="n">node</span><span class="p">),</span>
	<span class="p">.</span><span class="n">children</span> <span class="o">=</span> <span class="n">LIST_HEAD_INIT</span><span class="p">(</span><span class="n">clkin1</span><span class="p">.</span><span class="n">children</span><span class="p">),</span>
	<span class="p">.</span><span class="n">childnode</span> <span class="o">=</span> <span class="n">LIST_HEAD_INIT</span><span class="p">(</span><span class="n">clkin1</span><span class="p">.</span><span class="n">childnode</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">pll_data</span> <span class="n">c6x_soc_pll1</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">num</span>	   <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">sysclks</span>   <span class="o">=</span> <span class="p">{</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">clkin1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">pll_data</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">,</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk6&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk7&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk8&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk9&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk10&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk11&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk12&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk13&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk14&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk15&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
		<span class="p">{</span>
			<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pll1_sysclk16&quot;</span><span class="p">,</span>
			<span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span>
			<span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">CLK_PLL</span><span class="p">,</span>
		<span class="p">},</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* CPU core clock */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_core_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;core&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* miscellaneous IO clocks */</span>
<span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_i2c_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2c&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_watchdog_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;watchdog&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_mcbsp1_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mcbsp1&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_mcbsp2_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mcbsp2&quot;</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="n">c6x_mdio_clk</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mdio&quot;</span><span class="p">,</span>
<span class="p">};</span>


<span class="cp">#ifdef CONFIG_SOC_TMS320C6455</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">c6455_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;core&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_core_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_watchdog_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;2c81800.mdio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_mdio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">c6455_setup_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">sysclks</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">sysclks</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">PLL_HAS_PRE</span> <span class="o">|</span> <span class="n">PLL_HAS_MUL</span><span class="p">;</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV4</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV5</span><span class="p">;</span>

	<span class="n">c6x_core_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
	<span class="n">c6x_i2c_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">c6x_watchdog_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">c6x_mdio_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>

	<span class="n">c6x_clks_init</span><span class="p">(</span><span class="n">c6455_clks</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SOC_TMS320C6455 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SOC_TMS320C6457</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">c6457_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;core&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_core_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_watchdog_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;2c81800.mdio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_mdio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">c6457_setup_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">sysclks</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">sysclks</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">PLL_HAS_MUL</span> <span class="o">|</span> <span class="n">PLL_HAS_POST</span><span class="p">;</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV4</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV5</span><span class="p">;</span>

	<span class="n">c6x_core_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>
	<span class="n">c6x_i2c_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">c6x_watchdog_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
	<span class="n">c6x_mdio_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>

	<span class="n">c6x_clks_init</span><span class="p">(</span><span class="n">c6457_clks</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SOC_TMS320C6455 */</span><span class="cp"></span>

<span class="cp">#ifdef CONFIG_SOC_TMS320C6472</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">c6472_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">1</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk2&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">2</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk3&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">3</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk4&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">4</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk5&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk6&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">6</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk8&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">8</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk9&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">9</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk10&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;core&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_core_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_watchdog_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;2c81800.mdio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_mdio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>

<span class="cm">/* assumptions used for delay loop calculations */</span>
<span class="cp">#define MIN_CLKIN1_KHz 15625</span>
<span class="cp">#define MAX_CORE_KHz   700000</span>
<span class="cp">#define MIN_PLLOUT_KHz MIN_CLKIN1_KHz</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">c6472_setup_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">sysclks</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">sysclks</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">PLL_HAS_MUL</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">6</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sysclks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
		<span class="n">sysclks</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">8</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV10</span><span class="p">;</span>

	<span class="n">c6x_core_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="n">get_coreid</span><span class="p">()</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">c6x_i2c_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">c6x_watchdog_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">c6x_mdio_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>

	<span class="n">c6x_clks_init</span><span class="p">(</span><span class="n">c6472_clks</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SOC_TMS320C6472 */</span><span class="cp"></span>


<span class="cp">#ifdef CONFIG_SOC_TMS320C6474</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">clk_lookup</span> <span class="n">c6474_clks</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk7&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk9&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">9</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk10&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk11&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">11</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk12&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">12</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;pll1_sysclk13&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">.</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">13</span><span class="p">]),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;core&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_core_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;i2c_davinci.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_i2c_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mcbsp.1&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_mcbsp1_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;mcbsp.2&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_mcbsp2_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;watchdog&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_watchdog_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;2c81800.mdio&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">c6x_mdio_clk</span><span class="p">),</span>
	<span class="n">CLK</span><span class="p">(</span><span class="s">&quot;&quot;</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">)</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">c6474_setup_clocks</span><span class="p">(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">sysclks</span> <span class="o">=</span> <span class="n">pll</span><span class="o">-&gt;</span><span class="n">sysclks</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">=</span> <span class="n">PLL_HAS_MUL</span><span class="p">;</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">9</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">11</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV11</span><span class="p">;</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">flags</span> <span class="o">|=</span> <span class="n">FIXED_DIV_PLL</span><span class="p">;</span>
	<span class="n">sysclks</span><span class="p">[</span><span class="mi">12</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">sysclks</span><span class="p">[</span><span class="mi">13</span><span class="p">].</span><span class="n">div</span> <span class="o">=</span> <span class="n">PLLDIV13</span><span class="p">;</span>

	<span class="n">c6x_core_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
	<span class="n">c6x_i2c_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
	<span class="n">c6x_watchdog_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
	<span class="n">c6x_mcbsp1_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>
	<span class="n">c6x_mcbsp2_clk</span><span class="p">.</span><span class="n">parent</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sysclks</span><span class="p">[</span><span class="mi">10</span><span class="p">];</span>

	<span class="n">c6x_clks_init</span><span class="p">(</span><span class="n">c6474_clks</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_SOC_TMS320C6474 */</span><span class="cp"></span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="n">c6x_clkc_match</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
<span class="cp">#ifdef CONFIG_SOC_TMS320C6455</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;ti,c6455-pll&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">c6455_setup_clocks</span> <span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_SOC_TMS320C6457</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;ti,c6457-pll&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">c6457_setup_clocks</span> <span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_SOC_TMS320C6472</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;ti,c6472-pll&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">c6472_setup_clocks</span> <span class="p">},</span>
<span class="cp">#endif</span>
<span class="cp">#ifdef CONFIG_SOC_TMS320C6474</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;ti,c6474-pll&quot;</span><span class="p">,</span> <span class="p">.</span><span class="n">data</span> <span class="o">=</span> <span class="n">c6474_setup_clocks</span> <span class="p">},</span>
<span class="cp">#endif</span>
	<span class="p">{</span> <span class="p">.</span><span class="n">compatible</span> <span class="o">=</span> <span class="s">&quot;ti,c64x+pll&quot;</span> <span class="p">},</span>
	<span class="p">{}</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">c64x_setup_clocks</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">__setup_clocks</span><span class="p">)(</span><span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">np</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">pll_data</span> <span class="o">*</span><span class="n">pll</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">c6x_soc_pll1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">node</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">of_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">node</span> <span class="o">=</span> <span class="n">of_find_matching_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">c6x_clkc_match</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">node</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="n">of_iomap</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pll</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;clock-frequency&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">||</span> <span class="n">val</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: no clock-frequency found! Using %dMHz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">node</span><span class="o">-&gt;</span><span class="n">full_name</span><span class="p">,</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">val</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">);</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">25000000</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">clkin1</span><span class="p">.</span><span class="n">rate</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,c64x+pll-bypass-delay&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">5000</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">bypass_delay</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,c64x+pll-reset-delay&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">30000</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">reset_delay</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">of_property_read_u32</span><span class="p">(</span><span class="n">node</span><span class="p">,</span> <span class="s">&quot;ti,c64x+pll-lock-delay&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">val</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">val</span> <span class="o">=</span> <span class="mi">30000</span><span class="p">;</span>
	<span class="n">pll</span><span class="o">-&gt;</span><span class="n">lock_delay</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>

	<span class="cm">/* id-&gt;data is a pointer to SoC-specific setup */</span>
	<span class="n">id</span> <span class="o">=</span> <span class="n">of_match_node</span><span class="p">(</span><span class="n">c6x_clkc_match</span><span class="p">,</span> <span class="n">node</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&amp;&amp;</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__setup_clocks</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">;</span>
		<span class="n">__setup_clocks</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">of_node_put</span><span class="p">(</span><span class="n">node</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
