<stg><name>lstm_kernel</name>


<trans_list>

<trans id="1886" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1887" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="init_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2221" from="1" to="204">
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1889" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1890" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1891" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1892" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1893" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1894" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1895" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1896" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1897" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1899" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1900" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1901" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1902" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1903" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1904" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1905" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1906" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1907" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1908" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1909" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1910" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1911" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1912" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1913" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1914" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1915" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1916" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1917" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1918" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1919" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1920" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1921" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1922" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1923" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1924" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1925" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1926" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1927" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1928" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1929" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1930" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1931" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1932" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1933" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1934" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2273" from="47" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2274" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2257" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2258" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2259" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2260" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2261" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2262" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2263" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2264" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2265" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2266" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2267" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2268" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2269" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2270" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2271" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2272" from="63" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1954" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2316" from="65" to="106">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2317" from="65" to="66">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2276" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2277" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2278" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2279" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2280" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2281" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2282" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2283" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2284" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2285" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2286" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2287" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2288" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2289" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2290" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2291" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2292" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2293" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2294" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2295" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2296" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2297" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2298" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2299" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2300" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2301" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2302" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2303" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2304" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2305" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2306" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2307" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2308" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2309" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2310" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2311" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2312" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2313" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2314" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2315" from="105" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1998" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2338" from="107" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2339" from="107" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2319" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2320" from="109" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2321" from="110" to="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2322" from="111" to="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2323" from="112" to="113">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2324" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2325" from="114" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2326" from="115" to="116">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2327" from="116" to="117">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2328" from="117" to="118">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2329" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2330" from="119" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2331" from="120" to="121">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2332" from="121" to="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2333" from="122" to="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2334" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2335" from="124" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2336" from="125" to="126">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2337" from="126" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2021" from="127" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2468" from="128" to="192">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2469" from="128" to="129">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2373" from="129" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2374" from="130" to="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2375" from="131" to="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2376" from="132" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2377" from="133" to="134">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2378" from="134" to="135">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2379" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2380" from="136" to="137">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2381" from="137" to="138">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2382" from="138" to="139">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2383" from="139" to="140">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2384" from="140" to="141">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2385" from="141" to="142">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2386" from="142" to="143">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2387" from="143" to="144">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2388" from="144" to="145">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2389" from="145" to="146">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2390" from="146" to="147">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2391" from="147" to="152">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2396" from="148" to="149">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2397" from="149" to="150">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2398" from="150" to="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2399" from="151" to="173">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2392" from="152" to="154">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2402" from="153" to="174">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2393" from="154" to="155">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2394" from="155" to="156">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2395" from="156" to="148">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2406" from="157" to="158">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2407" from="158" to="159">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2408" from="159" to="160">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2409" from="160" to="161">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2410" from="161" to="162">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2411" from="162" to="163">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2412" from="163" to="164">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2413" from="164" to="165">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2414" from="165" to="166">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2415" from="166" to="167">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2416" from="167" to="178">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2424" from="168" to="169">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2425" from="169" to="170">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2426" from="170" to="171">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2427" from="171" to="230">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2443" from="172" to="245">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2400" from="173" to="175">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2403" from="174" to="176">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2401" from="175" to="153">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2404" from="176" to="177">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2405" from="177" to="157">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2417" from="178" to="179">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2418" from="179" to="180">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2419" from="180" to="181">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2420" from="181" to="182">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2421" from="182" to="183">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2422" from="183" to="184">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2423" from="184" to="168">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2461" from="185" to="186">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2462" from="186" to="187">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="187" to="188">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2464" from="188" to="189">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2465" from="189" to="190">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2466" from="190" to="191">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2467" from="191" to="128">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2208" from="192" to="193">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2209" from="193" to="194">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2210" from="194" to="195">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2211" from="195" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2477" from="196" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2478" from="196" to="197">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2471" from="197" to="198">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2472" from="198" to="199">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2473" from="199" to="200">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2474" from="200" to="201">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2475" from="201" to="202">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2476" from="202" to="196">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2222" from="204" to="205">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2230" from="204" to="211">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2224" from="205" to="206">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2225" from="206" to="207">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2226" from="207" to="208">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2227" from="208" to="209">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2228" from="209" to="210">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2229" from="210" to="204">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2231" from="211" to="212">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2245" from="211" to="222">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2233" from="212" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2234" from="213" to="214">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2244" from="213" to="211">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2236" from="214" to="215">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2237" from="215" to="216">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2238" from="216" to="217">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2239" from="217" to="218">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2240" from="218" to="219">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2241" from="219" to="220">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2242" from="220" to="221">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2243" from="221" to="213">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2246" from="222" to="223">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2255" from="222" to="203">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2248" from="223" to="224">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2249" from="224" to="225">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2250" from="225" to="226">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2251" from="226" to="227">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2252" from="227" to="228">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2253" from="228" to="229">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2254" from="229" to="222">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2428" from="230" to="231">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2429" from="231" to="232">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2430" from="232" to="233">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2431" from="233" to="234">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2432" from="234" to="235">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2433" from="235" to="236">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2434" from="236" to="237">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2435" from="237" to="238">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2436" from="238" to="239">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2437" from="239" to="240">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2438" from="240" to="241">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2439" from="241" to="242">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2440" from="242" to="243">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2441" from="243" to="244">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2442" from="244" to="172">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2444" from="245" to="246">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2445" from="246" to="247">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2446" from="247" to="248">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2447" from="248" to="249">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2448" from="249" to="250">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2449" from="250" to="251">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2450" from="251" to="252">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2451" from="252" to="253">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2452" from="253" to="254">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2453" from="254" to="255">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2454" from="255" to="256">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2455" from="256" to="257">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2456" from="257" to="258">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2457" from="258" to="259">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2458" from="259" to="260">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2459" from="260" to="261">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2460" from="261" to="185">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %mode) nounwind, !map !7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %init) nounwind, !map !13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i16 %sampleinput) nounwind, !map !17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i16 %max_v) nounwind, !map !21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap(i16 %min_v) nounwind, !map !25

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([1800 x i16]* %weight) nounwind, !map !29

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %lstm_out) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @lstm_kernel_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  %min_v_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %min_v) nounwind

]]></Node>
<StgValue><ssdm name="min_v_read"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  %max_v_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %max_v) nounwind

]]></Node>
<StgValue><ssdm name="max_v_read"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  %sampleinput_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %sampleinput) nounwind

]]></Node>
<StgValue><ssdm name="sampleinput_read"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:11  %init_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %init) nounwind

]]></Node>
<StgValue><ssdm name="init_read"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:12  %mode_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %mode) nounwind

]]></Node>
<StgValue><ssdm name="mode_read"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="64">
<![CDATA[
:13  %lstm_state = alloca [80 x i16], align 2

]]></Node>
<StgValue><ssdm name="lstm_state"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface([1800 x i16]* %weight, [5 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln280"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:15  call void (...)* @_ssdm_op_SpecMemCore([1800 x i16]* %weight, [1 x i8]* @p_str1, [12 x i8]* @p_str2, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln281"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecReset([20 x i16]* @h_state, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln285"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="32" op_3_bw="0">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecReset([20 x i16]* @c_state, i32 1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specreset_ln286"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:18  br i1 %mode_read, label %.preheader10.preheader, label %4

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %init_read, label %.preheader5.0, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln327"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:0  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:1  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:20  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 0), align 16

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
<literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:21  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 1), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="255" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:2  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 2), align 4

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:3  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:22  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 2), align 4

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:23  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 3), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="259" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:4  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:5  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:24  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 4), align 8

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:25  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 5), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="263" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:6  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 6), align 4

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="264" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:7  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="265" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:26  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 6), align 4

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="266" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:27  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 7), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="267" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:8  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:9  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 9), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:28  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 8), align 16

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:29  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 9), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="271" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:10  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 10), align 4

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:11  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:30  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 10), align 4

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:31  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 11), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="275" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:12  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 12), align 8

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:13  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 13), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:32  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 12), align 8

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:33  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 13), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="279" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:14  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 14), align 4

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:15  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 15), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:34  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 14), align 4

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:35  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 15), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="283" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:16  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="284" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:17  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 17), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="285" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:36  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 16), align 16

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="286" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:37  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 17), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="287" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:18  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 18), align 4

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:19  store i16 0, i16* getelementptr inbounds ([20 x i16]* @h_state, i64 0, i64 19), align 2

]]></Node>
<StgValue><ssdm name="store_ln331"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:38  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 18), align 4

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5.0:39  store i16 0, i16* getelementptr inbounds ([20 x i16]* @c_state, i64 0, i64 19), align 2

]]></Node>
<StgValue><ssdm name="store_ln336"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="init_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.0:40  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="16">
<![CDATA[
.loopexit:0  %zext_ln341 = zext i16 %min_v_read to i32

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit:1  %sub_ln341 = sub i16 %sampleinput_read, %min_v_read

]]></Node>
<StgValue><ssdm name="sub_ln341"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="16">
<![CDATA[
.loopexit:3  %zext_ln342 = zext i16 %max_v_read to i32

]]></Node>
<StgValue><ssdm name="zext_ln342"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4  %sub_ln342 = sub nsw i32 %zext_ln342, %zext_ln341

]]></Node>
<StgValue><ssdm name="sub_ln342"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
.loopexit:2  %mult_sampleinput = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %sub_ln341, i16 0)

]]></Node>
<StgValue><ssdm name="mult_sampleinput"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="298" st_id="12" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="299" st_id="13" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="300" st_id="14" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="301" st_id="15" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="302" st_id="16" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="303" st_id="17" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="304" st_id="18" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="305" st_id="19" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="306" st_id="20" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="307" st_id="21" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="308" st_id="22" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="309" st_id="23" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="310" st_id="24" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="311" st_id="25" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="312" st_id="26" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="313" st_id="27" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="314" st_id="28" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="315" st_id="29" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="316" st_id="30" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="317" st_id="31" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="318" st_id="32" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="319" st_id="33" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="320" st_id="34" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="321" st_id="35" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="322" st_id="36" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="323" st_id="37" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="324" st_id="38" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="325" st_id="39" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="326" st_id="40" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="327" st_id="41" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="328" st_id="42" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="329" st_id="43" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="330" st_id="44" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="331" st_id="45" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="332" st_id="46" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:5  %udiv_ln342 = udiv i32 %mult_sampleinput, %sub_ln342

]]></Node>
<StgValue><ssdm name="udiv_ln342"/></StgValue>
</operation>

<operation id="333" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16">
<![CDATA[
.loopexit:6  %norm_sampleinput = trunc i32 %udiv_ln342 to i16

]]></Node>
<StgValue><ssdm name="norm_sampleinput"/></StgValue>
</operation>

<operation id="334" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="28" op_0_bw="16">
<![CDATA[
.loopexit:7  %zext_ln344 = zext i16 %norm_sampleinput to i28

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="335" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:8  br label %5

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="336" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %i_1 = phi i3 [ 0, %.loopexit ], [ %i_4, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="337" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln344 = icmp eq i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="icmp_ln344"/></StgValue>
</operation>

<operation id="338" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="339" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_4 = add i3 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="340" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln344, label %.preheader2.preheader, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="341" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
hls_label_2:6  %tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %i_1, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="342" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="7">
<![CDATA[
hls_label_2:7  %zext_ln348_4 = zext i7 %tmp_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln348_4"/></StgValue>
</operation>

<operation id="343" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_2:8  %tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="344" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
hls_label_2:9  %zext_ln348_5 = zext i5 %tmp_6 to i8

]]></Node>
<StgValue><ssdm name="zext_ln348_5"/></StgValue>
</operation>

<operation id="345" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:10  %add_ln348 = add i8 %zext_ln348_4, %zext_ln348_5

]]></Node>
<StgValue><ssdm name="add_ln348"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="346" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:11  %zext_ln348_6 = zext i8 %add_ln348 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_6"/></StgValue>
</operation>

<operation id="347" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:12  %weight_l_addr_12 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_6

]]></Node>
<StgValue><ssdm name="weight_l_addr_12"/></StgValue>
</operation>

<operation id="348" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:13  %or_ln348 = or i8 %add_ln348, 1

]]></Node>
<StgValue><ssdm name="or_ln348"/></StgValue>
</operation>

<operation id="349" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:14  %zext_ln348_7 = zext i8 %or_ln348 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_7"/></StgValue>
</operation>

<operation id="350" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:15  %weight_l_addr_13 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_7

]]></Node>
<StgValue><ssdm name="weight_l_addr_13"/></StgValue>
</operation>

<operation id="351" st_id="48" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:119  %weight_l_load = load i16* %weight_l_addr_12, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load"/></StgValue>
</operation>

<operation id="352" st_id="48" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:124  %weight_l_load_1 = load i16* %weight_l_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="353" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:16  %or_ln348_1 = or i8 %add_ln348, 2

]]></Node>
<StgValue><ssdm name="or_ln348_1"/></StgValue>
</operation>

<operation id="354" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:17  %zext_ln348_8 = zext i8 %or_ln348_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_8"/></StgValue>
</operation>

<operation id="355" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:18  %weight_l_addr_14 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_8

]]></Node>
<StgValue><ssdm name="weight_l_addr_14"/></StgValue>
</operation>

<operation id="356" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:19  %or_ln348_2 = or i8 %add_ln348, 3

]]></Node>
<StgValue><ssdm name="or_ln348_2"/></StgValue>
</operation>

<operation id="357" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:20  %zext_ln348_9 = zext i8 %or_ln348_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_9"/></StgValue>
</operation>

<operation id="358" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:21  %weight_l_addr_15 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_9

]]></Node>
<StgValue><ssdm name="weight_l_addr_15"/></StgValue>
</operation>

<operation id="359" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:22  %add_ln348_1 = add i8 %add_ln348, 4

]]></Node>
<StgValue><ssdm name="add_ln348_1"/></StgValue>
</operation>

<operation id="360" st_id="49" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:25  %add_ln348_2 = add i8 %add_ln348, 5

]]></Node>
<StgValue><ssdm name="add_ln348_2"/></StgValue>
</operation>

<operation id="361" st_id="49" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:119  %weight_l_load = load i16* %weight_l_addr_12, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load"/></StgValue>
</operation>

<operation id="362" st_id="49" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:124  %weight_l_load_1 = load i16* %weight_l_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_1"/></StgValue>
</operation>

<operation id="363" st_id="49" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:129  %weight_l_load_2 = load i16* %weight_l_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_2"/></StgValue>
</operation>

<operation id="364" st_id="49" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:134  %weight_l_load_3 = load i16* %weight_l_addr_15, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_3"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="365" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:23  %zext_ln348_10 = zext i8 %add_ln348_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_10"/></StgValue>
</operation>

<operation id="366" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:24  %weight_l_addr_16 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_10

]]></Node>
<StgValue><ssdm name="weight_l_addr_16"/></StgValue>
</operation>

<operation id="367" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:26  %zext_ln348_11 = zext i8 %add_ln348_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_11"/></StgValue>
</operation>

<operation id="368" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:27  %weight_l_addr_17 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_11

]]></Node>
<StgValue><ssdm name="weight_l_addr_17"/></StgValue>
</operation>

<operation id="369" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:28  %add_ln348_3 = add i8 %add_ln348, 6

]]></Node>
<StgValue><ssdm name="add_ln348_3"/></StgValue>
</operation>

<operation id="370" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:31  %add_ln348_4 = add i8 %add_ln348, 7

]]></Node>
<StgValue><ssdm name="add_ln348_4"/></StgValue>
</operation>

<operation id="371" st_id="50" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:119  %weight_l_load = load i16* %weight_l_addr_12, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load"/></StgValue>
</operation>

<operation id="372" st_id="50" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:124  %weight_l_load_1 = load i16* %weight_l_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_1"/></StgValue>
</operation>

<operation id="373" st_id="50" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:129  %weight_l_load_2 = load i16* %weight_l_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_2"/></StgValue>
</operation>

<operation id="374" st_id="50" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:134  %weight_l_load_3 = load i16* %weight_l_addr_15, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_3"/></StgValue>
</operation>

<operation id="375" st_id="50" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:139  %weight_l_load_4 = load i16* %weight_l_addr_16, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_4"/></StgValue>
</operation>

<operation id="376" st_id="50" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:144  %weight_l_load_5 = load i16* %weight_l_addr_17, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="377" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:29  %zext_ln348_12 = zext i8 %add_ln348_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_12"/></StgValue>
</operation>

<operation id="378" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:30  %weight_l_addr_18 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_12

]]></Node>
<StgValue><ssdm name="weight_l_addr_18"/></StgValue>
</operation>

<operation id="379" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:32  %zext_ln348_13 = zext i8 %add_ln348_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_13"/></StgValue>
</operation>

<operation id="380" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:33  %weight_l_addr_19 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_13

]]></Node>
<StgValue><ssdm name="weight_l_addr_19"/></StgValue>
</operation>

<operation id="381" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:34  %add_ln348_5 = add i8 %add_ln348, 8

]]></Node>
<StgValue><ssdm name="add_ln348_5"/></StgValue>
</operation>

<operation id="382" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:37  %add_ln348_6 = add i8 %add_ln348, 9

]]></Node>
<StgValue><ssdm name="add_ln348_6"/></StgValue>
</operation>

<operation id="383" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:120  %sext_ln348 = sext i16 %weight_l_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln348"/></StgValue>
</operation>

<operation id="384" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:121  %mul_ln348 = mul i28 %zext_ln344, %sext_ln348

]]></Node>
<StgValue><ssdm name="mul_ln348"/></StgValue>
</operation>

<operation id="385" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:125  %sext_ln348_1 = sext i16 %weight_l_load_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_1"/></StgValue>
</operation>

<operation id="386" st_id="51" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:126  %mul_ln348_1 = mul i28 %zext_ln344, %sext_ln348_1

]]></Node>
<StgValue><ssdm name="mul_ln348_1"/></StgValue>
</operation>

<operation id="387" st_id="51" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:129  %weight_l_load_2 = load i16* %weight_l_addr_14, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_2"/></StgValue>
</operation>

<operation id="388" st_id="51" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:134  %weight_l_load_3 = load i16* %weight_l_addr_15, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_3"/></StgValue>
</operation>

<operation id="389" st_id="51" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:139  %weight_l_load_4 = load i16* %weight_l_addr_16, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_4"/></StgValue>
</operation>

<operation id="390" st_id="51" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:144  %weight_l_load_5 = load i16* %weight_l_addr_17, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_5"/></StgValue>
</operation>

<operation id="391" st_id="51" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:149  %weight_l_load_6 = load i16* %weight_l_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_6"/></StgValue>
</operation>

<operation id="392" st_id="51" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:154  %weight_l_load_7 = load i16* %weight_l_addr_19, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_7"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="393" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:35  %zext_ln348_14 = zext i8 %add_ln348_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_14"/></StgValue>
</operation>

<operation id="394" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:36  %weight_l_addr_20 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_14

]]></Node>
<StgValue><ssdm name="weight_l_addr_20"/></StgValue>
</operation>

<operation id="395" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:38  %zext_ln348_15 = zext i8 %add_ln348_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_15"/></StgValue>
</operation>

<operation id="396" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:39  %weight_l_addr_21 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_15

]]></Node>
<StgValue><ssdm name="weight_l_addr_21"/></StgValue>
</operation>

<operation id="397" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:40  %add_ln348_7 = add i8 %add_ln348, 10

]]></Node>
<StgValue><ssdm name="add_ln348_7"/></StgValue>
</operation>

<operation id="398" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:43  %add_ln348_8 = add i8 %add_ln348, 11

]]></Node>
<StgValue><ssdm name="add_ln348_8"/></StgValue>
</operation>

<operation id="399" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:121  %mul_ln348 = mul i28 %zext_ln344, %sext_ln348

]]></Node>
<StgValue><ssdm name="mul_ln348"/></StgValue>
</operation>

<operation id="400" st_id="52" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:126  %mul_ln348_1 = mul i28 %zext_ln344, %sext_ln348_1

]]></Node>
<StgValue><ssdm name="mul_ln348_1"/></StgValue>
</operation>

<operation id="401" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:130  %sext_ln348_2 = sext i16 %weight_l_load_2 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_2"/></StgValue>
</operation>

<operation id="402" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:131  %mul_ln348_2 = mul i28 %zext_ln344, %sext_ln348_2

]]></Node>
<StgValue><ssdm name="mul_ln348_2"/></StgValue>
</operation>

<operation id="403" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:135  %sext_ln348_3 = sext i16 %weight_l_load_3 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_3"/></StgValue>
</operation>

<operation id="404" st_id="52" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:136  %mul_ln348_3 = mul i28 %zext_ln344, %sext_ln348_3

]]></Node>
<StgValue><ssdm name="mul_ln348_3"/></StgValue>
</operation>

<operation id="405" st_id="52" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:139  %weight_l_load_4 = load i16* %weight_l_addr_16, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_4"/></StgValue>
</operation>

<operation id="406" st_id="52" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:144  %weight_l_load_5 = load i16* %weight_l_addr_17, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_5"/></StgValue>
</operation>

<operation id="407" st_id="52" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:149  %weight_l_load_6 = load i16* %weight_l_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_6"/></StgValue>
</operation>

<operation id="408" st_id="52" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:154  %weight_l_load_7 = load i16* %weight_l_addr_19, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_7"/></StgValue>
</operation>

<operation id="409" st_id="52" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:159  %weight_l_load_8 = load i16* %weight_l_addr_20, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_8"/></StgValue>
</operation>

<operation id="410" st_id="52" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:164  %weight_l_load_9 = load i16* %weight_l_addr_21, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_9"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="411" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:41  %zext_ln348_16 = zext i8 %add_ln348_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_16"/></StgValue>
</operation>

<operation id="412" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:42  %weight_l_addr_22 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_16

]]></Node>
<StgValue><ssdm name="weight_l_addr_22"/></StgValue>
</operation>

<operation id="413" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:44  %zext_ln348_17 = zext i8 %add_ln348_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_17"/></StgValue>
</operation>

<operation id="414" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:45  %weight_l_addr_23 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_17

]]></Node>
<StgValue><ssdm name="weight_l_addr_23"/></StgValue>
</operation>

<operation id="415" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:46  %add_ln348_9 = add i8 %add_ln348, 12

]]></Node>
<StgValue><ssdm name="add_ln348_9"/></StgValue>
</operation>

<operation id="416" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:49  %add_ln348_10 = add i8 %add_ln348, 13

]]></Node>
<StgValue><ssdm name="add_ln348_10"/></StgValue>
</operation>

<operation id="417" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:121  %mul_ln348 = mul i28 %zext_ln344, %sext_ln348

]]></Node>
<StgValue><ssdm name="mul_ln348"/></StgValue>
</operation>

<operation id="418" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:122  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="419" st_id="53" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:126  %mul_ln348_1 = mul i28 %zext_ln344, %sext_ln348_1

]]></Node>
<StgValue><ssdm name="mul_ln348_1"/></StgValue>
</operation>

<operation id="420" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:127  %trunc_ln348_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_1"/></StgValue>
</operation>

<operation id="421" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:131  %mul_ln348_2 = mul i28 %zext_ln344, %sext_ln348_2

]]></Node>
<StgValue><ssdm name="mul_ln348_2"/></StgValue>
</operation>

<operation id="422" st_id="53" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:136  %mul_ln348_3 = mul i28 %zext_ln344, %sext_ln348_3

]]></Node>
<StgValue><ssdm name="mul_ln348_3"/></StgValue>
</operation>

<operation id="423" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:140  %sext_ln348_4 = sext i16 %weight_l_load_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_4"/></StgValue>
</operation>

<operation id="424" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:141  %mul_ln348_4 = mul i28 %zext_ln344, %sext_ln348_4

]]></Node>
<StgValue><ssdm name="mul_ln348_4"/></StgValue>
</operation>

<operation id="425" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:145  %sext_ln348_5 = sext i16 %weight_l_load_5 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_5"/></StgValue>
</operation>

<operation id="426" st_id="53" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:146  %mul_ln348_5 = mul i28 %zext_ln344, %sext_ln348_5

]]></Node>
<StgValue><ssdm name="mul_ln348_5"/></StgValue>
</operation>

<operation id="427" st_id="53" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:149  %weight_l_load_6 = load i16* %weight_l_addr_18, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_6"/></StgValue>
</operation>

<operation id="428" st_id="53" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:154  %weight_l_load_7 = load i16* %weight_l_addr_19, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_7"/></StgValue>
</operation>

<operation id="429" st_id="53" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:159  %weight_l_load_8 = load i16* %weight_l_addr_20, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_8"/></StgValue>
</operation>

<operation id="430" st_id="53" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:164  %weight_l_load_9 = load i16* %weight_l_addr_21, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_9"/></StgValue>
</operation>

<operation id="431" st_id="53" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:169  %weight_l_load_10 = load i16* %weight_l_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_10"/></StgValue>
</operation>

<operation id="432" st_id="53" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:174  %weight_l_load_11 = load i16* %weight_l_addr_23, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_11"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="433" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="3">
<![CDATA[
hls_label_2:2  %zext_ln348 = zext i3 %i_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348"/></StgValue>
</operation>

<operation id="434" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:47  %zext_ln348_18 = zext i8 %add_ln348_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_18"/></StgValue>
</operation>

<operation id="435" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:48  %weight_l_addr_24 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_18

]]></Node>
<StgValue><ssdm name="weight_l_addr_24"/></StgValue>
</operation>

<operation id="436" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:50  %zext_ln348_19 = zext i8 %add_ln348_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_19"/></StgValue>
</operation>

<operation id="437" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:51  %weight_l_addr_25 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_19

]]></Node>
<StgValue><ssdm name="weight_l_addr_25"/></StgValue>
</operation>

<operation id="438" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:52  %add_ln348_11 = add i8 %add_ln348, 14

]]></Node>
<StgValue><ssdm name="add_ln348_11"/></StgValue>
</operation>

<operation id="439" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:55  %add_ln348_12 = add i8 %add_ln348, 15

]]></Node>
<StgValue><ssdm name="add_ln348_12"/></StgValue>
</operation>

<operation id="440" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:70  %lstm_state_addr = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348

]]></Node>
<StgValue><ssdm name="lstm_state_addr"/></StgValue>
</operation>

<operation id="441" st_id="54" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_2:71  %xor_ln348 = xor i3 %i_1, -4

]]></Node>
<StgValue><ssdm name="xor_ln348"/></StgValue>
</operation>

<operation id="442" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="3">
<![CDATA[
hls_label_2:72  %zext_ln348_26 = zext i3 %xor_ln348 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_26"/></StgValue>
</operation>

<operation id="443" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:73  %lstm_state_addr_2 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_26

]]></Node>
<StgValue><ssdm name="lstm_state_addr_2"/></StgValue>
</operation>

<operation id="444" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:123  store i16 %trunc_ln, i16* %lstm_state_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="445" st_id="54" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:128  store i16 %trunc_ln348_1, i16* %lstm_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="446" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:131  %mul_ln348_2 = mul i28 %zext_ln344, %sext_ln348_2

]]></Node>
<StgValue><ssdm name="mul_ln348_2"/></StgValue>
</operation>

<operation id="447" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:132  %trunc_ln348_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_2"/></StgValue>
</operation>

<operation id="448" st_id="54" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:136  %mul_ln348_3 = mul i28 %zext_ln344, %sext_ln348_3

]]></Node>
<StgValue><ssdm name="mul_ln348_3"/></StgValue>
</operation>

<operation id="449" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:137  %trunc_ln348_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_3"/></StgValue>
</operation>

<operation id="450" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:141  %mul_ln348_4 = mul i28 %zext_ln344, %sext_ln348_4

]]></Node>
<StgValue><ssdm name="mul_ln348_4"/></StgValue>
</operation>

<operation id="451" st_id="54" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:146  %mul_ln348_5 = mul i28 %zext_ln344, %sext_ln348_5

]]></Node>
<StgValue><ssdm name="mul_ln348_5"/></StgValue>
</operation>

<operation id="452" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:150  %sext_ln348_6 = sext i16 %weight_l_load_6 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_6"/></StgValue>
</operation>

<operation id="453" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:151  %mul_ln348_6 = mul i28 %zext_ln344, %sext_ln348_6

]]></Node>
<StgValue><ssdm name="mul_ln348_6"/></StgValue>
</operation>

<operation id="454" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:155  %sext_ln348_7 = sext i16 %weight_l_load_7 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_7"/></StgValue>
</operation>

<operation id="455" st_id="54" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:156  %mul_ln348_7 = mul i28 %zext_ln344, %sext_ln348_7

]]></Node>
<StgValue><ssdm name="mul_ln348_7"/></StgValue>
</operation>

<operation id="456" st_id="54" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:159  %weight_l_load_8 = load i16* %weight_l_addr_20, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_8"/></StgValue>
</operation>

<operation id="457" st_id="54" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:164  %weight_l_load_9 = load i16* %weight_l_addr_21, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_9"/></StgValue>
</operation>

<operation id="458" st_id="54" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:169  %weight_l_load_10 = load i16* %weight_l_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_10"/></StgValue>
</operation>

<operation id="459" st_id="54" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:174  %weight_l_load_11 = load i16* %weight_l_addr_23, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_11"/></StgValue>
</operation>

<operation id="460" st_id="54" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:179  %weight_l_load_12 = load i16* %weight_l_addr_24, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_12"/></StgValue>
</operation>

<operation id="461" st_id="54" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:184  %weight_l_load_13 = load i16* %weight_l_addr_25, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_13"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="462" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="3">
<![CDATA[
hls_label_2:5  %zext_ln348_3 = zext i3 %i_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln348_3"/></StgValue>
</operation>

<operation id="463" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:53  %zext_ln348_20 = zext i8 %add_ln348_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_20"/></StgValue>
</operation>

<operation id="464" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:54  %weight_l_addr_26 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_20

]]></Node>
<StgValue><ssdm name="weight_l_addr_26"/></StgValue>
</operation>

<operation id="465" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:56  %zext_ln348_21 = zext i8 %add_ln348_12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_21"/></StgValue>
</operation>

<operation id="466" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:57  %weight_l_addr_27 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_21

]]></Node>
<StgValue><ssdm name="weight_l_addr_27"/></StgValue>
</operation>

<operation id="467" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:58  %add_ln348_13 = add i8 %add_ln348, 16

]]></Node>
<StgValue><ssdm name="add_ln348_13"/></StgValue>
</operation>

<operation id="468" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:61  %add_ln348_14 = add i8 %add_ln348, 17

]]></Node>
<StgValue><ssdm name="add_ln348_14"/></StgValue>
</operation>

<operation id="469" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:74  %tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="470" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:75  %lstm_state_addr_3 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_7

]]></Node>
<StgValue><ssdm name="lstm_state_addr_3"/></StgValue>
</operation>

<operation id="471" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="3">
<![CDATA[
hls_label_2:76  %sext_ln348_20 = sext i3 %xor_ln348 to i4

]]></Node>
<StgValue><ssdm name="sext_ln348_20"/></StgValue>
</operation>

<operation id="472" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="4">
<![CDATA[
hls_label_2:77  %zext_ln348_27 = zext i4 %sext_ln348_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_27"/></StgValue>
</operation>

<operation id="473" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:78  %lstm_state_addr_20 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_27

]]></Node>
<StgValue><ssdm name="lstm_state_addr_20"/></StgValue>
</operation>

<operation id="474" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:81  %add_ln348_17 = add i5 %zext_ln348_3, -12

]]></Node>
<StgValue><ssdm name="add_ln348_17"/></StgValue>
</operation>

<operation id="475" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:133  store i16 %trunc_ln348_2, i16* %lstm_state_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="476" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:138  store i16 %trunc_ln348_3, i16* %lstm_state_addr_20, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="477" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:141  %mul_ln348_4 = mul i28 %zext_ln344, %sext_ln348_4

]]></Node>
<StgValue><ssdm name="mul_ln348_4"/></StgValue>
</operation>

<operation id="478" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:142  %trunc_ln348_4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_4, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_4"/></StgValue>
</operation>

<operation id="479" st_id="55" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:146  %mul_ln348_5 = mul i28 %zext_ln344, %sext_ln348_5

]]></Node>
<StgValue><ssdm name="mul_ln348_5"/></StgValue>
</operation>

<operation id="480" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:147  %trunc_ln348_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_5"/></StgValue>
</operation>

<operation id="481" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:151  %mul_ln348_6 = mul i28 %zext_ln344, %sext_ln348_6

]]></Node>
<StgValue><ssdm name="mul_ln348_6"/></StgValue>
</operation>

<operation id="482" st_id="55" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:156  %mul_ln348_7 = mul i28 %zext_ln344, %sext_ln348_7

]]></Node>
<StgValue><ssdm name="mul_ln348_7"/></StgValue>
</operation>

<operation id="483" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:160  %sext_ln348_8 = sext i16 %weight_l_load_8 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_8"/></StgValue>
</operation>

<operation id="484" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:161  %mul_ln348_8 = mul i28 %zext_ln344, %sext_ln348_8

]]></Node>
<StgValue><ssdm name="mul_ln348_8"/></StgValue>
</operation>

<operation id="485" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:165  %sext_ln348_9 = sext i16 %weight_l_load_9 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_9"/></StgValue>
</operation>

<operation id="486" st_id="55" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:166  %mul_ln348_9 = mul i28 %zext_ln344, %sext_ln348_9

]]></Node>
<StgValue><ssdm name="mul_ln348_9"/></StgValue>
</operation>

<operation id="487" st_id="55" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:169  %weight_l_load_10 = load i16* %weight_l_addr_22, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_10"/></StgValue>
</operation>

<operation id="488" st_id="55" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:174  %weight_l_load_11 = load i16* %weight_l_addr_23, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_11"/></StgValue>
</operation>

<operation id="489" st_id="55" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:179  %weight_l_load_12 = load i16* %weight_l_addr_24, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_12"/></StgValue>
</operation>

<operation id="490" st_id="55" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:184  %weight_l_load_13 = load i16* %weight_l_addr_25, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_13"/></StgValue>
</operation>

<operation id="491" st_id="55" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:189  %weight_l_load_14 = load i16* %weight_l_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_14"/></StgValue>
</operation>

<operation id="492" st_id="55" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:194  %weight_l_load_15 = load i16* %weight_l_addr_27, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_15"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="493" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:59  %zext_ln348_22 = zext i8 %add_ln348_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_22"/></StgValue>
</operation>

<operation id="494" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:60  %weight_l_addr_28 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_22

]]></Node>
<StgValue><ssdm name="weight_l_addr_28"/></StgValue>
</operation>

<operation id="495" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:62  %zext_ln348_23 = zext i8 %add_ln348_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_23"/></StgValue>
</operation>

<operation id="496" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:63  %weight_l_addr_29 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_23

]]></Node>
<StgValue><ssdm name="weight_l_addr_29"/></StgValue>
</operation>

<operation id="497" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:64  %add_ln348_15 = add i8 %add_ln348, 18

]]></Node>
<StgValue><ssdm name="add_ln348_15"/></StgValue>
</operation>

<operation id="498" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_2:67  %add_ln348_16 = add i8 %add_ln348, 19

]]></Node>
<StgValue><ssdm name="add_ln348_16"/></StgValue>
</operation>

<operation id="499" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:79  %tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="500" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:80  %lstm_state_addr_21 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="lstm_state_addr_21"/></StgValue>
</operation>

<operation id="501" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:82  %zext_ln348_28 = zext i5 %add_ln348_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_28"/></StgValue>
</operation>

<operation id="502" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:83  %lstm_state_addr_22 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_28

]]></Node>
<StgValue><ssdm name="lstm_state_addr_22"/></StgValue>
</operation>

<operation id="503" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:143  store i16 %trunc_ln348_4, i16* %lstm_state_addr_21, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="504" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:148  store i16 %trunc_ln348_5, i16* %lstm_state_addr_22, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="505" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:151  %mul_ln348_6 = mul i28 %zext_ln344, %sext_ln348_6

]]></Node>
<StgValue><ssdm name="mul_ln348_6"/></StgValue>
</operation>

<operation id="506" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:152  %trunc_ln348_6 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_6, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_6"/></StgValue>
</operation>

<operation id="507" st_id="56" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:156  %mul_ln348_7 = mul i28 %zext_ln344, %sext_ln348_7

]]></Node>
<StgValue><ssdm name="mul_ln348_7"/></StgValue>
</operation>

<operation id="508" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:157  %trunc_ln348_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_7, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_7"/></StgValue>
</operation>

<operation id="509" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:161  %mul_ln348_8 = mul i28 %zext_ln344, %sext_ln348_8

]]></Node>
<StgValue><ssdm name="mul_ln348_8"/></StgValue>
</operation>

<operation id="510" st_id="56" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:166  %mul_ln348_9 = mul i28 %zext_ln344, %sext_ln348_9

]]></Node>
<StgValue><ssdm name="mul_ln348_9"/></StgValue>
</operation>

<operation id="511" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:170  %sext_ln348_10 = sext i16 %weight_l_load_10 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_10"/></StgValue>
</operation>

<operation id="512" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:171  %mul_ln348_10 = mul i28 %zext_ln344, %sext_ln348_10

]]></Node>
<StgValue><ssdm name="mul_ln348_10"/></StgValue>
</operation>

<operation id="513" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:175  %sext_ln348_11 = sext i16 %weight_l_load_11 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_11"/></StgValue>
</operation>

<operation id="514" st_id="56" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:176  %mul_ln348_11 = mul i28 %zext_ln344, %sext_ln348_11

]]></Node>
<StgValue><ssdm name="mul_ln348_11"/></StgValue>
</operation>

<operation id="515" st_id="56" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:179  %weight_l_load_12 = load i16* %weight_l_addr_24, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_12"/></StgValue>
</operation>

<operation id="516" st_id="56" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:184  %weight_l_load_13 = load i16* %weight_l_addr_25, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_13"/></StgValue>
</operation>

<operation id="517" st_id="56" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:189  %weight_l_load_14 = load i16* %weight_l_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_14"/></StgValue>
</operation>

<operation id="518" st_id="56" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:194  %weight_l_load_15 = load i16* %weight_l_addr_27, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_15"/></StgValue>
</operation>

<operation id="519" st_id="56" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:199  %weight_l_load_16 = load i16* %weight_l_addr_28, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_16"/></StgValue>
</operation>

<operation id="520" st_id="56" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:204  %weight_l_load_17 = load i16* %weight_l_addr_29, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_17"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="521" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="6" op_0_bw="3">
<![CDATA[
hls_label_2:4  %zext_ln348_2 = zext i3 %i_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln348_2"/></StgValue>
</operation>

<operation id="522" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:65  %zext_ln348_24 = zext i8 %add_ln348_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_24"/></StgValue>
</operation>

<operation id="523" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:66  %weight_l_addr_30 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_24

]]></Node>
<StgValue><ssdm name="weight_l_addr_30"/></StgValue>
</operation>

<operation id="524" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="8">
<![CDATA[
hls_label_2:68  %zext_ln348_25 = zext i8 %add_ln348_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_25"/></StgValue>
</operation>

<operation id="525" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:69  %weight_l_addr_31 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln348_25

]]></Node>
<StgValue><ssdm name="weight_l_addr_31"/></StgValue>
</operation>

<operation id="526" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:84  %tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="527" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:85  %lstm_state_addr_23 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_9

]]></Node>
<StgValue><ssdm name="lstm_state_addr_23"/></StgValue>
</operation>

<operation id="528" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="5" op_0_bw="3">
<![CDATA[
hls_label_2:86  %sext_ln348_21 = sext i3 %xor_ln348 to i5

]]></Node>
<StgValue><ssdm name="sext_ln348_21"/></StgValue>
</operation>

<operation id="529" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:87  %zext_ln348_29 = zext i5 %sext_ln348_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_29"/></StgValue>
</operation>

<operation id="530" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:88  %lstm_state_addr_7 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_29

]]></Node>
<StgValue><ssdm name="lstm_state_addr_7"/></StgValue>
</operation>

<operation id="531" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:91  %add_ln348_18 = add i6 %zext_ln348_2, -28

]]></Node>
<StgValue><ssdm name="add_ln348_18"/></StgValue>
</operation>

<operation id="532" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:153  store i16 %trunc_ln348_6, i16* %lstm_state_addr_23, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="533" st_id="57" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:158  store i16 %trunc_ln348_7, i16* %lstm_state_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="534" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:161  %mul_ln348_8 = mul i28 %zext_ln344, %sext_ln348_8

]]></Node>
<StgValue><ssdm name="mul_ln348_8"/></StgValue>
</operation>

<operation id="535" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:162  %trunc_ln348_8 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_8, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_8"/></StgValue>
</operation>

<operation id="536" st_id="57" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:166  %mul_ln348_9 = mul i28 %zext_ln344, %sext_ln348_9

]]></Node>
<StgValue><ssdm name="mul_ln348_9"/></StgValue>
</operation>

<operation id="537" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:167  %trunc_ln348_9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_9, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_9"/></StgValue>
</operation>

<operation id="538" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:171  %mul_ln348_10 = mul i28 %zext_ln344, %sext_ln348_10

]]></Node>
<StgValue><ssdm name="mul_ln348_10"/></StgValue>
</operation>

<operation id="539" st_id="57" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:176  %mul_ln348_11 = mul i28 %zext_ln344, %sext_ln348_11

]]></Node>
<StgValue><ssdm name="mul_ln348_11"/></StgValue>
</operation>

<operation id="540" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:180  %sext_ln348_12 = sext i16 %weight_l_load_12 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_12"/></StgValue>
</operation>

<operation id="541" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:181  %mul_ln348_12 = mul i28 %zext_ln344, %sext_ln348_12

]]></Node>
<StgValue><ssdm name="mul_ln348_12"/></StgValue>
</operation>

<operation id="542" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:185  %sext_ln348_13 = sext i16 %weight_l_load_13 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_13"/></StgValue>
</operation>

<operation id="543" st_id="57" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:186  %mul_ln348_13 = mul i28 %zext_ln344, %sext_ln348_13

]]></Node>
<StgValue><ssdm name="mul_ln348_13"/></StgValue>
</operation>

<operation id="544" st_id="57" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:189  %weight_l_load_14 = load i16* %weight_l_addr_26, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_14"/></StgValue>
</operation>

<operation id="545" st_id="57" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:194  %weight_l_load_15 = load i16* %weight_l_addr_27, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_15"/></StgValue>
</operation>

<operation id="546" st_id="57" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:199  %weight_l_load_16 = load i16* %weight_l_addr_28, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_16"/></StgValue>
</operation>

<operation id="547" st_id="57" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:204  %weight_l_load_17 = load i16* %weight_l_addr_29, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_17"/></StgValue>
</operation>

<operation id="548" st_id="57" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:209  %weight_l_load_18 = load i16* %weight_l_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_18"/></StgValue>
</operation>

<operation id="549" st_id="57" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:214  %weight_l_load_19 = load i16* %weight_l_addr_31, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_19"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="550" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:89  %tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="551" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:90  %lstm_state_addr_8 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="lstm_state_addr_8"/></StgValue>
</operation>

<operation id="552" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="6">
<![CDATA[
hls_label_2:92  %zext_ln348_30 = zext i6 %add_ln348_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_30"/></StgValue>
</operation>

<operation id="553" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:93  %lstm_state_addr_9 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_30

]]></Node>
<StgValue><ssdm name="lstm_state_addr_9"/></StgValue>
</operation>

<operation id="554" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_2:96  %add_ln348_19 = add i6 %zext_ln348_2, -20

]]></Node>
<StgValue><ssdm name="add_ln348_19"/></StgValue>
</operation>

<operation id="555" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:163  store i16 %trunc_ln348_8, i16* %lstm_state_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="556" st_id="58" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:168  store i16 %trunc_ln348_9, i16* %lstm_state_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="557" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:171  %mul_ln348_10 = mul i28 %zext_ln344, %sext_ln348_10

]]></Node>
<StgValue><ssdm name="mul_ln348_10"/></StgValue>
</operation>

<operation id="558" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:172  %trunc_ln348_s = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_10, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_s"/></StgValue>
</operation>

<operation id="559" st_id="58" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:176  %mul_ln348_11 = mul i28 %zext_ln344, %sext_ln348_11

]]></Node>
<StgValue><ssdm name="mul_ln348_11"/></StgValue>
</operation>

<operation id="560" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:177  %trunc_ln348_10 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_11, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_10"/></StgValue>
</operation>

<operation id="561" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:181  %mul_ln348_12 = mul i28 %zext_ln344, %sext_ln348_12

]]></Node>
<StgValue><ssdm name="mul_ln348_12"/></StgValue>
</operation>

<operation id="562" st_id="58" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:186  %mul_ln348_13 = mul i28 %zext_ln344, %sext_ln348_13

]]></Node>
<StgValue><ssdm name="mul_ln348_13"/></StgValue>
</operation>

<operation id="563" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:190  %sext_ln348_14 = sext i16 %weight_l_load_14 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_14"/></StgValue>
</operation>

<operation id="564" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:191  %mul_ln348_14 = mul i28 %zext_ln344, %sext_ln348_14

]]></Node>
<StgValue><ssdm name="mul_ln348_14"/></StgValue>
</operation>

<operation id="565" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:195  %sext_ln348_15 = sext i16 %weight_l_load_15 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_15"/></StgValue>
</operation>

<operation id="566" st_id="58" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:196  %mul_ln348_15 = mul i28 %zext_ln344, %sext_ln348_15

]]></Node>
<StgValue><ssdm name="mul_ln348_15"/></StgValue>
</operation>

<operation id="567" st_id="58" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:199  %weight_l_load_16 = load i16* %weight_l_addr_28, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_16"/></StgValue>
</operation>

<operation id="568" st_id="58" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:204  %weight_l_load_17 = load i16* %weight_l_addr_29, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_17"/></StgValue>
</operation>

<operation id="569" st_id="58" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:209  %weight_l_load_18 = load i16* %weight_l_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_18"/></StgValue>
</operation>

<operation id="570" st_id="58" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:214  %weight_l_load_19 = load i16* %weight_l_addr_31, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_19"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="571" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:94  %tmp_10 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 5, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="572" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:95  %lstm_state_addr_10 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="lstm_state_addr_10"/></StgValue>
</operation>

<operation id="573" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="6">
<![CDATA[
hls_label_2:97  %zext_ln348_31 = zext i6 %add_ln348_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_31"/></StgValue>
</operation>

<operation id="574" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:98  %lstm_state_addr_11 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_31

]]></Node>
<StgValue><ssdm name="lstm_state_addr_11"/></StgValue>
</operation>

<operation id="575" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:173  store i16 %trunc_ln348_s, i16* %lstm_state_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="576" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:178  store i16 %trunc_ln348_10, i16* %lstm_state_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="577" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:181  %mul_ln348_12 = mul i28 %zext_ln344, %sext_ln348_12

]]></Node>
<StgValue><ssdm name="mul_ln348_12"/></StgValue>
</operation>

<operation id="578" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:182  %trunc_ln348_11 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_12, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_11"/></StgValue>
</operation>

<operation id="579" st_id="59" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:186  %mul_ln348_13 = mul i28 %zext_ln344, %sext_ln348_13

]]></Node>
<StgValue><ssdm name="mul_ln348_13"/></StgValue>
</operation>

<operation id="580" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:187  %trunc_ln348_12 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_13, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_12"/></StgValue>
</operation>

<operation id="581" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:191  %mul_ln348_14 = mul i28 %zext_ln344, %sext_ln348_14

]]></Node>
<StgValue><ssdm name="mul_ln348_14"/></StgValue>
</operation>

<operation id="582" st_id="59" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:196  %mul_ln348_15 = mul i28 %zext_ln344, %sext_ln348_15

]]></Node>
<StgValue><ssdm name="mul_ln348_15"/></StgValue>
</operation>

<operation id="583" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:200  %sext_ln348_16 = sext i16 %weight_l_load_16 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_16"/></StgValue>
</operation>

<operation id="584" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:201  %mul_ln348_16 = mul i28 %zext_ln344, %sext_ln348_16

]]></Node>
<StgValue><ssdm name="mul_ln348_16"/></StgValue>
</operation>

<operation id="585" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:205  %sext_ln348_17 = sext i16 %weight_l_load_17 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_17"/></StgValue>
</operation>

<operation id="586" st_id="59" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:206  %mul_ln348_17 = mul i28 %zext_ln344, %sext_ln348_17

]]></Node>
<StgValue><ssdm name="mul_ln348_17"/></StgValue>
</operation>

<operation id="587" st_id="59" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:209  %weight_l_load_18 = load i16* %weight_l_addr_30, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_18"/></StgValue>
</operation>

<operation id="588" st_id="59" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="11">
<![CDATA[
hls_label_2:214  %weight_l_load_19 = load i16* %weight_l_addr_31, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_19"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="589" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:99  %tmp_11 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="590" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:100  %lstm_state_addr_12 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="lstm_state_addr_12"/></StgValue>
</operation>

<operation id="591" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="6" op_0_bw="5">
<![CDATA[
hls_label_2:101  %sext_ln348_22 = sext i5 %add_ln348_17 to i6

]]></Node>
<StgValue><ssdm name="sext_ln348_22"/></StgValue>
</operation>

<operation id="592" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="6">
<![CDATA[
hls_label_2:102  %zext_ln348_32 = zext i6 %sext_ln348_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_32"/></StgValue>
</operation>

<operation id="593" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:103  %lstm_state_addr_13 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_32

]]></Node>
<StgValue><ssdm name="lstm_state_addr_13"/></StgValue>
</operation>

<operation id="594" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:183  store i16 %trunc_ln348_11, i16* %lstm_state_addr_12, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="595" st_id="60" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:188  store i16 %trunc_ln348_12, i16* %lstm_state_addr_13, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="596" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:191  %mul_ln348_14 = mul i28 %zext_ln344, %sext_ln348_14

]]></Node>
<StgValue><ssdm name="mul_ln348_14"/></StgValue>
</operation>

<operation id="597" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:192  %trunc_ln348_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_14, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_13"/></StgValue>
</operation>

<operation id="598" st_id="60" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:196  %mul_ln348_15 = mul i28 %zext_ln344, %sext_ln348_15

]]></Node>
<StgValue><ssdm name="mul_ln348_15"/></StgValue>
</operation>

<operation id="599" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:197  %trunc_ln348_14 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_15, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_14"/></StgValue>
</operation>

<operation id="600" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:201  %mul_ln348_16 = mul i28 %zext_ln344, %sext_ln348_16

]]></Node>
<StgValue><ssdm name="mul_ln348_16"/></StgValue>
</operation>

<operation id="601" st_id="60" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:206  %mul_ln348_17 = mul i28 %zext_ln344, %sext_ln348_17

]]></Node>
<StgValue><ssdm name="mul_ln348_17"/></StgValue>
</operation>

<operation id="602" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:210  %sext_ln348_18 = sext i16 %weight_l_load_18 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_18"/></StgValue>
</operation>

<operation id="603" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:211  %mul_ln348_18 = mul i28 %zext_ln344, %sext_ln348_18

]]></Node>
<StgValue><ssdm name="mul_ln348_18"/></StgValue>
</operation>

<operation id="604" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="28" op_0_bw="16">
<![CDATA[
hls_label_2:215  %sext_ln348_19 = sext i16 %weight_l_load_19 to i28

]]></Node>
<StgValue><ssdm name="sext_ln348_19"/></StgValue>
</operation>

<operation id="605" st_id="60" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:216  %mul_ln348_19 = mul i28 %zext_ln344, %sext_ln348_19

]]></Node>
<StgValue><ssdm name="mul_ln348_19"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="606" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="7" op_0_bw="3">
<![CDATA[
hls_label_2:3  %zext_ln348_1 = zext i3 %i_1 to i7

]]></Node>
<StgValue><ssdm name="zext_ln348_1"/></StgValue>
</operation>

<operation id="607" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:104  %tmp_12 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 7, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="608" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:105  %lstm_state_addr_14 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="lstm_state_addr_14"/></StgValue>
</operation>

<operation id="609" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="3">
<![CDATA[
hls_label_2:106  %sext_ln348_23 = sext i3 %xor_ln348 to i6

]]></Node>
<StgValue><ssdm name="sext_ln348_23"/></StgValue>
</operation>

<operation id="610" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="6">
<![CDATA[
hls_label_2:107  %zext_ln348_33 = zext i6 %sext_ln348_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_33"/></StgValue>
</operation>

<operation id="611" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:108  %lstm_state_addr_15 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_33

]]></Node>
<StgValue><ssdm name="lstm_state_addr_15"/></StgValue>
</operation>

<operation id="612" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:111  %add_ln348_20 = add i7 %zext_ln348_1, -60

]]></Node>
<StgValue><ssdm name="add_ln348_20"/></StgValue>
</operation>

<operation id="613" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:193  store i16 %trunc_ln348_13, i16* %lstm_state_addr_14, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="614" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:198  store i16 %trunc_ln348_14, i16* %lstm_state_addr_15, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="615" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:201  %mul_ln348_16 = mul i28 %zext_ln344, %sext_ln348_16

]]></Node>
<StgValue><ssdm name="mul_ln348_16"/></StgValue>
</operation>

<operation id="616" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:202  %trunc_ln348_15 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_16, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_15"/></StgValue>
</operation>

<operation id="617" st_id="61" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:206  %mul_ln348_17 = mul i28 %zext_ln344, %sext_ln348_17

]]></Node>
<StgValue><ssdm name="mul_ln348_17"/></StgValue>
</operation>

<operation id="618" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:207  %trunc_ln348_16 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_17, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_16"/></StgValue>
</operation>

<operation id="619" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:211  %mul_ln348_18 = mul i28 %zext_ln344, %sext_ln348_18

]]></Node>
<StgValue><ssdm name="mul_ln348_18"/></StgValue>
</operation>

<operation id="620" st_id="61" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:216  %mul_ln348_19 = mul i28 %zext_ln344, %sext_ln348_19

]]></Node>
<StgValue><ssdm name="mul_ln348_19"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="621" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:109  %tmp_13 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 8, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="622" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:110  %lstm_state_addr_16 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="lstm_state_addr_16"/></StgValue>
</operation>

<operation id="623" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:112  %zext_ln348_34 = zext i7 %add_ln348_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_34"/></StgValue>
</operation>

<operation id="624" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:113  %lstm_state_addr_17 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_34

]]></Node>
<StgValue><ssdm name="lstm_state_addr_17"/></StgValue>
</operation>

<operation id="625" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_2:116  %add_ln348_21 = add i7 %zext_ln348_1, -52

]]></Node>
<StgValue><ssdm name="add_ln348_21"/></StgValue>
</operation>

<operation id="626" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:203  store i16 %trunc_ln348_15, i16* %lstm_state_addr_16, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="627" st_id="62" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:208  store i16 %trunc_ln348_16, i16* %lstm_state_addr_17, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="628" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:211  %mul_ln348_18 = mul i28 %zext_ln344, %sext_ln348_18

]]></Node>
<StgValue><ssdm name="mul_ln348_18"/></StgValue>
</operation>

<operation id="629" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:212  %trunc_ln348_17 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_18, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_17"/></StgValue>
</operation>

<operation id="630" st_id="62" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2:216  %mul_ln348_19 = mul i28 %zext_ln344, %sext_ln348_19

]]></Node>
<StgValue><ssdm name="mul_ln348_19"/></StgValue>
</operation>

<operation id="631" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:217  %trunc_ln348_18 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln348_19, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln348_18"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="632" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="633" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln345"/></StgValue>
</operation>

<operation id="634" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_2:114  %tmp_14 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="635" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:115  %lstm_state_addr_18 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="lstm_state_addr_18"/></StgValue>
</operation>

<operation id="636" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="7">
<![CDATA[
hls_label_2:117  %zext_ln348_35 = zext i7 %add_ln348_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln348_35"/></StgValue>
</operation>

<operation id="637" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:118  %lstm_state_addr_19 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln348_35

]]></Node>
<StgValue><ssdm name="lstm_state_addr_19"/></StgValue>
</operation>

<operation id="638" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:213  store i16 %trunc_ln348_17, i16* %lstm_state_addr_18, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="639" st_id="63" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="7">
<![CDATA[
hls_label_2:218  store i16 %trunc_ln348_18, i16* %lstm_state_addr_19, align 2

]]></Node>
<StgValue><ssdm name="store_ln348"/></StgValue>
</operation>

<operation id="640" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:219  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="641" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln344" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:220  br label %5

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="642" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="643" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader2:0  %indvar_flatten = phi i7 [ %add_ln352, %hls_label_3 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="644" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader2:1  %k_2 = phi i5 [ %select_ln352_1, %hls_label_3 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="645" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader2:2  %i_2 = phi i3 [ %i_5, %hls_label_3 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="646" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:3  %icmp_ln352 = icmp eq i7 %indvar_flatten, -48

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="647" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader2:4  %add_ln352 = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln352"/></StgValue>
</operation>

<operation id="648" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln352, label %.preheader1.preheader, label %hls_label_3

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="649" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3:0  %k = add i5 %k_2, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="650" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:2  %icmp_ln353 = icmp eq i3 %i_2, -4

]]></Node>
<StgValue><ssdm name="icmp_ln353"/></StgValue>
</operation>

<operation id="651" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_3:3  %select_ln352 = select i1 %icmp_ln353, i3 0, i3 %i_2

]]></Node>
<StgValue><ssdm name="select_ln352"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="652" st_id="66" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_3:4  %select_ln352_1 = select i1 %icmp_ln353, i5 %k, i5 %k_2

]]></Node>
<StgValue><ssdm name="select_ln352_1"/></StgValue>
</operation>

<operation id="653" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_3:5  %shl_ln357_mid2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %select_ln352_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln357_mid2"/></StgValue>
</operation>

<operation id="654" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3:6  %zext_ln352 = zext i5 %select_ln352_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln352"/></StgValue>
</operation>

<operation id="655" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:7  %h_state_addr = getelementptr [20 x i16]* @h_state, i64 0, i64 %zext_ln352

]]></Node>
<StgValue><ssdm name="h_state_addr"/></StgValue>
</operation>

<operation id="656" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="5">
<![CDATA[
hls_label_3:8  %h_state_load = load i16* %h_state_addr, align 2

]]></Node>
<StgValue><ssdm name="h_state_load"/></StgValue>
</operation>

<operation id="657" st_id="66" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:12  %xor_ln357 = xor i3 %select_ln352, -4

]]></Node>
<StgValue><ssdm name="xor_ln357"/></StgValue>
</operation>

<operation id="658" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="7" op_0_bw="3">
<![CDATA[
hls_label_3:13  %zext_ln357 = zext i3 %xor_ln357 to i7

]]></Node>
<StgValue><ssdm name="zext_ln357"/></StgValue>
</operation>

<operation id="659" st_id="66" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_3:14  %add_ln357 = add i7 %zext_ln357, %shl_ln357_mid2

]]></Node>
<StgValue><ssdm name="add_ln357"/></StgValue>
</operation>

<operation id="660" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="3">
<![CDATA[
hls_label_3:79  %zext_ln357_2 = zext i3 %select_ln352 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_2"/></StgValue>
</operation>

<operation id="661" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:84  %lstm_state_addr_44 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_2

]]></Node>
<StgValue><ssdm name="lstm_state_addr_44"/></StgValue>
</operation>

<operation id="662" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:88  %tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="663" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:89  %lstm_state_addr_46 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_25

]]></Node>
<StgValue><ssdm name="lstm_state_addr_46"/></StgValue>
</operation>

<operation id="664" st_id="66" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:136  %lstm_state_load_40 = load i16* %lstm_state_addr_44, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_40"/></StgValue>
</operation>

<operation id="665" st_id="66" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:150  %lstm_state_load_42 = load i16* %lstm_state_addr_46, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_42"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="666" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="5">
<![CDATA[
hls_label_3:8  %h_state_load = load i16* %h_state_addr, align 2

]]></Node>
<StgValue><ssdm name="h_state_load"/></StgValue>
</operation>

<operation id="667" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
hls_label_3:15  %tmp_23 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln357, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="668" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="11">
<![CDATA[
hls_label_3:16  %zext_ln357_1 = zext i11 %tmp_23 to i12

]]></Node>
<StgValue><ssdm name="zext_ln357_1"/></StgValue>
</operation>

<operation id="669" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
hls_label_3:17  %tmp_24 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln357, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="670" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="12" op_0_bw="9">
<![CDATA[
hls_label_3:18  %zext_ln357_3 = zext i9 %tmp_24 to i12

]]></Node>
<StgValue><ssdm name="zext_ln357_3"/></StgValue>
</operation>

<operation id="671" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:19  %add_ln357_21 = add i12 %zext_ln357_1, %zext_ln357_3

]]></Node>
<StgValue><ssdm name="add_ln357_21"/></StgValue>
</operation>

<operation id="672" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:93  %tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="673" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:94  %lstm_state_addr_48 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_26

]]></Node>
<StgValue><ssdm name="lstm_state_addr_48"/></StgValue>
</operation>

<operation id="674" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:98  %tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="675" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:99  %lstm_state_addr_50 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="lstm_state_addr_50"/></StgValue>
</operation>

<operation id="676" st_id="67" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:136  %lstm_state_load_40 = load i16* %lstm_state_addr_44, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_40"/></StgValue>
</operation>

<operation id="677" st_id="67" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:150  %lstm_state_load_42 = load i16* %lstm_state_addr_46, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_42"/></StgValue>
</operation>

<operation id="678" st_id="67" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:164  %lstm_state_load_44 = load i16* %lstm_state_addr_48, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_44"/></StgValue>
</operation>

<operation id="679" st_id="67" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:178  %lstm_state_load_46 = load i16* %lstm_state_addr_50, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_46"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="680" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:20  %zext_ln357_4 = zext i12 %add_ln357_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_4"/></StgValue>
</operation>

<operation id="681" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:21  %weight_l_addr_52 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_4

]]></Node>
<StgValue><ssdm name="weight_l_addr_52"/></StgValue>
</operation>

<operation id="682" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:22  %or_ln357 = or i12 %add_ln357_21, 1

]]></Node>
<StgValue><ssdm name="or_ln357"/></StgValue>
</operation>

<operation id="683" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:23  %zext_ln357_5 = zext i12 %or_ln357 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_5"/></StgValue>
</operation>

<operation id="684" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:24  %weight_l_addr_53 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_5

]]></Node>
<StgValue><ssdm name="weight_l_addr_53"/></StgValue>
</operation>

<operation id="685" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:103  %tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="686" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:104  %lstm_state_addr_52 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="lstm_state_addr_52"/></StgValue>
</operation>

<operation id="687" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:108  %tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 5, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="688" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:109  %lstm_state_addr_54 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="lstm_state_addr_54"/></StgValue>
</operation>

<operation id="689" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:133  %weight_l_load_40 = load i16* %weight_l_addr_52, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_40"/></StgValue>
</operation>

<operation id="690" st_id="68" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:136  %lstm_state_load_40 = load i16* %lstm_state_addr_44, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_40"/></StgValue>
</operation>

<operation id="691" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:140  %weight_l_load_41 = load i16* %weight_l_addr_53, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_41"/></StgValue>
</operation>

<operation id="692" st_id="68" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:150  %lstm_state_load_42 = load i16* %lstm_state_addr_46, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_42"/></StgValue>
</operation>

<operation id="693" st_id="68" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:164  %lstm_state_load_44 = load i16* %lstm_state_addr_48, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_44"/></StgValue>
</operation>

<operation id="694" st_id="68" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:178  %lstm_state_load_46 = load i16* %lstm_state_addr_50, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_46"/></StgValue>
</operation>

<operation id="695" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:192  %lstm_state_load_48 = load i16* %lstm_state_addr_52, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_48"/></StgValue>
</operation>

<operation id="696" st_id="68" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:206  %lstm_state_load_50 = load i16* %lstm_state_addr_54, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_50"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="697" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:25  %or_ln357_1 = or i12 %add_ln357_21, 2

]]></Node>
<StgValue><ssdm name="or_ln357_1"/></StgValue>
</operation>

<operation id="698" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:26  %zext_ln357_6 = zext i12 %or_ln357_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_6"/></StgValue>
</operation>

<operation id="699" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:27  %weight_l_addr_54 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_6

]]></Node>
<StgValue><ssdm name="weight_l_addr_54"/></StgValue>
</operation>

<operation id="700" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:28  %or_ln357_2 = or i12 %add_ln357_21, 3

]]></Node>
<StgValue><ssdm name="or_ln357_2"/></StgValue>
</operation>

<operation id="701" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:29  %zext_ln357_7 = zext i12 %or_ln357_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_7"/></StgValue>
</operation>

<operation id="702" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:30  %weight_l_addr_55 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln357_7

]]></Node>
<StgValue><ssdm name="weight_l_addr_55"/></StgValue>
</operation>

<operation id="703" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:31  %add_ln357_22 = add i12 %add_ln357_21, 4

]]></Node>
<StgValue><ssdm name="add_ln357_22"/></StgValue>
</operation>

<operation id="704" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:34  %add_ln357_23 = add i12 %add_ln357_21, 5

]]></Node>
<StgValue><ssdm name="add_ln357_23"/></StgValue>
</operation>

<operation id="705" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:133  %weight_l_load_40 = load i16* %weight_l_addr_52, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_40"/></StgValue>
</operation>

<operation id="706" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:140  %weight_l_load_41 = load i16* %weight_l_addr_53, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_41"/></StgValue>
</operation>

<operation id="707" st_id="69" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:147  %weight_l_load_42 = load i16* %weight_l_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_42"/></StgValue>
</operation>

<operation id="708" st_id="69" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:154  %weight_l_load_43 = load i16* %weight_l_addr_55, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_43"/></StgValue>
</operation>

<operation id="709" st_id="69" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:164  %lstm_state_load_44 = load i16* %lstm_state_addr_48, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_44"/></StgValue>
</operation>

<operation id="710" st_id="69" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:178  %lstm_state_load_46 = load i16* %lstm_state_addr_50, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_46"/></StgValue>
</operation>

<operation id="711" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:192  %lstm_state_load_48 = load i16* %lstm_state_addr_52, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_48"/></StgValue>
</operation>

<operation id="712" st_id="69" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:206  %lstm_state_load_50 = load i16* %lstm_state_addr_54, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_50"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="713" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:32  %sext_ln357_20 = sext i12 %add_ln357_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_20"/></StgValue>
</operation>

<operation id="714" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:33  %weight_l_addr_56 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_20

]]></Node>
<StgValue><ssdm name="weight_l_addr_56"/></StgValue>
</operation>

<operation id="715" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:35  %sext_ln357_21 = sext i12 %add_ln357_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_21"/></StgValue>
</operation>

<operation id="716" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:36  %weight_l_addr_57 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_21

]]></Node>
<StgValue><ssdm name="weight_l_addr_57"/></StgValue>
</operation>

<operation id="717" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:37  %add_ln357_24 = add i12 %add_ln357_21, 6

]]></Node>
<StgValue><ssdm name="add_ln357_24"/></StgValue>
</operation>

<operation id="718" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:40  %add_ln357_25 = add i12 %add_ln357_21, 7

]]></Node>
<StgValue><ssdm name="add_ln357_25"/></StgValue>
</operation>

<operation id="719" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="3">
<![CDATA[
hls_label_3:82  %zext_ln357_10 = zext i3 %select_ln352 to i5

]]></Node>
<StgValue><ssdm name="zext_ln357_10"/></StgValue>
</operation>

<operation id="720" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="3">
<![CDATA[
hls_label_3:83  %zext_ln357_11 = zext i3 %select_ln352 to i4

]]></Node>
<StgValue><ssdm name="zext_ln357_11"/></StgValue>
</operation>

<operation id="721" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_3:85  %add_ln357_38 = add i4 %zext_ln357_11, 4

]]></Node>
<StgValue><ssdm name="add_ln357_38"/></StgValue>
</operation>

<operation id="722" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3:90  %add_ln357_39 = add i5 %zext_ln357_10, 12

]]></Node>
<StgValue><ssdm name="add_ln357_39"/></StgValue>
</operation>

<operation id="723" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:133  %weight_l_load_40 = load i16* %weight_l_addr_52, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_40"/></StgValue>
</operation>

<operation id="724" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:140  %weight_l_load_41 = load i16* %weight_l_addr_53, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_41"/></StgValue>
</operation>

<operation id="725" st_id="70" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:147  %weight_l_load_42 = load i16* %weight_l_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_42"/></StgValue>
</operation>

<operation id="726" st_id="70" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:154  %weight_l_load_43 = load i16* %weight_l_addr_55, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_43"/></StgValue>
</operation>

<operation id="727" st_id="70" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:161  %weight_l_load_44 = load i16* %weight_l_addr_56, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_44"/></StgValue>
</operation>

<operation id="728" st_id="70" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:168  %weight_l_load_45 = load i16* %weight_l_addr_57, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_45"/></StgValue>
</operation>

<operation id="729" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:192  %lstm_state_load_48 = load i16* %lstm_state_addr_52, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_48"/></StgValue>
</operation>

<operation id="730" st_id="70" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:206  %lstm_state_load_50 = load i16* %lstm_state_addr_54, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_50"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="731" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:9  %sext_ln352 = sext i16 %h_state_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln352"/></StgValue>
</operation>

<operation id="732" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:38  %sext_ln357_22 = sext i12 %add_ln357_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_22"/></StgValue>
</operation>

<operation id="733" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:39  %weight_l_addr_58 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_22

]]></Node>
<StgValue><ssdm name="weight_l_addr_58"/></StgValue>
</operation>

<operation id="734" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:41  %sext_ln357_23 = sext i12 %add_ln357_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_23"/></StgValue>
</operation>

<operation id="735" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:42  %weight_l_addr_59 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_23

]]></Node>
<StgValue><ssdm name="weight_l_addr_59"/></StgValue>
</operation>

<operation id="736" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:43  %add_ln357_26 = add i12 %add_ln357_21, 8

]]></Node>
<StgValue><ssdm name="add_ln357_26"/></StgValue>
</operation>

<operation id="737" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:46  %add_ln357_27 = add i12 %add_ln357_21, 9

]]></Node>
<StgValue><ssdm name="add_ln357_27"/></StgValue>
</operation>

<operation id="738" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="3">
<![CDATA[
hls_label_3:81  %zext_ln357_9 = zext i3 %select_ln352 to i6

]]></Node>
<StgValue><ssdm name="zext_ln357_9"/></StgValue>
</operation>

<operation id="739" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="4">
<![CDATA[
hls_label_3:86  %zext_ln357_12 = zext i4 %add_ln357_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_12"/></StgValue>
</operation>

<operation id="740" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:87  %lstm_state_addr_45 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_12

]]></Node>
<StgValue><ssdm name="lstm_state_addr_45"/></StgValue>
</operation>

<operation id="741" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3:91  %zext_ln357_13 = zext i5 %add_ln357_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_13"/></StgValue>
</operation>

<operation id="742" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:92  %lstm_state_addr_47 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_13

]]></Node>
<StgValue><ssdm name="lstm_state_addr_47"/></StgValue>
</operation>

<operation id="743" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_3:95  %add_ln357_40 = add i5 %zext_ln357_10, -12

]]></Node>
<StgValue><ssdm name="add_ln357_40"/></StgValue>
</operation>

<operation id="744" st_id="71" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_3:100  %add_ln357_41 = add i6 %zext_ln357_9, 28

]]></Node>
<StgValue><ssdm name="add_ln357_41"/></StgValue>
</operation>

<operation id="745" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:134  %sext_ln357 = sext i16 %weight_l_load_40 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357"/></StgValue>
</operation>

<operation id="746" st_id="71" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:135  %mul_ln357 = mul i28 %sext_ln352, %sext_ln357

]]></Node>
<StgValue><ssdm name="mul_ln357"/></StgValue>
</operation>

<operation id="747" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:143  %lstm_state_load_41 = load i16* %lstm_state_addr_45, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_41"/></StgValue>
</operation>

<operation id="748" st_id="71" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:147  %weight_l_load_42 = load i16* %weight_l_addr_54, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_42"/></StgValue>
</operation>

<operation id="749" st_id="71" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:154  %weight_l_load_43 = load i16* %weight_l_addr_55, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_43"/></StgValue>
</operation>

<operation id="750" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:157  %lstm_state_load_43 = load i16* %lstm_state_addr_47, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_43"/></StgValue>
</operation>

<operation id="751" st_id="71" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:161  %weight_l_load_44 = load i16* %weight_l_addr_56, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_44"/></StgValue>
</operation>

<operation id="752" st_id="71" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:168  %weight_l_load_45 = load i16* %weight_l_addr_57, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_45"/></StgValue>
</operation>

<operation id="753" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:175  %weight_l_load_46 = load i16* %weight_l_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_46"/></StgValue>
</operation>

<operation id="754" st_id="71" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:182  %weight_l_load_47 = load i16* %weight_l_addr_59, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_47"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="755" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:44  %sext_ln357_24 = sext i12 %add_ln357_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_24"/></StgValue>
</operation>

<operation id="756" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:45  %weight_l_addr_60 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_24

]]></Node>
<StgValue><ssdm name="weight_l_addr_60"/></StgValue>
</operation>

<operation id="757" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:47  %sext_ln357_25 = sext i12 %add_ln357_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_25"/></StgValue>
</operation>

<operation id="758" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:48  %weight_l_addr_61 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_25

]]></Node>
<StgValue><ssdm name="weight_l_addr_61"/></StgValue>
</operation>

<operation id="759" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:49  %add_ln357_28 = add i12 %add_ln357_21, 10

]]></Node>
<StgValue><ssdm name="add_ln357_28"/></StgValue>
</operation>

<operation id="760" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:52  %add_ln357_29 = add i12 %add_ln357_21, 11

]]></Node>
<StgValue><ssdm name="add_ln357_29"/></StgValue>
</operation>

<operation id="761" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="5">
<![CDATA[
hls_label_3:96  %zext_ln357_14 = zext i5 %add_ln357_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_14"/></StgValue>
</operation>

<operation id="762" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:97  %lstm_state_addr_49 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_14

]]></Node>
<StgValue><ssdm name="lstm_state_addr_49"/></StgValue>
</operation>

<operation id="763" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="6">
<![CDATA[
hls_label_3:101  %zext_ln357_15 = zext i6 %add_ln357_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_15"/></StgValue>
</operation>

<operation id="764" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:102  %lstm_state_addr_51 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_15

]]></Node>
<StgValue><ssdm name="lstm_state_addr_51"/></StgValue>
</operation>

<operation id="765" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_3:105  %add_ln357_42 = add i6 %zext_ln357_9, -28

]]></Node>
<StgValue><ssdm name="add_ln357_42"/></StgValue>
</operation>

<operation id="766" st_id="72" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:135  %mul_ln357 = mul i28 %sext_ln352, %sext_ln357

]]></Node>
<StgValue><ssdm name="mul_ln357"/></StgValue>
</operation>

<operation id="767" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:141  %sext_ln357_1 = sext i16 %weight_l_load_41 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_1"/></StgValue>
</operation>

<operation id="768" st_id="72" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:142  %mul_ln357_1 = mul i28 %sext_ln352, %sext_ln357_1

]]></Node>
<StgValue><ssdm name="mul_ln357_1"/></StgValue>
</operation>

<operation id="769" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:143  %lstm_state_load_41 = load i16* %lstm_state_addr_45, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_41"/></StgValue>
</operation>

<operation id="770" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:157  %lstm_state_load_43 = load i16* %lstm_state_addr_47, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_43"/></StgValue>
</operation>

<operation id="771" st_id="72" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:161  %weight_l_load_44 = load i16* %weight_l_addr_56, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_44"/></StgValue>
</operation>

<operation id="772" st_id="72" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:168  %weight_l_load_45 = load i16* %weight_l_addr_57, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_45"/></StgValue>
</operation>

<operation id="773" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:171  %lstm_state_load_45 = load i16* %lstm_state_addr_49, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_45"/></StgValue>
</operation>

<operation id="774" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:175  %weight_l_load_46 = load i16* %weight_l_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_46"/></StgValue>
</operation>

<operation id="775" st_id="72" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:182  %weight_l_load_47 = load i16* %weight_l_addr_59, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_47"/></StgValue>
</operation>

<operation id="776" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:185  %lstm_state_load_47 = load i16* %lstm_state_addr_51, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_47"/></StgValue>
</operation>

<operation id="777" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:189  %weight_l_load_48 = load i16* %weight_l_addr_60, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_48"/></StgValue>
</operation>

<operation id="778" st_id="72" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:196  %weight_l_load_49 = load i16* %weight_l_addr_61, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_49"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="779" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:50  %sext_ln357_26 = sext i12 %add_ln357_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_26"/></StgValue>
</operation>

<operation id="780" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:51  %weight_l_addr_62 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_26

]]></Node>
<StgValue><ssdm name="weight_l_addr_62"/></StgValue>
</operation>

<operation id="781" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:53  %sext_ln357_27 = sext i12 %add_ln357_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_27"/></StgValue>
</operation>

<operation id="782" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:54  %weight_l_addr_63 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_27

]]></Node>
<StgValue><ssdm name="weight_l_addr_63"/></StgValue>
</operation>

<operation id="783" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:55  %add_ln357_30 = add i12 %add_ln357_21, 12

]]></Node>
<StgValue><ssdm name="add_ln357_30"/></StgValue>
</operation>

<operation id="784" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:58  %add_ln357_31 = add i12 %add_ln357_21, 13

]]></Node>
<StgValue><ssdm name="add_ln357_31"/></StgValue>
</operation>

<operation id="785" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="64" op_0_bw="6">
<![CDATA[
hls_label_3:106  %zext_ln357_16 = zext i6 %add_ln357_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_16"/></StgValue>
</operation>

<operation id="786" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:107  %lstm_state_addr_53 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_16

]]></Node>
<StgValue><ssdm name="lstm_state_addr_53"/></StgValue>
</operation>

<operation id="787" st_id="73" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:135  %mul_ln357 = mul i28 %sext_ln352, %sext_ln357

]]></Node>
<StgValue><ssdm name="mul_ln357"/></StgValue>
</operation>

<operation id="788" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:137  %trunc_ln1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="789" st_id="73" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:142  %mul_ln357_1 = mul i28 %sext_ln352, %sext_ln357_1

]]></Node>
<StgValue><ssdm name="mul_ln357_1"/></StgValue>
</operation>

<operation id="790" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:143  %lstm_state_load_41 = load i16* %lstm_state_addr_45, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_41"/></StgValue>
</operation>

<operation id="791" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:148  %sext_ln357_2 = sext i16 %weight_l_load_42 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_2"/></StgValue>
</operation>

<operation id="792" st_id="73" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:149  %mul_ln357_2 = mul i28 %sext_ln352, %sext_ln357_2

]]></Node>
<StgValue><ssdm name="mul_ln357_2"/></StgValue>
</operation>

<operation id="793" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:157  %lstm_state_load_43 = load i16* %lstm_state_addr_47, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_43"/></StgValue>
</operation>

<operation id="794" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:171  %lstm_state_load_45 = load i16* %lstm_state_addr_49, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_45"/></StgValue>
</operation>

<operation id="795" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:175  %weight_l_load_46 = load i16* %weight_l_addr_58, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_46"/></StgValue>
</operation>

<operation id="796" st_id="73" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:182  %weight_l_load_47 = load i16* %weight_l_addr_59, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_47"/></StgValue>
</operation>

<operation id="797" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:185  %lstm_state_load_47 = load i16* %lstm_state_addr_51, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_47"/></StgValue>
</operation>

<operation id="798" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:189  %weight_l_load_48 = load i16* %weight_l_addr_60, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_48"/></StgValue>
</operation>

<operation id="799" st_id="73" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:196  %weight_l_load_49 = load i16* %weight_l_addr_61, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_49"/></StgValue>
</operation>

<operation id="800" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:199  %lstm_state_load_49 = load i16* %lstm_state_addr_53, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_49"/></StgValue>
</operation>

<operation id="801" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:203  %weight_l_load_50 = load i16* %weight_l_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_50"/></StgValue>
</operation>

<operation id="802" st_id="73" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:210  %weight_l_load_51 = load i16* %weight_l_addr_63, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_51"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="803" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:56  %sext_ln357_28 = sext i12 %add_ln357_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_28"/></StgValue>
</operation>

<operation id="804" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:57  %weight_l_addr_64 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_28

]]></Node>
<StgValue><ssdm name="weight_l_addr_64"/></StgValue>
</operation>

<operation id="805" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:59  %sext_ln357_29 = sext i12 %add_ln357_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_29"/></StgValue>
</operation>

<operation id="806" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:60  %weight_l_addr_65 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_29

]]></Node>
<StgValue><ssdm name="weight_l_addr_65"/></StgValue>
</operation>

<operation id="807" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:61  %add_ln357_32 = add i12 %add_ln357_21, 14

]]></Node>
<StgValue><ssdm name="add_ln357_32"/></StgValue>
</operation>

<operation id="808" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:64  %add_ln357_33 = add i12 %add_ln357_21, 15

]]></Node>
<StgValue><ssdm name="add_ln357_33"/></StgValue>
</operation>

<operation id="809" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:138  %add_ln357_1 = add i16 %lstm_state_load_40, %trunc_ln1

]]></Node>
<StgValue><ssdm name="add_ln357_1"/></StgValue>
</operation>

<operation id="810" st_id="74" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:142  %mul_ln357_1 = mul i28 %sext_ln352, %sext_ln357_1

]]></Node>
<StgValue><ssdm name="mul_ln357_1"/></StgValue>
</operation>

<operation id="811" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:144  %trunc_ln357_1 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_1, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_1"/></StgValue>
</operation>

<operation id="812" st_id="74" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:149  %mul_ln357_2 = mul i28 %sext_ln352, %sext_ln357_2

]]></Node>
<StgValue><ssdm name="mul_ln357_2"/></StgValue>
</operation>

<operation id="813" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:155  %sext_ln357_3 = sext i16 %weight_l_load_43 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_3"/></StgValue>
</operation>

<operation id="814" st_id="74" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:156  %mul_ln357_3 = mul i28 %sext_ln352, %sext_ln357_3

]]></Node>
<StgValue><ssdm name="mul_ln357_3"/></StgValue>
</operation>

<operation id="815" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:171  %lstm_state_load_45 = load i16* %lstm_state_addr_49, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_45"/></StgValue>
</operation>

<operation id="816" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:185  %lstm_state_load_47 = load i16* %lstm_state_addr_51, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_47"/></StgValue>
</operation>

<operation id="817" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:189  %weight_l_load_48 = load i16* %weight_l_addr_60, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_48"/></StgValue>
</operation>

<operation id="818" st_id="74" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:196  %weight_l_load_49 = load i16* %weight_l_addr_61, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_49"/></StgValue>
</operation>

<operation id="819" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:199  %lstm_state_load_49 = load i16* %lstm_state_addr_53, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_49"/></StgValue>
</operation>

<operation id="820" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:203  %weight_l_load_50 = load i16* %weight_l_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_50"/></StgValue>
</operation>

<operation id="821" st_id="74" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:210  %weight_l_load_51 = load i16* %weight_l_addr_63, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_51"/></StgValue>
</operation>

<operation id="822" st_id="74" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:217  %weight_l_load_52 = load i16* %weight_l_addr_64, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_52"/></StgValue>
</operation>

<operation id="823" st_id="74" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:224  %weight_l_load_53 = load i16* %weight_l_addr_65, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_53"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="824" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:62  %sext_ln357_30 = sext i12 %add_ln357_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_30"/></StgValue>
</operation>

<operation id="825" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:63  %weight_l_addr_66 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_30

]]></Node>
<StgValue><ssdm name="weight_l_addr_66"/></StgValue>
</operation>

<operation id="826" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:65  %sext_ln357_31 = sext i12 %add_ln357_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_31"/></StgValue>
</operation>

<operation id="827" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:66  %weight_l_addr_67 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_31

]]></Node>
<StgValue><ssdm name="weight_l_addr_67"/></StgValue>
</operation>

<operation id="828" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:67  %add_ln357_34 = add i12 %add_ln357_21, 16

]]></Node>
<StgValue><ssdm name="add_ln357_34"/></StgValue>
</operation>

<operation id="829" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:70  %add_ln357_35 = add i12 %add_ln357_21, 17

]]></Node>
<StgValue><ssdm name="add_ln357_35"/></StgValue>
</operation>

<operation id="830" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:145  %add_ln357_2 = add i16 %lstm_state_load_41, %trunc_ln357_1

]]></Node>
<StgValue><ssdm name="add_ln357_2"/></StgValue>
</operation>

<operation id="831" st_id="75" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:149  %mul_ln357_2 = mul i28 %sext_ln352, %sext_ln357_2

]]></Node>
<StgValue><ssdm name="mul_ln357_2"/></StgValue>
</operation>

<operation id="832" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:151  %trunc_ln357_2 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_2, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_2"/></StgValue>
</operation>

<operation id="833" st_id="75" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:156  %mul_ln357_3 = mul i28 %sext_ln352, %sext_ln357_3

]]></Node>
<StgValue><ssdm name="mul_ln357_3"/></StgValue>
</operation>

<operation id="834" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:162  %sext_ln357_4 = sext i16 %weight_l_load_44 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_4"/></StgValue>
</operation>

<operation id="835" st_id="75" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:163  %mul_ln357_4 = mul i28 %sext_ln352, %sext_ln357_4

]]></Node>
<StgValue><ssdm name="mul_ln357_4"/></StgValue>
</operation>

<operation id="836" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:199  %lstm_state_load_49 = load i16* %lstm_state_addr_53, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_49"/></StgValue>
</operation>

<operation id="837" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:203  %weight_l_load_50 = load i16* %weight_l_addr_62, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_50"/></StgValue>
</operation>

<operation id="838" st_id="75" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:210  %weight_l_load_51 = load i16* %weight_l_addr_63, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_51"/></StgValue>
</operation>

<operation id="839" st_id="75" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:217  %weight_l_load_52 = load i16* %weight_l_addr_64, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_52"/></StgValue>
</operation>

<operation id="840" st_id="75" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:224  %weight_l_load_53 = load i16* %weight_l_addr_65, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_53"/></StgValue>
</operation>

<operation id="841" st_id="75" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:231  %weight_l_load_54 = load i16* %weight_l_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_54"/></StgValue>
</operation>

<operation id="842" st_id="75" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:238  %weight_l_load_55 = load i16* %weight_l_addr_67, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_55"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="843" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:68  %sext_ln357_32 = sext i12 %add_ln357_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_32"/></StgValue>
</operation>

<operation id="844" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:69  %weight_l_addr_68 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_32

]]></Node>
<StgValue><ssdm name="weight_l_addr_68"/></StgValue>
</operation>

<operation id="845" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:71  %sext_ln357_33 = sext i12 %add_ln357_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_33"/></StgValue>
</operation>

<operation id="846" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:72  %weight_l_addr_69 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_33

]]></Node>
<StgValue><ssdm name="weight_l_addr_69"/></StgValue>
</operation>

<operation id="847" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:73  %add_ln357_36 = add i12 %add_ln357_21, 18

]]></Node>
<StgValue><ssdm name="add_ln357_36"/></StgValue>
</operation>

<operation id="848" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_3:76  %add_ln357_37 = add i12 %add_ln357_21, 19

]]></Node>
<StgValue><ssdm name="add_ln357_37"/></StgValue>
</operation>

<operation id="849" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:139  store i16 %add_ln357_1, i16* %lstm_state_addr_44, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="850" st_id="76" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:146  store i16 %add_ln357_2, i16* %lstm_state_addr_45, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="851" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:152  %add_ln357_3 = add i16 %lstm_state_load_42, %trunc_ln357_2

]]></Node>
<StgValue><ssdm name="add_ln357_3"/></StgValue>
</operation>

<operation id="852" st_id="76" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:156  %mul_ln357_3 = mul i28 %sext_ln352, %sext_ln357_3

]]></Node>
<StgValue><ssdm name="mul_ln357_3"/></StgValue>
</operation>

<operation id="853" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:158  %trunc_ln357_3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_3, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_3"/></StgValue>
</operation>

<operation id="854" st_id="76" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:163  %mul_ln357_4 = mul i28 %sext_ln352, %sext_ln357_4

]]></Node>
<StgValue><ssdm name="mul_ln357_4"/></StgValue>
</operation>

<operation id="855" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:169  %sext_ln357_5 = sext i16 %weight_l_load_45 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_5"/></StgValue>
</operation>

<operation id="856" st_id="76" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:170  %mul_ln357_5 = mul i28 %sext_ln352, %sext_ln357_5

]]></Node>
<StgValue><ssdm name="mul_ln357_5"/></StgValue>
</operation>

<operation id="857" st_id="76" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:217  %weight_l_load_52 = load i16* %weight_l_addr_64, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_52"/></StgValue>
</operation>

<operation id="858" st_id="76" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:224  %weight_l_load_53 = load i16* %weight_l_addr_65, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_53"/></StgValue>
</operation>

<operation id="859" st_id="76" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:231  %weight_l_load_54 = load i16* %weight_l_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_54"/></StgValue>
</operation>

<operation id="860" st_id="76" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:238  %weight_l_load_55 = load i16* %weight_l_addr_67, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_55"/></StgValue>
</operation>

<operation id="861" st_id="76" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:245  %weight_l_load_56 = load i16* %weight_l_addr_68, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_56"/></StgValue>
</operation>

<operation id="862" st_id="76" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:252  %weight_l_load_57 = load i16* %weight_l_addr_69, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_57"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="863" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:74  %sext_ln357_34 = sext i12 %add_ln357_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_34"/></StgValue>
</operation>

<operation id="864" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:75  %weight_l_addr_70 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_34

]]></Node>
<StgValue><ssdm name="weight_l_addr_70"/></StgValue>
</operation>

<operation id="865" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="12">
<![CDATA[
hls_label_3:77  %sext_ln357_35 = sext i12 %add_ln357_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln357_35"/></StgValue>
</operation>

<operation id="866" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:78  %weight_l_addr_71 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln357_35

]]></Node>
<StgValue><ssdm name="weight_l_addr_71"/></StgValue>
</operation>

<operation id="867" st_id="77" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:153  store i16 %add_ln357_3, i16* %lstm_state_addr_46, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="868" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:159  %add_ln357_4 = add i16 %lstm_state_load_43, %trunc_ln357_3

]]></Node>
<StgValue><ssdm name="add_ln357_4"/></StgValue>
</operation>

<operation id="869" st_id="77" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:163  %mul_ln357_4 = mul i28 %sext_ln352, %sext_ln357_4

]]></Node>
<StgValue><ssdm name="mul_ln357_4"/></StgValue>
</operation>

<operation id="870" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:165  %trunc_ln357_4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_4, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_4"/></StgValue>
</operation>

<operation id="871" st_id="77" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:170  %mul_ln357_5 = mul i28 %sext_ln352, %sext_ln357_5

]]></Node>
<StgValue><ssdm name="mul_ln357_5"/></StgValue>
</operation>

<operation id="872" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:176  %sext_ln357_6 = sext i16 %weight_l_load_46 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_6"/></StgValue>
</operation>

<operation id="873" st_id="77" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:177  %mul_ln357_6 = mul i28 %sext_ln352, %sext_ln357_6

]]></Node>
<StgValue><ssdm name="mul_ln357_6"/></StgValue>
</operation>

<operation id="874" st_id="77" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:231  %weight_l_load_54 = load i16* %weight_l_addr_66, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_54"/></StgValue>
</operation>

<operation id="875" st_id="77" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:238  %weight_l_load_55 = load i16* %weight_l_addr_67, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_55"/></StgValue>
</operation>

<operation id="876" st_id="77" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:245  %weight_l_load_56 = load i16* %weight_l_addr_68, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_56"/></StgValue>
</operation>

<operation id="877" st_id="77" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:252  %weight_l_load_57 = load i16* %weight_l_addr_69, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_57"/></StgValue>
</operation>

<operation id="878" st_id="77" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:259  %weight_l_load_58 = load i16* %weight_l_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_58"/></StgValue>
</operation>

<operation id="879" st_id="77" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:266  %weight_l_load_59 = load i16* %weight_l_addr_71, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_59"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="880" st_id="78" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:160  store i16 %add_ln357_4, i16* %lstm_state_addr_47, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="881" st_id="78" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:166  %add_ln357_5 = add i16 %lstm_state_load_44, %trunc_ln357_4

]]></Node>
<StgValue><ssdm name="add_ln357_5"/></StgValue>
</operation>

<operation id="882" st_id="78" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:170  %mul_ln357_5 = mul i28 %sext_ln352, %sext_ln357_5

]]></Node>
<StgValue><ssdm name="mul_ln357_5"/></StgValue>
</operation>

<operation id="883" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:172  %trunc_ln357_5 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_5, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_5"/></StgValue>
</operation>

<operation id="884" st_id="78" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:177  %mul_ln357_6 = mul i28 %sext_ln352, %sext_ln357_6

]]></Node>
<StgValue><ssdm name="mul_ln357_6"/></StgValue>
</operation>

<operation id="885" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:183  %sext_ln357_7 = sext i16 %weight_l_load_47 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_7"/></StgValue>
</operation>

<operation id="886" st_id="78" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:184  %mul_ln357_7 = mul i28 %sext_ln352, %sext_ln357_7

]]></Node>
<StgValue><ssdm name="mul_ln357_7"/></StgValue>
</operation>

<operation id="887" st_id="78" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:245  %weight_l_load_56 = load i16* %weight_l_addr_68, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_56"/></StgValue>
</operation>

<operation id="888" st_id="78" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:252  %weight_l_load_57 = load i16* %weight_l_addr_69, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_57"/></StgValue>
</operation>

<operation id="889" st_id="78" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:259  %weight_l_load_58 = load i16* %weight_l_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_58"/></StgValue>
</operation>

<operation id="890" st_id="78" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:266  %weight_l_load_59 = load i16* %weight_l_addr_71, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_59"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="891" st_id="79" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:167  store i16 %add_ln357_5, i16* %lstm_state_addr_48, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="892" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:173  %add_ln357_6 = add i16 %lstm_state_load_45, %trunc_ln357_5

]]></Node>
<StgValue><ssdm name="add_ln357_6"/></StgValue>
</operation>

<operation id="893" st_id="79" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:177  %mul_ln357_6 = mul i28 %sext_ln352, %sext_ln357_6

]]></Node>
<StgValue><ssdm name="mul_ln357_6"/></StgValue>
</operation>

<operation id="894" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:179  %trunc_ln357_6 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_6, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_6"/></StgValue>
</operation>

<operation id="895" st_id="79" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:184  %mul_ln357_7 = mul i28 %sext_ln352, %sext_ln357_7

]]></Node>
<StgValue><ssdm name="mul_ln357_7"/></StgValue>
</operation>

<operation id="896" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:190  %sext_ln357_8 = sext i16 %weight_l_load_48 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_8"/></StgValue>
</operation>

<operation id="897" st_id="79" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:191  %mul_ln357_8 = mul i28 %sext_ln352, %sext_ln357_8

]]></Node>
<StgValue><ssdm name="mul_ln357_8"/></StgValue>
</operation>

<operation id="898" st_id="79" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:259  %weight_l_load_58 = load i16* %weight_l_addr_70, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_58"/></StgValue>
</operation>

<operation id="899" st_id="79" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="11">
<![CDATA[
hls_label_3:266  %weight_l_load_59 = load i16* %weight_l_addr_71, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_59"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="900" st_id="80" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:174  store i16 %add_ln357_6, i16* %lstm_state_addr_49, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="901" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:180  %add_ln357_7 = add i16 %lstm_state_load_46, %trunc_ln357_6

]]></Node>
<StgValue><ssdm name="add_ln357_7"/></StgValue>
</operation>

<operation id="902" st_id="80" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:184  %mul_ln357_7 = mul i28 %sext_ln352, %sext_ln357_7

]]></Node>
<StgValue><ssdm name="mul_ln357_7"/></StgValue>
</operation>

<operation id="903" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:186  %trunc_ln357_7 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_7, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_7"/></StgValue>
</operation>

<operation id="904" st_id="80" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:191  %mul_ln357_8 = mul i28 %sext_ln352, %sext_ln357_8

]]></Node>
<StgValue><ssdm name="mul_ln357_8"/></StgValue>
</operation>

<operation id="905" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:197  %sext_ln357_9 = sext i16 %weight_l_load_49 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_9"/></StgValue>
</operation>

<operation id="906" st_id="80" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:198  %mul_ln357_9 = mul i28 %sext_ln352, %sext_ln357_9

]]></Node>
<StgValue><ssdm name="mul_ln357_9"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="907" st_id="81" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:181  store i16 %add_ln357_7, i16* %lstm_state_addr_50, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="908" st_id="81" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:187  %add_ln357_8 = add i16 %lstm_state_load_47, %trunc_ln357_7

]]></Node>
<StgValue><ssdm name="add_ln357_8"/></StgValue>
</operation>

<operation id="909" st_id="81" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:191  %mul_ln357_8 = mul i28 %sext_ln352, %sext_ln357_8

]]></Node>
<StgValue><ssdm name="mul_ln357_8"/></StgValue>
</operation>

<operation id="910" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:193  %trunc_ln357_8 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_8, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_8"/></StgValue>
</operation>

<operation id="911" st_id="81" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:198  %mul_ln357_9 = mul i28 %sext_ln352, %sext_ln357_9

]]></Node>
<StgValue><ssdm name="mul_ln357_9"/></StgValue>
</operation>

<operation id="912" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:204  %sext_ln357_10 = sext i16 %weight_l_load_50 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_10"/></StgValue>
</operation>

<operation id="913" st_id="81" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:205  %mul_ln357_10 = mul i28 %sext_ln352, %sext_ln357_10

]]></Node>
<StgValue><ssdm name="mul_ln357_10"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="914" st_id="82" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:188  store i16 %add_ln357_8, i16* %lstm_state_addr_51, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="915" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:194  %add_ln357_9 = add i16 %lstm_state_load_48, %trunc_ln357_8

]]></Node>
<StgValue><ssdm name="add_ln357_9"/></StgValue>
</operation>

<operation id="916" st_id="82" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:198  %mul_ln357_9 = mul i28 %sext_ln352, %sext_ln357_9

]]></Node>
<StgValue><ssdm name="mul_ln357_9"/></StgValue>
</operation>

<operation id="917" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:200  %trunc_ln357_9 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_9, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_9"/></StgValue>
</operation>

<operation id="918" st_id="82" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:205  %mul_ln357_10 = mul i28 %sext_ln352, %sext_ln357_10

]]></Node>
<StgValue><ssdm name="mul_ln357_10"/></StgValue>
</operation>

<operation id="919" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:211  %sext_ln357_11 = sext i16 %weight_l_load_51 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_11"/></StgValue>
</operation>

<operation id="920" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:212  %mul_ln357_11 = mul i28 %sext_ln352, %sext_ln357_11

]]></Node>
<StgValue><ssdm name="mul_ln357_11"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="921" st_id="83" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:195  store i16 %add_ln357_9, i16* %lstm_state_addr_52, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="922" st_id="83" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:201  %add_ln357_10 = add i16 %lstm_state_load_49, %trunc_ln357_9

]]></Node>
<StgValue><ssdm name="add_ln357_10"/></StgValue>
</operation>

<operation id="923" st_id="83" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:205  %mul_ln357_10 = mul i28 %sext_ln352, %sext_ln357_10

]]></Node>
<StgValue><ssdm name="mul_ln357_10"/></StgValue>
</operation>

<operation id="924" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:207  %trunc_ln357_s = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_10, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_s"/></StgValue>
</operation>

<operation id="925" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:212  %mul_ln357_11 = mul i28 %sext_ln352, %sext_ln357_11

]]></Node>
<StgValue><ssdm name="mul_ln357_11"/></StgValue>
</operation>

<operation id="926" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:218  %sext_ln357_12 = sext i16 %weight_l_load_52 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_12"/></StgValue>
</operation>

<operation id="927" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:219  %mul_ln357_12 = mul i28 %sext_ln352, %sext_ln357_12

]]></Node>
<StgValue><ssdm name="mul_ln357_12"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="928" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:202  store i16 %add_ln357_10, i16* %lstm_state_addr_53, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="929" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:208  %add_ln357_11 = add i16 %lstm_state_load_50, %trunc_ln357_s

]]></Node>
<StgValue><ssdm name="add_ln357_11"/></StgValue>
</operation>

<operation id="930" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:212  %mul_ln357_11 = mul i28 %sext_ln352, %sext_ln357_11

]]></Node>
<StgValue><ssdm name="mul_ln357_11"/></StgValue>
</operation>

<operation id="931" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:214  %trunc_ln357_10 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_11, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_10"/></StgValue>
</operation>

<operation id="932" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:219  %mul_ln357_12 = mul i28 %sext_ln352, %sext_ln357_12

]]></Node>
<StgValue><ssdm name="mul_ln357_12"/></StgValue>
</operation>

<operation id="933" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:225  %sext_ln357_13 = sext i16 %weight_l_load_53 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_13"/></StgValue>
</operation>

<operation id="934" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:226  %mul_ln357_13 = mul i28 %sext_ln352, %sext_ln357_13

]]></Node>
<StgValue><ssdm name="mul_ln357_13"/></StgValue>
</operation>

<operation id="935" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_3:274  %i_5 = add i3 %select_ln352, 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="936" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:209  store i16 %add_ln357_11, i16* %lstm_state_addr_54, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="937" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:219  %mul_ln357_12 = mul i28 %sext_ln352, %sext_ln357_12

]]></Node>
<StgValue><ssdm name="mul_ln357_12"/></StgValue>
</operation>

<operation id="938" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:221  %trunc_ln357_11 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_12, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_11"/></StgValue>
</operation>

<operation id="939" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:226  %mul_ln357_13 = mul i28 %sext_ln352, %sext_ln357_13

]]></Node>
<StgValue><ssdm name="mul_ln357_13"/></StgValue>
</operation>

<operation id="940" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:232  %sext_ln357_14 = sext i16 %weight_l_load_54 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_14"/></StgValue>
</operation>

<operation id="941" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:233  %mul_ln357_14 = mul i28 %sext_ln352, %sext_ln357_14

]]></Node>
<StgValue><ssdm name="mul_ln357_14"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="942" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:226  %mul_ln357_13 = mul i28 %sext_ln352, %sext_ln357_13

]]></Node>
<StgValue><ssdm name="mul_ln357_13"/></StgValue>
</operation>

<operation id="943" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:228  %trunc_ln357_12 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_13, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_12"/></StgValue>
</operation>

<operation id="944" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:233  %mul_ln357_14 = mul i28 %sext_ln352, %sext_ln357_14

]]></Node>
<StgValue><ssdm name="mul_ln357_14"/></StgValue>
</operation>

<operation id="945" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:239  %sext_ln357_15 = sext i16 %weight_l_load_55 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_15"/></StgValue>
</operation>

<operation id="946" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:240  %mul_ln357_15 = mul i28 %sext_ln352, %sext_ln357_15

]]></Node>
<StgValue><ssdm name="mul_ln357_15"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="947" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:233  %mul_ln357_14 = mul i28 %sext_ln352, %sext_ln357_14

]]></Node>
<StgValue><ssdm name="mul_ln357_14"/></StgValue>
</operation>

<operation id="948" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:235  %trunc_ln357_13 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_14, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_13"/></StgValue>
</operation>

<operation id="949" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:240  %mul_ln357_15 = mul i28 %sext_ln352, %sext_ln357_15

]]></Node>
<StgValue><ssdm name="mul_ln357_15"/></StgValue>
</operation>

<operation id="950" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:246  %sext_ln357_16 = sext i16 %weight_l_load_56 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_16"/></StgValue>
</operation>

<operation id="951" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:247  %mul_ln357_16 = mul i28 %sext_ln352, %sext_ln357_16

]]></Node>
<StgValue><ssdm name="mul_ln357_16"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="952" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:240  %mul_ln357_15 = mul i28 %sext_ln352, %sext_ln357_15

]]></Node>
<StgValue><ssdm name="mul_ln357_15"/></StgValue>
</operation>

<operation id="953" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:242  %trunc_ln357_14 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_15, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_14"/></StgValue>
</operation>

<operation id="954" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:247  %mul_ln357_16 = mul i28 %sext_ln352, %sext_ln357_16

]]></Node>
<StgValue><ssdm name="mul_ln357_16"/></StgValue>
</operation>

<operation id="955" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:253  %sext_ln357_17 = sext i16 %weight_l_load_57 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_17"/></StgValue>
</operation>

<operation id="956" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:254  %mul_ln357_17 = mul i28 %sext_ln352, %sext_ln357_17

]]></Node>
<StgValue><ssdm name="mul_ln357_17"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="957" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:113  %tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="958" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:114  %lstm_state_addr_56 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="lstm_state_addr_56"/></StgValue>
</operation>

<operation id="959" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:118  %tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 7, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="960" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:119  %lstm_state_addr_58 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_31

]]></Node>
<StgValue><ssdm name="lstm_state_addr_58"/></StgValue>
</operation>

<operation id="961" st_id="89" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:220  %lstm_state_load_52 = load i16* %lstm_state_addr_56, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_52"/></StgValue>
</operation>

<operation id="962" st_id="89" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:234  %lstm_state_load_54 = load i16* %lstm_state_addr_58, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_54"/></StgValue>
</operation>

<operation id="963" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:247  %mul_ln357_16 = mul i28 %sext_ln352, %sext_ln357_16

]]></Node>
<StgValue><ssdm name="mul_ln357_16"/></StgValue>
</operation>

<operation id="964" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:249  %trunc_ln357_15 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_16, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_15"/></StgValue>
</operation>

<operation id="965" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:254  %mul_ln357_17 = mul i28 %sext_ln352, %sext_ln357_17

]]></Node>
<StgValue><ssdm name="mul_ln357_17"/></StgValue>
</operation>

<operation id="966" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:260  %sext_ln357_18 = sext i16 %weight_l_load_58 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_18"/></StgValue>
</operation>

<operation id="967" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:261  %mul_ln357_18 = mul i28 %sext_ln352, %sext_ln357_18

]]></Node>
<StgValue><ssdm name="mul_ln357_18"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="968" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:123  %tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 8, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="969" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:124  %lstm_state_addr_60 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_32

]]></Node>
<StgValue><ssdm name="lstm_state_addr_60"/></StgValue>
</operation>

<operation id="970" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_3:128  %tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %select_ln352)

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="971" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:129  %lstm_state_addr_62 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_33

]]></Node>
<StgValue><ssdm name="lstm_state_addr_62"/></StgValue>
</operation>

<operation id="972" st_id="90" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:220  %lstm_state_load_52 = load i16* %lstm_state_addr_56, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_52"/></StgValue>
</operation>

<operation id="973" st_id="90" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:234  %lstm_state_load_54 = load i16* %lstm_state_addr_58, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_54"/></StgValue>
</operation>

<operation id="974" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:248  %lstm_state_load_56 = load i16* %lstm_state_addr_60, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_56"/></StgValue>
</operation>

<operation id="975" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:254  %mul_ln357_17 = mul i28 %sext_ln352, %sext_ln357_17

]]></Node>
<StgValue><ssdm name="mul_ln357_17"/></StgValue>
</operation>

<operation id="976" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:256  %trunc_ln357_16 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_17, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_16"/></StgValue>
</operation>

<operation id="977" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:261  %mul_ln357_18 = mul i28 %sext_ln352, %sext_ln357_18

]]></Node>
<StgValue><ssdm name="mul_ln357_18"/></StgValue>
</operation>

<operation id="978" st_id="90" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:262  %lstm_state_load_58 = load i16* %lstm_state_addr_62, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_58"/></StgValue>
</operation>

<operation id="979" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="28" op_0_bw="16">
<![CDATA[
hls_label_3:267  %sext_ln357_19 = sext i16 %weight_l_load_59 to i28

]]></Node>
<StgValue><ssdm name="sext_ln357_19"/></StgValue>
</operation>

<operation id="980" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:268  %mul_ln357_19 = mul i28 %sext_ln352, %sext_ln357_19

]]></Node>
<StgValue><ssdm name="mul_ln357_19"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="981" st_id="91" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:220  %lstm_state_load_52 = load i16* %lstm_state_addr_56, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_52"/></StgValue>
</operation>

<operation id="982" st_id="91" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:234  %lstm_state_load_54 = load i16* %lstm_state_addr_58, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_54"/></StgValue>
</operation>

<operation id="983" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:248  %lstm_state_load_56 = load i16* %lstm_state_addr_60, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_56"/></StgValue>
</operation>

<operation id="984" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:261  %mul_ln357_18 = mul i28 %sext_ln352, %sext_ln357_18

]]></Node>
<StgValue><ssdm name="mul_ln357_18"/></StgValue>
</operation>

<operation id="985" st_id="91" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:262  %lstm_state_load_58 = load i16* %lstm_state_addr_62, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_58"/></StgValue>
</operation>

<operation id="986" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:263  %trunc_ln357_17 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_18, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_17"/></StgValue>
</operation>

<operation id="987" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:268  %mul_ln357_19 = mul i28 %sext_ln352, %sext_ln357_19

]]></Node>
<StgValue><ssdm name="mul_ln357_19"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="988" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_3:110  %add_ln357_43 = add i6 %zext_ln357_9, -20

]]></Node>
<StgValue><ssdm name="add_ln357_43"/></StgValue>
</operation>

<operation id="989" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:222  %add_ln357_13 = add i16 %lstm_state_load_52, %trunc_ln357_11

]]></Node>
<StgValue><ssdm name="add_ln357_13"/></StgValue>
</operation>

<operation id="990" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:236  %add_ln357_15 = add i16 %lstm_state_load_54, %trunc_ln357_13

]]></Node>
<StgValue><ssdm name="add_ln357_15"/></StgValue>
</operation>

<operation id="991" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:248  %lstm_state_load_56 = load i16* %lstm_state_addr_60, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_56"/></StgValue>
</operation>

<operation id="992" st_id="92" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:262  %lstm_state_load_58 = load i16* %lstm_state_addr_62, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_58"/></StgValue>
</operation>

<operation id="993" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_3:268  %mul_ln357_19 = mul i28 %sext_ln352, %sext_ln357_19

]]></Node>
<StgValue><ssdm name="mul_ln357_19"/></StgValue>
</operation>

<operation id="994" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_3:270  %trunc_ln357_18 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln357_19, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln357_18"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="995" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="7" op_0_bw="3">
<![CDATA[
hls_label_3:80  %zext_ln357_8 = zext i3 %select_ln352 to i7

]]></Node>
<StgValue><ssdm name="zext_ln357_8"/></StgValue>
</operation>

<operation id="996" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="6">
<![CDATA[
hls_label_3:111  %zext_ln357_17 = zext i6 %add_ln357_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_17"/></StgValue>
</operation>

<operation id="997" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:112  %lstm_state_addr_55 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_17

]]></Node>
<StgValue><ssdm name="lstm_state_addr_55"/></StgValue>
</operation>

<operation id="998" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_3:120  %add_ln357_44 = add i7 %zext_ln357_8, 60

]]></Node>
<StgValue><ssdm name="add_ln357_44"/></StgValue>
</operation>

<operation id="999" st_id="93" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:213  %lstm_state_load_51 = load i16* %lstm_state_addr_55, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_51"/></StgValue>
</operation>

<operation id="1000" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:250  %add_ln357_17 = add i16 %lstm_state_load_56, %trunc_ln357_15

]]></Node>
<StgValue><ssdm name="add_ln357_17"/></StgValue>
</operation>

<operation id="1001" st_id="93" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:264  %add_ln357_19 = add i16 %lstm_state_load_58, %trunc_ln357_17

]]></Node>
<StgValue><ssdm name="add_ln357_19"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1002" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="6" op_0_bw="5">
<![CDATA[
hls_label_3:115  %sext_ln357_36 = sext i5 %add_ln357_40 to i6

]]></Node>
<StgValue><ssdm name="sext_ln357_36"/></StgValue>
</operation>

<operation id="1003" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="6">
<![CDATA[
hls_label_3:116  %zext_ln357_18 = zext i6 %sext_ln357_36 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_18"/></StgValue>
</operation>

<operation id="1004" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:117  %lstm_state_addr_57 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_18

]]></Node>
<StgValue><ssdm name="lstm_state_addr_57"/></StgValue>
</operation>

<operation id="1005" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="7">
<![CDATA[
hls_label_3:121  %zext_ln357_19 = zext i7 %add_ln357_44 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_19"/></StgValue>
</operation>

<operation id="1006" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:122  %lstm_state_addr_59 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_19

]]></Node>
<StgValue><ssdm name="lstm_state_addr_59"/></StgValue>
</operation>

<operation id="1007" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_3:125  %add_ln357_45 = add i7 %zext_ln357_8, -60

]]></Node>
<StgValue><ssdm name="add_ln357_45"/></StgValue>
</operation>

<operation id="1008" st_id="94" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_3:130  %add_ln357_46 = add i7 %zext_ln357_8, -52

]]></Node>
<StgValue><ssdm name="add_ln357_46"/></StgValue>
</operation>

<operation id="1009" st_id="94" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:213  %lstm_state_load_51 = load i16* %lstm_state_addr_55, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_51"/></StgValue>
</operation>

<operation id="1010" st_id="94" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:227  %lstm_state_load_53 = load i16* %lstm_state_addr_57, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_53"/></StgValue>
</operation>

<operation id="1011" st_id="94" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:241  %lstm_state_load_55 = load i16* %lstm_state_addr_59, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_55"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1012" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="7">
<![CDATA[
hls_label_3:126  %zext_ln357_20 = zext i7 %add_ln357_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_20"/></StgValue>
</operation>

<operation id="1013" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:127  %lstm_state_addr_61 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_20

]]></Node>
<StgValue><ssdm name="lstm_state_addr_61"/></StgValue>
</operation>

<operation id="1014" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="7">
<![CDATA[
hls_label_3:131  %zext_ln357_21 = zext i7 %add_ln357_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln357_21"/></StgValue>
</operation>

<operation id="1015" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_3:132  %lstm_state_addr_63 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln357_21

]]></Node>
<StgValue><ssdm name="lstm_state_addr_63"/></StgValue>
</operation>

<operation id="1016" st_id="95" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:213  %lstm_state_load_51 = load i16* %lstm_state_addr_55, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_51"/></StgValue>
</operation>

<operation id="1017" st_id="95" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:227  %lstm_state_load_53 = load i16* %lstm_state_addr_57, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_53"/></StgValue>
</operation>

<operation id="1018" st_id="95" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:241  %lstm_state_load_55 = load i16* %lstm_state_addr_59, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_55"/></StgValue>
</operation>

<operation id="1019" st_id="95" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:255  %lstm_state_load_57 = load i16* %lstm_state_addr_61, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_57"/></StgValue>
</operation>

<operation id="1020" st_id="95" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:269  %lstm_state_load_59 = load i16* %lstm_state_addr_63, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_59"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1021" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:215  %add_ln357_12 = add i16 %lstm_state_load_51, %trunc_ln357_10

]]></Node>
<StgValue><ssdm name="add_ln357_12"/></StgValue>
</operation>

<operation id="1022" st_id="96" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:227  %lstm_state_load_53 = load i16* %lstm_state_addr_57, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_53"/></StgValue>
</operation>

<operation id="1023" st_id="96" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:241  %lstm_state_load_55 = load i16* %lstm_state_addr_59, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_55"/></StgValue>
</operation>

<operation id="1024" st_id="96" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:255  %lstm_state_load_57 = load i16* %lstm_state_addr_61, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_57"/></StgValue>
</operation>

<operation id="1025" st_id="96" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:269  %lstm_state_load_59 = load i16* %lstm_state_addr_63, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_59"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1026" st_id="97" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:216  store i16 %add_ln357_12, i16* %lstm_state_addr_55, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="1027" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:229  %add_ln357_14 = add i16 %lstm_state_load_53, %trunc_ln357_12

]]></Node>
<StgValue><ssdm name="add_ln357_14"/></StgValue>
</operation>

<operation id="1028" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:243  %add_ln357_16 = add i16 %lstm_state_load_55, %trunc_ln357_14

]]></Node>
<StgValue><ssdm name="add_ln357_16"/></StgValue>
</operation>

<operation id="1029" st_id="97" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:255  %lstm_state_load_57 = load i16* %lstm_state_addr_61, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_57"/></StgValue>
</operation>

<operation id="1030" st_id="97" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="16" op_0_bw="7">
<![CDATA[
hls_label_3:269  %lstm_state_load_59 = load i16* %lstm_state_addr_63, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_59"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1031" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:223  store i16 %add_ln357_13, i16* %lstm_state_addr_56, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="1032" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:257  %add_ln357_18 = add i16 %lstm_state_load_57, %trunc_ln357_16

]]></Node>
<StgValue><ssdm name="add_ln357_18"/></StgValue>
</operation>

<operation id="1033" st_id="98" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_3:271  %add_ln357_20 = add i16 %lstm_state_load_59, %trunc_ln357_18

]]></Node>
<StgValue><ssdm name="add_ln357_20"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1034" st_id="99" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:230  store i16 %add_ln357_14, i16* %lstm_state_addr_57, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1035" st_id="100" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:237  store i16 %add_ln357_15, i16* %lstm_state_addr_58, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1036" st_id="101" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:244  store i16 %add_ln357_16, i16* %lstm_state_addr_59, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1037" st_id="102" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:251  store i16 %add_ln357_17, i16* %lstm_state_addr_60, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1038" st_id="103" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:258  store i16 %add_ln357_18, i16* %lstm_state_addr_61, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1039" st_id="104" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:265  store i16 %add_ln357_19, i16* %lstm_state_addr_62, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1040" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_3:1  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80) nounwind

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="1041" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_3:10  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="1042" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_3:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln354"/></StgValue>
</operation>

<operation id="1043" st_id="105" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_3:272  store i16 %add_ln357_20, i16* %lstm_state_addr_63, align 2

]]></Node>
<StgValue><ssdm name="store_ln357"/></StgValue>
</operation>

<operation id="1044" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_3:273  %empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_3) nounwind

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="1045" st_id="105" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="0">
<![CDATA[
hls_label_3:275  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln353"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1046" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1047" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader1:0  %i_3 = phi i3 [ %i_6, %hls_label_4 ], [ 0, %.preheader1.preheader ]

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="1048" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:1  %icmp_ln362 = icmp eq i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="icmp_ln362"/></StgValue>
</operation>

<operation id="1049" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4) nounwind

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="1050" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader1:3  %i_6 = add i3 %i_3, 1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="1051" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:4  br i1 %icmp_ln362, label %.preheader.preheader, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>

<operation id="1052" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="7" op_0_bw="3">
<![CDATA[
hls_label_4:0  %zext_ln362 = zext i3 %i_3 to i7

]]></Node>
<StgValue><ssdm name="zext_ln362"/></StgValue>
</operation>

<operation id="1053" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:3  %add_ln366 = add i7 %zext_ln362, -44

]]></Node>
<StgValue><ssdm name="add_ln366"/></StgValue>
</operation>

<operation id="1054" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="64" op_0_bw="3">
<![CDATA[
hls_label_4:68  %zext_ln366_1 = zext i3 %i_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_1"/></StgValue>
</operation>

<operation id="1055" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:71  %lstm_state_addr_24 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_1

]]></Node>
<StgValue><ssdm name="lstm_state_addr_24"/></StgValue>
</operation>

<operation id="1056" st_id="107" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:72  %xor_ln366 = xor i3 %i_3, -4

]]></Node>
<StgValue><ssdm name="xor_ln366"/></StgValue>
</operation>

<operation id="1057" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="64" op_0_bw="3">
<![CDATA[
hls_label_4:73  %zext_ln366_9 = zext i3 %xor_ln366 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_9"/></StgValue>
</operation>

<operation id="1058" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:74  %lstm_state_addr_25 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_9

]]></Node>
<StgValue><ssdm name="lstm_state_addr_25"/></StgValue>
</operation>

<operation id="1059" st_id="107" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:121  %lstm_state_load_1 = load i16* %lstm_state_addr_24, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_1"/></StgValue>
</operation>

<operation id="1060" st_id="107" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln362" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:127  %lstm_state_load_2 = load i16* %lstm_state_addr_25, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_2"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1061" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
hls_label_4:4  %tmp_34 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln366, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="1062" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="11">
<![CDATA[
hls_label_4:5  %zext_ln366 = zext i11 %tmp_34 to i12

]]></Node>
<StgValue><ssdm name="zext_ln366"/></StgValue>
</operation>

<operation id="1063" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
hls_label_4:6  %tmp_35 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln366, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="1064" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="12" op_0_bw="9">
<![CDATA[
hls_label_4:7  %zext_ln366_2 = zext i9 %tmp_35 to i12

]]></Node>
<StgValue><ssdm name="zext_ln366_2"/></StgValue>
</operation>

<operation id="1065" st_id="108" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:8  %add_ln366_21 = add i12 %zext_ln366, %zext_ln366_2

]]></Node>
<StgValue><ssdm name="add_ln366_21"/></StgValue>
</operation>

<operation id="1066" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:75  %tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 1, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="1067" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:76  %lstm_state_addr_26 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_36

]]></Node>
<StgValue><ssdm name="lstm_state_addr_26"/></StgValue>
</operation>

<operation id="1068" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="4" op_0_bw="3">
<![CDATA[
hls_label_4:77  %sext_ln366_16 = sext i3 %xor_ln366 to i4

]]></Node>
<StgValue><ssdm name="sext_ln366_16"/></StgValue>
</operation>

<operation id="1069" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="64" op_0_bw="4">
<![CDATA[
hls_label_4:78  %zext_ln366_10 = zext i4 %sext_ln366_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_10"/></StgValue>
</operation>

<operation id="1070" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:79  %lstm_state_addr_27 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_10

]]></Node>
<StgValue><ssdm name="lstm_state_addr_27"/></StgValue>
</operation>

<operation id="1071" st_id="108" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:121  %lstm_state_load_1 = load i16* %lstm_state_addr_24, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_1"/></StgValue>
</operation>

<operation id="1072" st_id="108" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:127  %lstm_state_load_2 = load i16* %lstm_state_addr_25, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_2"/></StgValue>
</operation>

<operation id="1073" st_id="108" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:133  %lstm_state_load_22 = load i16* %lstm_state_addr_26, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_22"/></StgValue>
</operation>

<operation id="1074" st_id="108" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:139  %lstm_state_load_23 = load i16* %lstm_state_addr_27, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_23"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1075" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:9  %zext_ln366_3 = zext i12 %add_ln366_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_3"/></StgValue>
</operation>

<operation id="1076" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:10  %weight_l_addr_32 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_3

]]></Node>
<StgValue><ssdm name="weight_l_addr_32"/></StgValue>
</operation>

<operation id="1077" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:11  %or_ln366 = or i12 %add_ln366_21, 1

]]></Node>
<StgValue><ssdm name="or_ln366"/></StgValue>
</operation>

<operation id="1078" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:12  %zext_ln366_4 = zext i12 %or_ln366 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_4"/></StgValue>
</operation>

<operation id="1079" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:13  %weight_l_addr_33 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_4

]]></Node>
<StgValue><ssdm name="weight_l_addr_33"/></StgValue>
</operation>

<operation id="1080" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:80  %tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 2, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="1081" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:81  %lstm_state_addr_28 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_37

]]></Node>
<StgValue><ssdm name="lstm_state_addr_28"/></StgValue>
</operation>

<operation id="1082" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:85  %tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 3, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="1083" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:86  %lstm_state_addr_30 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_38

]]></Node>
<StgValue><ssdm name="lstm_state_addr_30"/></StgValue>
</operation>

<operation id="1084" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:120  %weight_l_load_20 = load i16* %weight_l_addr_32, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_20"/></StgValue>
</operation>

<operation id="1085" st_id="109" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:121  %lstm_state_load_1 = load i16* %lstm_state_addr_24, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_1"/></StgValue>
</operation>

<operation id="1086" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:126  %weight_l_load_21 = load i16* %weight_l_addr_33, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_21"/></StgValue>
</operation>

<operation id="1087" st_id="109" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:127  %lstm_state_load_2 = load i16* %lstm_state_addr_25, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_2"/></StgValue>
</operation>

<operation id="1088" st_id="109" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:133  %lstm_state_load_22 = load i16* %lstm_state_addr_26, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_22"/></StgValue>
</operation>

<operation id="1089" st_id="109" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:139  %lstm_state_load_23 = load i16* %lstm_state_addr_27, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_23"/></StgValue>
</operation>

<operation id="1090" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:145  %lstm_state_load_24 = load i16* %lstm_state_addr_28, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_24"/></StgValue>
</operation>

<operation id="1091" st_id="109" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:157  %lstm_state_load_26 = load i16* %lstm_state_addr_30, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_26"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1092" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:14  %or_ln366_1 = or i12 %add_ln366_21, 2

]]></Node>
<StgValue><ssdm name="or_ln366_1"/></StgValue>
</operation>

<operation id="1093" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:15  %zext_ln366_5 = zext i12 %or_ln366_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_5"/></StgValue>
</operation>

<operation id="1094" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:16  %weight_l_addr_34 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_5

]]></Node>
<StgValue><ssdm name="weight_l_addr_34"/></StgValue>
</operation>

<operation id="1095" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:17  %or_ln366_2 = or i12 %add_ln366_21, 3

]]></Node>
<StgValue><ssdm name="or_ln366_2"/></StgValue>
</operation>

<operation id="1096" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:18  %zext_ln366_6 = zext i12 %or_ln366_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_6"/></StgValue>
</operation>

<operation id="1097" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:19  %weight_l_addr_35 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln366_6

]]></Node>
<StgValue><ssdm name="weight_l_addr_35"/></StgValue>
</operation>

<operation id="1098" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:20  %add_ln366_22 = add i12 %add_ln366_21, 4

]]></Node>
<StgValue><ssdm name="add_ln366_22"/></StgValue>
</operation>

<operation id="1099" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:23  %add_ln366_23 = add i12 %add_ln366_21, 5

]]></Node>
<StgValue><ssdm name="add_ln366_23"/></StgValue>
</operation>

<operation id="1100" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="5" op_0_bw="3">
<![CDATA[
hls_label_4:87  %sext_ln366_17 = sext i3 %xor_ln366 to i5

]]></Node>
<StgValue><ssdm name="sext_ln366_17"/></StgValue>
</operation>

<operation id="1101" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="64" op_0_bw="5">
<![CDATA[
hls_label_4:88  %zext_ln366_12 = zext i5 %sext_ln366_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_12"/></StgValue>
</operation>

<operation id="1102" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:89  %lstm_state_addr_31 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_12

]]></Node>
<StgValue><ssdm name="lstm_state_addr_31"/></StgValue>
</operation>

<operation id="1103" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:90  %tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 4, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="1104" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:91  %lstm_state_addr_32 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_39

]]></Node>
<StgValue><ssdm name="lstm_state_addr_32"/></StgValue>
</operation>

<operation id="1105" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:120  %weight_l_load_20 = load i16* %weight_l_addr_32, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_20"/></StgValue>
</operation>

<operation id="1106" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:126  %weight_l_load_21 = load i16* %weight_l_addr_33, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_21"/></StgValue>
</operation>

<operation id="1107" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:132  %weight_l_load_22 = load i16* %weight_l_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_22"/></StgValue>
</operation>

<operation id="1108" st_id="110" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:133  %lstm_state_load_22 = load i16* %lstm_state_addr_26, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_22"/></StgValue>
</operation>

<operation id="1109" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:138  %weight_l_load_23 = load i16* %weight_l_addr_35, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_23"/></StgValue>
</operation>

<operation id="1110" st_id="110" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:139  %lstm_state_load_23 = load i16* %lstm_state_addr_27, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_23"/></StgValue>
</operation>

<operation id="1111" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:145  %lstm_state_load_24 = load i16* %lstm_state_addr_28, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_24"/></StgValue>
</operation>

<operation id="1112" st_id="110" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:157  %lstm_state_load_26 = load i16* %lstm_state_addr_30, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_26"/></StgValue>
</operation>

<operation id="1113" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:163  %lstm_state_load_27 = load i16* %lstm_state_addr_31, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_27"/></StgValue>
</operation>

<operation id="1114" st_id="110" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:169  %lstm_state_load_28 = load i16* %lstm_state_addr_32, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_28"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1115" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:21  %sext_ln366 = sext i12 %add_ln366_22 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="1116" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:22  %weight_l_addr_36 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366

]]></Node>
<StgValue><ssdm name="weight_l_addr_36"/></StgValue>
</operation>

<operation id="1117" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:24  %sext_ln366_1 = sext i12 %add_ln366_23 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_1"/></StgValue>
</operation>

<operation id="1118" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:25  %weight_l_addr_37 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_1

]]></Node>
<StgValue><ssdm name="weight_l_addr_37"/></StgValue>
</operation>

<operation id="1119" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:26  %add_ln366_24 = add i12 %add_ln366_21, 6

]]></Node>
<StgValue><ssdm name="add_ln366_24"/></StgValue>
</operation>

<operation id="1120" st_id="111" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:29  %add_ln366_25 = add i12 %add_ln366_21, 7

]]></Node>
<StgValue><ssdm name="add_ln366_25"/></StgValue>
</operation>

<operation id="1121" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:95  %tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 5, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="1122" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:96  %lstm_state_addr_34 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_40

]]></Node>
<StgValue><ssdm name="lstm_state_addr_34"/></StgValue>
</operation>

<operation id="1123" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:100  %tmp_41 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 6, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="1124" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:101  %lstm_state_addr_36 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_41

]]></Node>
<StgValue><ssdm name="lstm_state_addr_36"/></StgValue>
</operation>

<operation id="1125" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:120  %weight_l_load_20 = load i16* %weight_l_addr_32, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_20"/></StgValue>
</operation>

<operation id="1126" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:126  %weight_l_load_21 = load i16* %weight_l_addr_33, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_21"/></StgValue>
</operation>

<operation id="1127" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:132  %weight_l_load_22 = load i16* %weight_l_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_22"/></StgValue>
</operation>

<operation id="1128" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:138  %weight_l_load_23 = load i16* %weight_l_addr_35, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_23"/></StgValue>
</operation>

<operation id="1129" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:144  %weight_l_load_24 = load i16* %weight_l_addr_36, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_24"/></StgValue>
</operation>

<operation id="1130" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:145  %lstm_state_load_24 = load i16* %lstm_state_addr_28, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_24"/></StgValue>
</operation>

<operation id="1131" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:150  %weight_l_load_25 = load i16* %weight_l_addr_37, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_25"/></StgValue>
</operation>

<operation id="1132" st_id="111" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:157  %lstm_state_load_26 = load i16* %lstm_state_addr_30, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_26"/></StgValue>
</operation>

<operation id="1133" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:163  %lstm_state_load_27 = load i16* %lstm_state_addr_31, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_27"/></StgValue>
</operation>

<operation id="1134" st_id="111" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:169  %lstm_state_load_28 = load i16* %lstm_state_addr_32, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_28"/></StgValue>
</operation>

<operation id="1135" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:181  %lstm_state_load_30 = load i16* %lstm_state_addr_34, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_30"/></StgValue>
</operation>

<operation id="1136" st_id="111" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:193  %lstm_state_load_32 = load i16* %lstm_state_addr_36, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_32"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1137" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:27  %sext_ln366_2 = sext i12 %add_ln366_24 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_2"/></StgValue>
</operation>

<operation id="1138" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:28  %weight_l_addr_38 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_2

]]></Node>
<StgValue><ssdm name="weight_l_addr_38"/></StgValue>
</operation>

<operation id="1139" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:30  %sext_ln366_3 = sext i12 %add_ln366_25 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_3"/></StgValue>
</operation>

<operation id="1140" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:31  %weight_l_addr_39 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_3

]]></Node>
<StgValue><ssdm name="weight_l_addr_39"/></StgValue>
</operation>

<operation id="1141" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:32  %add_ln366_26 = add i12 %add_ln366_21, 8

]]></Node>
<StgValue><ssdm name="add_ln366_26"/></StgValue>
</operation>

<operation id="1142" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:35  %add_ln366_27 = add i12 %add_ln366_21, 9

]]></Node>
<StgValue><ssdm name="add_ln366_27"/></StgValue>
</operation>

<operation id="1143" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:105  %tmp_42 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 7, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="1144" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:106  %lstm_state_addr_38 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_42

]]></Node>
<StgValue><ssdm name="lstm_state_addr_38"/></StgValue>
</operation>

<operation id="1145" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="6" op_0_bw="3">
<![CDATA[
hls_label_4:107  %sext_ln366_19 = sext i3 %xor_ln366 to i6

]]></Node>
<StgValue><ssdm name="sext_ln366_19"/></StgValue>
</operation>

<operation id="1146" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4:108  %zext_ln366_16 = zext i6 %sext_ln366_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_16"/></StgValue>
</operation>

<operation id="1147" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:109  %lstm_state_addr_39 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_16

]]></Node>
<StgValue><ssdm name="lstm_state_addr_39"/></StgValue>
</operation>

<operation id="1148" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:122  %add_ln366_1 = add i16 %weight_l_load_20, %lstm_state_load_1

]]></Node>
<StgValue><ssdm name="add_ln366_1"/></StgValue>
</operation>

<operation id="1149" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:123  %trunc_ln2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_1, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="1150" st_id="112" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:128  %add_ln366_2 = add i16 %weight_l_load_21, %lstm_state_load_2

]]></Node>
<StgValue><ssdm name="add_ln366_2"/></StgValue>
</operation>

<operation id="1151" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:129  %trunc_ln367_1 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_2, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_1"/></StgValue>
</operation>

<operation id="1152" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:132  %weight_l_load_22 = load i16* %weight_l_addr_34, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_22"/></StgValue>
</operation>

<operation id="1153" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:138  %weight_l_load_23 = load i16* %weight_l_addr_35, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_23"/></StgValue>
</operation>

<operation id="1154" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:144  %weight_l_load_24 = load i16* %weight_l_addr_36, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_24"/></StgValue>
</operation>

<operation id="1155" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:150  %weight_l_load_25 = load i16* %weight_l_addr_37, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_25"/></StgValue>
</operation>

<operation id="1156" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:156  %weight_l_load_26 = load i16* %weight_l_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_26"/></StgValue>
</operation>

<operation id="1157" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:162  %weight_l_load_27 = load i16* %weight_l_addr_39, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_27"/></StgValue>
</operation>

<operation id="1158" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:163  %lstm_state_load_27 = load i16* %lstm_state_addr_31, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_27"/></StgValue>
</operation>

<operation id="1159" st_id="112" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:169  %lstm_state_load_28 = load i16* %lstm_state_addr_32, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_28"/></StgValue>
</operation>

<operation id="1160" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:181  %lstm_state_load_30 = load i16* %lstm_state_addr_34, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_30"/></StgValue>
</operation>

<operation id="1161" st_id="112" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:193  %lstm_state_load_32 = load i16* %lstm_state_addr_36, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_32"/></StgValue>
</operation>

<operation id="1162" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:205  %lstm_state_load_34 = load i16* %lstm_state_addr_38, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_34"/></StgValue>
</operation>

<operation id="1163" st_id="112" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:211  %lstm_state_load_35 = load i16* %lstm_state_addr_39, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_35"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1164" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:33  %sext_ln366_4 = sext i12 %add_ln366_26 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_4"/></StgValue>
</operation>

<operation id="1165" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:34  %weight_l_addr_40 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_4

]]></Node>
<StgValue><ssdm name="weight_l_addr_40"/></StgValue>
</operation>

<operation id="1166" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:36  %sext_ln366_5 = sext i12 %add_ln366_27 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_5"/></StgValue>
</operation>

<operation id="1167" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:37  %weight_l_addr_41 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_5

]]></Node>
<StgValue><ssdm name="weight_l_addr_41"/></StgValue>
</operation>

<operation id="1168" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:38  %add_ln366_28 = add i12 %add_ln366_21, 10

]]></Node>
<StgValue><ssdm name="add_ln366_28"/></StgValue>
</operation>

<operation id="1169" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:41  %add_ln366_29 = add i12 %add_ln366_21, 11

]]></Node>
<StgValue><ssdm name="add_ln366_29"/></StgValue>
</operation>

<operation id="1170" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="6" op_0_bw="3">
<![CDATA[
hls_label_4:69  %zext_ln366_7 = zext i3 %i_3 to i6

]]></Node>
<StgValue><ssdm name="zext_ln366_7"/></StgValue>
</operation>

<operation id="1171" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="3">
<![CDATA[
hls_label_4:70  %zext_ln366_8 = zext i3 %i_3 to i5

]]></Node>
<StgValue><ssdm name="zext_ln366_8"/></StgValue>
</operation>

<operation id="1172" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:82  %add_ln366_38 = add i5 %zext_ln366_8, -12

]]></Node>
<StgValue><ssdm name="add_ln366_38"/></StgValue>
</operation>

<operation id="1173" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4:92  %add_ln366_39 = add i6 %zext_ln366_7, -28

]]></Node>
<StgValue><ssdm name="add_ln366_39"/></StgValue>
</operation>

<operation id="1174" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:110  %tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 8, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="1175" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:111  %lstm_state_addr_40 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_43

]]></Node>
<StgValue><ssdm name="lstm_state_addr_40"/></StgValue>
</operation>

<operation id="1176" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="64" op_0_bw="64" op_1_bw="61" op_2_bw="3">
<![CDATA[
hls_label_4:115  %tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i61.i3(i61 9, i3 %i_3)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="1177" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:116  %lstm_state_addr_42 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_44

]]></Node>
<StgValue><ssdm name="lstm_state_addr_42"/></StgValue>
</operation>

<operation id="1178" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:134  %add_ln366_3 = add i16 %weight_l_load_22, %lstm_state_load_22

]]></Node>
<StgValue><ssdm name="add_ln366_3"/></StgValue>
</operation>

<operation id="1179" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:135  %trunc_ln367_2 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_3, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_2"/></StgValue>
</operation>

<operation id="1180" st_id="113" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:140  %add_ln366_4 = add i16 %weight_l_load_23, %lstm_state_load_23

]]></Node>
<StgValue><ssdm name="add_ln366_4"/></StgValue>
</operation>

<operation id="1181" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:141  %trunc_ln367_3 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_4, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_3"/></StgValue>
</operation>

<operation id="1182" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:144  %weight_l_load_24 = load i16* %weight_l_addr_36, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_24"/></StgValue>
</operation>

<operation id="1183" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:150  %weight_l_load_25 = load i16* %weight_l_addr_37, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_25"/></StgValue>
</operation>

<operation id="1184" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:156  %weight_l_load_26 = load i16* %weight_l_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_26"/></StgValue>
</operation>

<operation id="1185" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:162  %weight_l_load_27 = load i16* %weight_l_addr_39, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_27"/></StgValue>
</operation>

<operation id="1186" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:168  %weight_l_load_28 = load i16* %weight_l_addr_40, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_28"/></StgValue>
</operation>

<operation id="1187" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:174  %weight_l_load_29 = load i16* %weight_l_addr_41, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_29"/></StgValue>
</operation>

<operation id="1188" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:181  %lstm_state_load_30 = load i16* %lstm_state_addr_34, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_30"/></StgValue>
</operation>

<operation id="1189" st_id="113" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:193  %lstm_state_load_32 = load i16* %lstm_state_addr_36, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_32"/></StgValue>
</operation>

<operation id="1190" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:205  %lstm_state_load_34 = load i16* %lstm_state_addr_38, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_34"/></StgValue>
</operation>

<operation id="1191" st_id="113" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:211  %lstm_state_load_35 = load i16* %lstm_state_addr_39, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_35"/></StgValue>
</operation>

<operation id="1192" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:217  %lstm_state_load_36 = load i16* %lstm_state_addr_40, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_36"/></StgValue>
</operation>

<operation id="1193" st_id="113" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:229  %lstm_state_load_38 = load i16* %lstm_state_addr_42, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_38"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1194" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:39  %sext_ln366_6 = sext i12 %add_ln366_28 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_6"/></StgValue>
</operation>

<operation id="1195" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:40  %weight_l_addr_42 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_6

]]></Node>
<StgValue><ssdm name="weight_l_addr_42"/></StgValue>
</operation>

<operation id="1196" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:42  %sext_ln366_7 = sext i12 %add_ln366_29 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_7"/></StgValue>
</operation>

<operation id="1197" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:43  %weight_l_addr_43 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_7

]]></Node>
<StgValue><ssdm name="weight_l_addr_43"/></StgValue>
</operation>

<operation id="1198" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:44  %add_ln366_30 = add i12 %add_ln366_21, 12

]]></Node>
<StgValue><ssdm name="add_ln366_30"/></StgValue>
</operation>

<operation id="1199" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:47  %add_ln366_31 = add i12 %add_ln366_21, 13

]]></Node>
<StgValue><ssdm name="add_ln366_31"/></StgValue>
</operation>

<operation id="1200" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="5">
<![CDATA[
hls_label_4:83  %zext_ln366_11 = zext i5 %add_ln366_38 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_11"/></StgValue>
</operation>

<operation id="1201" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:84  %lstm_state_addr_29 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_11

]]></Node>
<StgValue><ssdm name="lstm_state_addr_29"/></StgValue>
</operation>

<operation id="1202" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4:93  %zext_ln366_13 = zext i6 %add_ln366_39 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_13"/></StgValue>
</operation>

<operation id="1203" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:94  %lstm_state_addr_33 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_13

]]></Node>
<StgValue><ssdm name="lstm_state_addr_33"/></StgValue>
</operation>

<operation id="1204" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4:97  %add_ln366_40 = add i6 %zext_ln366_7, -20

]]></Node>
<StgValue><ssdm name="add_ln366_40"/></StgValue>
</operation>

<operation id="1205" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:146  %add_ln366_5 = add i16 %weight_l_load_24, %lstm_state_load_24

]]></Node>
<StgValue><ssdm name="add_ln366_5"/></StgValue>
</operation>

<operation id="1206" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:147  %trunc_ln367_4 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_5, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_4"/></StgValue>
</operation>

<operation id="1207" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:151  %lstm_state_load_25 = load i16* %lstm_state_addr_29, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_25"/></StgValue>
</operation>

<operation id="1208" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:156  %weight_l_load_26 = load i16* %weight_l_addr_38, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_26"/></StgValue>
</operation>

<operation id="1209" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:162  %weight_l_load_27 = load i16* %weight_l_addr_39, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_27"/></StgValue>
</operation>

<operation id="1210" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:168  %weight_l_load_28 = load i16* %weight_l_addr_40, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_28"/></StgValue>
</operation>

<operation id="1211" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:174  %weight_l_load_29 = load i16* %weight_l_addr_41, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_29"/></StgValue>
</operation>

<operation id="1212" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:175  %lstm_state_load_29 = load i16* %lstm_state_addr_33, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_29"/></StgValue>
</operation>

<operation id="1213" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:180  %weight_l_load_30 = load i16* %weight_l_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_30"/></StgValue>
</operation>

<operation id="1214" st_id="114" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:186  %weight_l_load_31 = load i16* %weight_l_addr_43, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_31"/></StgValue>
</operation>

<operation id="1215" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:205  %lstm_state_load_34 = load i16* %lstm_state_addr_38, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_34"/></StgValue>
</operation>

<operation id="1216" st_id="114" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:211  %lstm_state_load_35 = load i16* %lstm_state_addr_39, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_35"/></StgValue>
</operation>

<operation id="1217" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:217  %lstm_state_load_36 = load i16* %lstm_state_addr_40, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_36"/></StgValue>
</operation>

<operation id="1218" st_id="114" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:229  %lstm_state_load_38 = load i16* %lstm_state_addr_42, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_38"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1219" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:45  %sext_ln366_8 = sext i12 %add_ln366_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_8"/></StgValue>
</operation>

<operation id="1220" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:46  %weight_l_addr_44 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_8

]]></Node>
<StgValue><ssdm name="weight_l_addr_44"/></StgValue>
</operation>

<operation id="1221" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:48  %sext_ln366_9 = sext i12 %add_ln366_31 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_9"/></StgValue>
</operation>

<operation id="1222" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:49  %weight_l_addr_45 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_9

]]></Node>
<StgValue><ssdm name="weight_l_addr_45"/></StgValue>
</operation>

<operation id="1223" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:50  %add_ln366_32 = add i12 %add_ln366_21, 14

]]></Node>
<StgValue><ssdm name="add_ln366_32"/></StgValue>
</operation>

<operation id="1224" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:53  %add_ln366_33 = add i12 %add_ln366_21, 15

]]></Node>
<StgValue><ssdm name="add_ln366_33"/></StgValue>
</operation>

<operation id="1225" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4:98  %zext_ln366_14 = zext i6 %add_ln366_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_14"/></StgValue>
</operation>

<operation id="1226" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:99  %lstm_state_addr_35 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_14

]]></Node>
<StgValue><ssdm name="lstm_state_addr_35"/></StgValue>
</operation>

<operation id="1227" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="6" op_0_bw="5">
<![CDATA[
hls_label_4:102  %sext_ln366_18 = sext i5 %add_ln366_38 to i6

]]></Node>
<StgValue><ssdm name="sext_ln366_18"/></StgValue>
</operation>

<operation id="1228" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4:103  %zext_ln366_15 = zext i6 %sext_ln366_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_15"/></StgValue>
</operation>

<operation id="1229" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:104  %lstm_state_addr_37 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_15

]]></Node>
<StgValue><ssdm name="lstm_state_addr_37"/></StgValue>
</operation>

<operation id="1230" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:112  %add_ln366_41 = add i7 %zext_ln362, -60

]]></Node>
<StgValue><ssdm name="add_ln366_41"/></StgValue>
</operation>

<operation id="1231" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_4:117  %add_ln366_42 = add i7 %zext_ln362, -52

]]></Node>
<StgValue><ssdm name="add_ln366_42"/></StgValue>
</operation>

<operation id="1232" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:151  %lstm_state_load_25 = load i16* %lstm_state_addr_29, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_25"/></StgValue>
</operation>

<operation id="1233" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:158  %add_ln366_7 = add i16 %weight_l_load_26, %lstm_state_load_26

]]></Node>
<StgValue><ssdm name="add_ln366_7"/></StgValue>
</operation>

<operation id="1234" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:159  %trunc_ln367_6 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_7, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_6"/></StgValue>
</operation>

<operation id="1235" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:164  %add_ln366_8 = add i16 %weight_l_load_27, %lstm_state_load_27

]]></Node>
<StgValue><ssdm name="add_ln366_8"/></StgValue>
</operation>

<operation id="1236" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:165  %trunc_ln367_7 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_8, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_7"/></StgValue>
</operation>

<operation id="1237" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:168  %weight_l_load_28 = load i16* %weight_l_addr_40, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_28"/></StgValue>
</operation>

<operation id="1238" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:174  %weight_l_load_29 = load i16* %weight_l_addr_41, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_29"/></StgValue>
</operation>

<operation id="1239" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:175  %lstm_state_load_29 = load i16* %lstm_state_addr_33, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_29"/></StgValue>
</operation>

<operation id="1240" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:180  %weight_l_load_30 = load i16* %weight_l_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_30"/></StgValue>
</operation>

<operation id="1241" st_id="115" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:186  %weight_l_load_31 = load i16* %weight_l_addr_43, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_31"/></StgValue>
</operation>

<operation id="1242" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:187  %lstm_state_load_31 = load i16* %lstm_state_addr_35, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_31"/></StgValue>
</operation>

<operation id="1243" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:192  %weight_l_load_32 = load i16* %weight_l_addr_44, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_32"/></StgValue>
</operation>

<operation id="1244" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:198  %weight_l_load_33 = load i16* %weight_l_addr_45, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_33"/></StgValue>
</operation>

<operation id="1245" st_id="115" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:199  %lstm_state_load_33 = load i16* %lstm_state_addr_37, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_33"/></StgValue>
</operation>

<operation id="1246" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:217  %lstm_state_load_36 = load i16* %lstm_state_addr_40, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_36"/></StgValue>
</operation>

<operation id="1247" st_id="115" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:229  %lstm_state_load_38 = load i16* %lstm_state_addr_42, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_38"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1248" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:51  %sext_ln366_10 = sext i12 %add_ln366_32 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_10"/></StgValue>
</operation>

<operation id="1249" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:52  %weight_l_addr_46 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_10

]]></Node>
<StgValue><ssdm name="weight_l_addr_46"/></StgValue>
</operation>

<operation id="1250" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:54  %sext_ln366_11 = sext i12 %add_ln366_33 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_11"/></StgValue>
</operation>

<operation id="1251" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:55  %weight_l_addr_47 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_11

]]></Node>
<StgValue><ssdm name="weight_l_addr_47"/></StgValue>
</operation>

<operation id="1252" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:56  %add_ln366_34 = add i12 %add_ln366_21, 16

]]></Node>
<StgValue><ssdm name="add_ln366_34"/></StgValue>
</operation>

<operation id="1253" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:59  %add_ln366_35 = add i12 %add_ln366_21, 17

]]></Node>
<StgValue><ssdm name="add_ln366_35"/></StgValue>
</operation>

<operation id="1254" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4:113  %zext_ln366_17 = zext i7 %add_ln366_41 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_17"/></StgValue>
</operation>

<operation id="1255" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:114  %lstm_state_addr_41 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_17

]]></Node>
<StgValue><ssdm name="lstm_state_addr_41"/></StgValue>
</operation>

<operation id="1256" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4:118  %zext_ln366_18 = zext i7 %add_ln366_42 to i64

]]></Node>
<StgValue><ssdm name="zext_ln366_18"/></StgValue>
</operation>

<operation id="1257" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:119  %lstm_state_addr_43 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln366_18

]]></Node>
<StgValue><ssdm name="lstm_state_addr_43"/></StgValue>
</operation>

<operation id="1258" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:151  %lstm_state_load_25 = load i16* %lstm_state_addr_29, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_25"/></StgValue>
</operation>

<operation id="1259" st_id="116" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:170  %add_ln366_9 = add i16 %weight_l_load_28, %lstm_state_load_28

]]></Node>
<StgValue><ssdm name="add_ln366_9"/></StgValue>
</operation>

<operation id="1260" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:171  %trunc_ln367_8 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_9, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_8"/></StgValue>
</operation>

<operation id="1261" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:175  %lstm_state_load_29 = load i16* %lstm_state_addr_33, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_29"/></StgValue>
</operation>

<operation id="1262" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:180  %weight_l_load_30 = load i16* %weight_l_addr_42, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_30"/></StgValue>
</operation>

<operation id="1263" st_id="116" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:186  %weight_l_load_31 = load i16* %weight_l_addr_43, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_31"/></StgValue>
</operation>

<operation id="1264" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:187  %lstm_state_load_31 = load i16* %lstm_state_addr_35, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_31"/></StgValue>
</operation>

<operation id="1265" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:192  %weight_l_load_32 = load i16* %weight_l_addr_44, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_32"/></StgValue>
</operation>

<operation id="1266" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:198  %weight_l_load_33 = load i16* %weight_l_addr_45, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_33"/></StgValue>
</operation>

<operation id="1267" st_id="116" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:199  %lstm_state_load_33 = load i16* %lstm_state_addr_37, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_33"/></StgValue>
</operation>

<operation id="1268" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:204  %weight_l_load_34 = load i16* %weight_l_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_34"/></StgValue>
</operation>

<operation id="1269" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:210  %weight_l_load_35 = load i16* %weight_l_addr_47, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_35"/></StgValue>
</operation>

<operation id="1270" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:223  %lstm_state_load_37 = load i16* %lstm_state_addr_41, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_37"/></StgValue>
</operation>

<operation id="1271" st_id="116" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:235  %lstm_state_load_39 = load i16* %lstm_state_addr_43, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_39"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1272" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:57  %sext_ln366_12 = sext i12 %add_ln366_34 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_12"/></StgValue>
</operation>

<operation id="1273" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:58  %weight_l_addr_48 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_12

]]></Node>
<StgValue><ssdm name="weight_l_addr_48"/></StgValue>
</operation>

<operation id="1274" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:60  %sext_ln366_13 = sext i12 %add_ln366_35 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_13"/></StgValue>
</operation>

<operation id="1275" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:61  %weight_l_addr_49 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_13

]]></Node>
<StgValue><ssdm name="weight_l_addr_49"/></StgValue>
</operation>

<operation id="1276" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:62  %add_ln366_36 = add i12 %add_ln366_21, 18

]]></Node>
<StgValue><ssdm name="add_ln366_36"/></StgValue>
</operation>

<operation id="1277" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:65  %add_ln366_37 = add i12 %add_ln366_21, 19

]]></Node>
<StgValue><ssdm name="add_ln366_37"/></StgValue>
</operation>

<operation id="1278" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:124  %sext_ln367 = sext i11 %trunc_ln2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367"/></StgValue>
</operation>

<operation id="1279" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:125  store i16 %sext_ln367, i16* %lstm_state_addr_24, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1280" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:130  %sext_ln367_1 = sext i11 %trunc_ln367_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_1"/></StgValue>
</operation>

<operation id="1281" st_id="117" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:131  store i16 %sext_ln367_1, i16* %lstm_state_addr_25, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1282" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:152  %add_ln366_6 = add i16 %weight_l_load_25, %lstm_state_load_25

]]></Node>
<StgValue><ssdm name="add_ln366_6"/></StgValue>
</operation>

<operation id="1283" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:153  %trunc_ln367_5 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_6, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_5"/></StgValue>
</operation>

<operation id="1284" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:176  %add_ln366_10 = add i16 %weight_l_load_29, %lstm_state_load_29

]]></Node>
<StgValue><ssdm name="add_ln366_10"/></StgValue>
</operation>

<operation id="1285" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:177  %trunc_ln367_9 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_10, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_9"/></StgValue>
</operation>

<operation id="1286" st_id="117" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:182  %add_ln366_11 = add i16 %weight_l_load_30, %lstm_state_load_30

]]></Node>
<StgValue><ssdm name="add_ln366_11"/></StgValue>
</operation>

<operation id="1287" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:183  %trunc_ln367_s = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_11, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_s"/></StgValue>
</operation>

<operation id="1288" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:187  %lstm_state_load_31 = load i16* %lstm_state_addr_35, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_31"/></StgValue>
</operation>

<operation id="1289" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:192  %weight_l_load_32 = load i16* %weight_l_addr_44, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_32"/></StgValue>
</operation>

<operation id="1290" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:198  %weight_l_load_33 = load i16* %weight_l_addr_45, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_33"/></StgValue>
</operation>

<operation id="1291" st_id="117" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:199  %lstm_state_load_33 = load i16* %lstm_state_addr_37, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_33"/></StgValue>
</operation>

<operation id="1292" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:204  %weight_l_load_34 = load i16* %weight_l_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_34"/></StgValue>
</operation>

<operation id="1293" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:210  %weight_l_load_35 = load i16* %weight_l_addr_47, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_35"/></StgValue>
</operation>

<operation id="1294" st_id="117" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:216  %weight_l_load_36 = load i16* %weight_l_addr_48, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_36"/></StgValue>
</operation>

<operation id="1295" st_id="117" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:222  %weight_l_load_37 = load i16* %weight_l_addr_49, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_37"/></StgValue>
</operation>

<operation id="1296" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:223  %lstm_state_load_37 = load i16* %lstm_state_addr_41, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_37"/></StgValue>
</operation>

<operation id="1297" st_id="117" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:235  %lstm_state_load_39 = load i16* %lstm_state_addr_43, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_39"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1298" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:63  %sext_ln366_14 = sext i12 %add_ln366_36 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_14"/></StgValue>
</operation>

<operation id="1299" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:64  %weight_l_addr_50 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_14

]]></Node>
<StgValue><ssdm name="weight_l_addr_50"/></StgValue>
</operation>

<operation id="1300" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:66  %sext_ln366_15 = sext i12 %add_ln366_37 to i64

]]></Node>
<StgValue><ssdm name="sext_ln366_15"/></StgValue>
</operation>

<operation id="1301" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:67  %weight_l_addr_51 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %sext_ln366_15

]]></Node>
<StgValue><ssdm name="weight_l_addr_51"/></StgValue>
</operation>

<operation id="1302" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:136  %sext_ln367_2 = sext i11 %trunc_ln367_2 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_2"/></StgValue>
</operation>

<operation id="1303" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:137  store i16 %sext_ln367_2, i16* %lstm_state_addr_26, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1304" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:142  %sext_ln367_3 = sext i11 %trunc_ln367_3 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_3"/></StgValue>
</operation>

<operation id="1305" st_id="118" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:143  store i16 %sext_ln367_3, i16* %lstm_state_addr_27, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1306" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:188  %add_ln366_12 = add i16 %weight_l_load_31, %lstm_state_load_31

]]></Node>
<StgValue><ssdm name="add_ln366_12"/></StgValue>
</operation>

<operation id="1307" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:189  %trunc_ln367_10 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_12, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_10"/></StgValue>
</operation>

<operation id="1308" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:194  %add_ln366_13 = add i16 %weight_l_load_32, %lstm_state_load_32

]]></Node>
<StgValue><ssdm name="add_ln366_13"/></StgValue>
</operation>

<operation id="1309" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:195  %trunc_ln367_11 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_13, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_11"/></StgValue>
</operation>

<operation id="1310" st_id="118" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:200  %add_ln366_14 = add i16 %weight_l_load_33, %lstm_state_load_33

]]></Node>
<StgValue><ssdm name="add_ln366_14"/></StgValue>
</operation>

<operation id="1311" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:201  %trunc_ln367_12 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_14, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_12"/></StgValue>
</operation>

<operation id="1312" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:204  %weight_l_load_34 = load i16* %weight_l_addr_46, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_34"/></StgValue>
</operation>

<operation id="1313" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:210  %weight_l_load_35 = load i16* %weight_l_addr_47, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_35"/></StgValue>
</operation>

<operation id="1314" st_id="118" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:216  %weight_l_load_36 = load i16* %weight_l_addr_48, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_36"/></StgValue>
</operation>

<operation id="1315" st_id="118" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:222  %weight_l_load_37 = load i16* %weight_l_addr_49, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_37"/></StgValue>
</operation>

<operation id="1316" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:223  %lstm_state_load_37 = load i16* %lstm_state_addr_41, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_37"/></StgValue>
</operation>

<operation id="1317" st_id="118" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:228  %weight_l_load_38 = load i16* %weight_l_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_38"/></StgValue>
</operation>

<operation id="1318" st_id="118" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:234  %weight_l_load_39 = load i16* %weight_l_addr_51, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_39"/></StgValue>
</operation>

<operation id="1319" st_id="118" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4:235  %lstm_state_load_39 = load i16* %lstm_state_addr_43, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_39"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1320" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:148  %sext_ln367_4 = sext i11 %trunc_ln367_4 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_4"/></StgValue>
</operation>

<operation id="1321" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:149  store i16 %sext_ln367_4, i16* %lstm_state_addr_28, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1322" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:154  %sext_ln367_5 = sext i11 %trunc_ln367_5 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_5"/></StgValue>
</operation>

<operation id="1323" st_id="119" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:155  store i16 %sext_ln367_5, i16* %lstm_state_addr_29, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1324" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:206  %add_ln366_15 = add i16 %weight_l_load_34, %lstm_state_load_34

]]></Node>
<StgValue><ssdm name="add_ln366_15"/></StgValue>
</operation>

<operation id="1325" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:207  %trunc_ln367_13 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_15, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_13"/></StgValue>
</operation>

<operation id="1326" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:212  %add_ln366_16 = add i16 %weight_l_load_35, %lstm_state_load_35

]]></Node>
<StgValue><ssdm name="add_ln366_16"/></StgValue>
</operation>

<operation id="1327" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:213  %trunc_ln367_14 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_16, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_14"/></StgValue>
</operation>

<operation id="1328" st_id="119" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:216  %weight_l_load_36 = load i16* %weight_l_addr_48, align 8

]]></Node>
<StgValue><ssdm name="weight_l_load_36"/></StgValue>
</operation>

<operation id="1329" st_id="119" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:222  %weight_l_load_37 = load i16* %weight_l_addr_49, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_37"/></StgValue>
</operation>

<operation id="1330" st_id="119" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:228  %weight_l_load_38 = load i16* %weight_l_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_38"/></StgValue>
</operation>

<operation id="1331" st_id="119" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:234  %weight_l_load_39 = load i16* %weight_l_addr_51, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_39"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1332" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:160  %sext_ln367_6 = sext i11 %trunc_ln367_6 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_6"/></StgValue>
</operation>

<operation id="1333" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:161  store i16 %sext_ln367_6, i16* %lstm_state_addr_30, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1334" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:166  %sext_ln367_7 = sext i11 %trunc_ln367_7 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_7"/></StgValue>
</operation>

<operation id="1335" st_id="120" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:167  store i16 %sext_ln367_7, i16* %lstm_state_addr_31, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1336" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:218  %add_ln366_17 = add i16 %weight_l_load_36, %lstm_state_load_36

]]></Node>
<StgValue><ssdm name="add_ln366_17"/></StgValue>
</operation>

<operation id="1337" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:219  %trunc_ln367_15 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_17, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_15"/></StgValue>
</operation>

<operation id="1338" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:224  %add_ln366_18 = add i16 %weight_l_load_37, %lstm_state_load_37

]]></Node>
<StgValue><ssdm name="add_ln366_18"/></StgValue>
</operation>

<operation id="1339" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:225  %trunc_ln367_16 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_18, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_16"/></StgValue>
</operation>

<operation id="1340" st_id="120" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:228  %weight_l_load_38 = load i16* %weight_l_addr_50, align 4

]]></Node>
<StgValue><ssdm name="weight_l_load_38"/></StgValue>
</operation>

<operation id="1341" st_id="120" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:234  %weight_l_load_39 = load i16* %weight_l_addr_51, align 2

]]></Node>
<StgValue><ssdm name="weight_l_load_39"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1342" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:172  %sext_ln367_8 = sext i11 %trunc_ln367_8 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_8"/></StgValue>
</operation>

<operation id="1343" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:173  store i16 %sext_ln367_8, i16* %lstm_state_addr_32, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1344" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:178  %sext_ln367_9 = sext i11 %trunc_ln367_9 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_9"/></StgValue>
</operation>

<operation id="1345" st_id="121" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:179  store i16 %sext_ln367_9, i16* %lstm_state_addr_33, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1346" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:230  %add_ln366_19 = add i16 %weight_l_load_38, %lstm_state_load_38

]]></Node>
<StgValue><ssdm name="add_ln366_19"/></StgValue>
</operation>

<operation id="1347" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:231  %trunc_ln367_17 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_19, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_17"/></StgValue>
</operation>

<operation id="1348" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4:236  %add_ln366_20 = add i16 %weight_l_load_39, %lstm_state_load_39

]]></Node>
<StgValue><ssdm name="add_ln366_20"/></StgValue>
</operation>

<operation id="1349" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="11" op_0_bw="11" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:237  %trunc_ln367_18 = call i11 @_ssdm_op_PartSelect.i11.i16.i32.i32(i16 %add_ln366_20, i32 5, i32 15)

]]></Node>
<StgValue><ssdm name="trunc_ln367_18"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1350" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:184  %sext_ln367_10 = sext i11 %trunc_ln367_s to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_10"/></StgValue>
</operation>

<operation id="1351" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:185  store i16 %sext_ln367_10, i16* %lstm_state_addr_34, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1352" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:190  %sext_ln367_11 = sext i11 %trunc_ln367_10 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_11"/></StgValue>
</operation>

<operation id="1353" st_id="122" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:191  store i16 %sext_ln367_11, i16* %lstm_state_addr_35, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1354" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:196  %sext_ln367_12 = sext i11 %trunc_ln367_11 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_12"/></StgValue>
</operation>

<operation id="1355" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:197  store i16 %sext_ln367_12, i16* %lstm_state_addr_36, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1356" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:202  %sext_ln367_13 = sext i11 %trunc_ln367_12 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_13"/></StgValue>
</operation>

<operation id="1357" st_id="123" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:203  store i16 %sext_ln367_13, i16* %lstm_state_addr_37, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1358" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:208  %sext_ln367_14 = sext i11 %trunc_ln367_13 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_14"/></StgValue>
</operation>

<operation id="1359" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:209  store i16 %sext_ln367_14, i16* %lstm_state_addr_38, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1360" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:214  %sext_ln367_15 = sext i11 %trunc_ln367_14 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_15"/></StgValue>
</operation>

<operation id="1361" st_id="124" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:215  store i16 %sext_ln367_15, i16* %lstm_state_addr_39, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1362" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:220  %sext_ln367_16 = sext i11 %trunc_ln367_15 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_16"/></StgValue>
</operation>

<operation id="1363" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:221  store i16 %sext_ln367_16, i16* %lstm_state_addr_40, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1364" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:226  %sext_ln367_17 = sext i11 %trunc_ln367_16 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_17"/></StgValue>
</operation>

<operation id="1365" st_id="125" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:227  store i16 %sext_ln367_17, i16* %lstm_state_addr_41, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1366" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="1367" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln363"/></StgValue>
</operation>

<operation id="1368" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:232  %sext_ln367_18 = sext i11 %trunc_ln367_17 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_18"/></StgValue>
</operation>

<operation id="1369" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:233  store i16 %sext_ln367_18, i16* %lstm_state_addr_42, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1370" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="11">
<![CDATA[
hls_label_4:238  %sext_ln367_19 = sext i11 %trunc_ln367_18 to i16

]]></Node>
<StgValue><ssdm name="sext_ln367_19"/></StgValue>
</operation>

<operation id="1371" st_id="126" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
hls_label_4:239  store i16 %sext_ln367_19, i16* %lstm_state_addr_43, align 2

]]></Node>
<StgValue><ssdm name="store_ln367"/></StgValue>
</operation>

<operation id="1372" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:240  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="1373" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:241  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln362"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1374" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1375" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %j_6 = phi i5 [ %j_8, %hls_label_5_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="1376" st_id="128" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln371 = icmp eq i5 %j_6, -12

]]></Node>
<StgValue><ssdm name="icmp_ln371"/></StgValue>
</operation>

<operation id="1377" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="1378" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %j_8 = add i5 %j_6, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="1379" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln371, label %25, label %hls_label_5_begin

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>

<operation id="1380" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
hls_label_5_begin:3  %tmp_45 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="1381" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="64" op_0_bw="7">
<![CDATA[
hls_label_5_begin:4  %zext_ln373_1 = zext i7 %tmp_45 to i64

]]></Node>
<StgValue><ssdm name="zext_ln373_1"/></StgValue>
</operation>

<operation id="1382" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:5  %lstm_state_addr_1 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %zext_ln373_1

]]></Node>
<StgValue><ssdm name="lstm_state_addr_1"/></StgValue>
</operation>

<operation id="1383" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5_begin:6  %or_ln382 = or i7 %tmp_45, 1

]]></Node>
<StgValue><ssdm name="or_ln382"/></StgValue>
</operation>

<operation id="1384" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_5_begin:7  %tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln382)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="1385" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:8  %lstm_state_addr_4 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_46

]]></Node>
<StgValue><ssdm name="lstm_state_addr_4"/></StgValue>
</operation>

<operation id="1386" st_id="128" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
hls_label_5_begin:15  %lstm_state_load = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load"/></StgValue>
</operation>

<operation id="1387" st_id="128" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge15:0  %lstm_state_load_6 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_6"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1388" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5_begin:12  %or_ln400 = or i7 %tmp_45, 3

]]></Node>
<StgValue><ssdm name="or_ln400"/></StgValue>
</operation>

<operation id="1389" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_5_begin:13  %tmp_48 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln400)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="1390" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:14  %lstm_state_addr_6 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_48

]]></Node>
<StgValue><ssdm name="lstm_state_addr_6"/></StgValue>
</operation>

<operation id="1391" st_id="129" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
hls_label_5_begin:15  %lstm_state_load = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load"/></StgValue>
</operation>

<operation id="1392" st_id="129" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge15:0  %lstm_state_load_6 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_6"/></StgValue>
</operation>

<operation id="1393" st_id="129" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge27:0  %lstm_state_load_14 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_14"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1394" st_id="130" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="7">
<![CDATA[
hls_label_5_begin:15  %lstm_state_load = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load"/></StgValue>
</operation>

<operation id="1395" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_begin:16  %tmp_49 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="1396" st_id="130" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge15:0  %lstm_state_load_6 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_6"/></StgValue>
</operation>

<operation id="1397" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge15:1  %tmp_53 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_6, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="1398" st_id="130" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge27:0  %lstm_state_load_14 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_14"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1399" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_5_begin:17  %icmp_ln373 = icmp sgt i6 %tmp_49, 0

]]></Node>
<StgValue><ssdm name="icmp_ln373"/></StgValue>
</operation>

<operation id="1400" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_5_begin:18  br i1 %icmp_ln373, label %6, label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln373"/></StgValue>
</operation>

<operation id="1401" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:0  store i16 4095, i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln374"/></StgValue>
</operation>

<operation id="1402" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln373" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln374"/></StgValue>
</operation>

<operation id="1403" st_id="131" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge15:2  %icmp_ln382 = icmp sgt i6 %tmp_53, 0

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>

<operation id="1404" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge15:3  br i1 %icmp_ln382, label %10, label %._crit_edge16

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="1405" st_id="131" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:0  store i16 4095, i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln383"/></StgValue>
</operation>

<operation id="1406" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge16

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="1407" st_id="131" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge27:0  %lstm_state_load_14 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_14"/></StgValue>
</operation>

<operation id="1408" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge27:1  %tmp_61 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_14, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1409" st_id="132" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:0  %lstm_state_load_3 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_3"/></StgValue>
</operation>

<operation id="1410" st_id="132" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge27:2  %icmp_ln400 = icmp sgt i6 %tmp_61, 0

]]></Node>
<StgValue><ssdm name="icmp_ln400"/></StgValue>
</operation>

<operation id="1411" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge27:3  br i1 %icmp_ln400, label %18, label %._crit_edge28

]]></Node>
<StgValue><ssdm name="br_ln400"/></StgValue>
</operation>

<operation id="1412" st_id="132" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:0  store i16 4096, i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln401"/></StgValue>
</operation>

<operation id="1413" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln400" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge28

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1414" st_id="133" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:0  %lstm_state_load_3 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_3"/></StgValue>
</operation>

<operation id="1415" st_id="133" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge16:0  %lstm_state_load_7 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_7"/></StgValue>
</operation>

<operation id="1416" st_id="133" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge28:0  %lstm_state_load_15 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_15"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1417" st_id="134" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge:0  %lstm_state_load_3 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_3"/></StgValue>
</operation>

<operation id="1418" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:3  %tmp_51 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_3, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="1419" st_id="134" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge16:0  %lstm_state_load_7 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_7"/></StgValue>
</operation>

<operation id="1420" st_id="134" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge28:0  %lstm_state_load_15 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_15"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1421" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
hls_label_5_begin:9  %or_ln391 = or i7 %tmp_45, 2

]]></Node>
<StgValue><ssdm name="or_ln391"/></StgValue>
</operation>

<operation id="1422" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="64" op_0_bw="64" op_1_bw="57" op_2_bw="7">
<![CDATA[
hls_label_5_begin:10  %tmp_47 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln391)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="1423" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="7" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_5_begin:11  %lstm_state_addr_5 = getelementptr [80 x i16]* %lstm_state, i64 0, i64 %tmp_47

]]></Node>
<StgValue><ssdm name="lstm_state_addr_5"/></StgValue>
</operation>

<operation id="1424" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge:1  %tmp_50 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_3, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="1425" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:2  %xor_ln375 = xor i1 %tmp_50, true

]]></Node>
<StgValue><ssdm name="xor_ln375"/></StgValue>
</operation>

<operation id="1426" st_id="135" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge:4  %icmp_ln375 = icmp slt i6 %tmp_51, 1

]]></Node>
<StgValue><ssdm name="icmp_ln375"/></StgValue>
</operation>

<operation id="1427" st_id="135" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:5  %and_ln375 = and i1 %icmp_ln375, %xor_ln375

]]></Node>
<StgValue><ssdm name="and_ln375"/></StgValue>
</operation>

<operation id="1428" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:6  br i1 %and_ln375, label %7, label %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln375"/></StgValue>
</operation>

<operation id="1429" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln376 = zext i16 %lstm_state_load_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln376"/></StgValue>
</operation>

<operation id="1430" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lut_sigmoid_addr = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln376

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr"/></StgValue>
</operation>

<operation id="1431" st_id="135" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="10">
<![CDATA[
:2  %lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load"/></StgValue>
</operation>

<operation id="1432" st_id="135" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge16:0  %lstm_state_load_7 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_7"/></StgValue>
</operation>

<operation id="1433" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge16:3  %tmp_55 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_7, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="1434" st_id="135" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge21:0  %lstm_state_load_10 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_10"/></StgValue>
</operation>

<operation id="1435" st_id="135" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge28:0  %lstm_state_load_15 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_15"/></StgValue>
</operation>

<operation id="1436" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge28:3  %tmp_63 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_15, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1437" st_id="136" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="12" op_0_bw="10">
<![CDATA[
:2  %lut_sigmoid_load = load i12* %lut_sigmoid_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load"/></StgValue>
</operation>

<operation id="1438" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge16:1  %tmp_54 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_7, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="1439" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge16:2  %xor_ln384 = xor i1 %tmp_54, true

]]></Node>
<StgValue><ssdm name="xor_ln384"/></StgValue>
</operation>

<operation id="1440" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge16:4  %icmp_ln384 = icmp slt i6 %tmp_55, 1

]]></Node>
<StgValue><ssdm name="icmp_ln384"/></StgValue>
</operation>

<operation id="1441" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge16:5  %and_ln384 = and i1 %icmp_ln384, %xor_ln384

]]></Node>
<StgValue><ssdm name="and_ln384"/></StgValue>
</operation>

<operation id="1442" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge16:6  br i1 %and_ln384, label %11, label %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln384"/></StgValue>
</operation>

<operation id="1443" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln385 = zext i16 %lstm_state_load_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln385"/></StgValue>
</operation>

<operation id="1444" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lut_sigmoid_addr_2 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln385

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_2"/></StgValue>
</operation>

<operation id="1445" st_id="136" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="10">
<![CDATA[
:2  %lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_2"/></StgValue>
</operation>

<operation id="1446" st_id="136" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge21:0  %lstm_state_load_10 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_10"/></StgValue>
</operation>

<operation id="1447" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge28:1  %tmp_62 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_15, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="1448" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge28:2  %xor_ln402 = xor i1 %tmp_62, true

]]></Node>
<StgValue><ssdm name="xor_ln402"/></StgValue>
</operation>

<operation id="1449" st_id="136" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge28:4  %icmp_ln402 = icmp slt i6 %tmp_63, 1

]]></Node>
<StgValue><ssdm name="icmp_ln402"/></StgValue>
</operation>

<operation id="1450" st_id="136" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge28:5  %and_ln402 = and i1 %icmp_ln402, %xor_ln402

]]></Node>
<StgValue><ssdm name="and_ln402"/></StgValue>
</operation>

<operation id="1451" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge28:6  br i1 %and_ln402, label %19, label %._crit_edge29

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="1452" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln403 = zext i16 %lstm_state_load_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln403"/></StgValue>
</operation>

<operation id="1453" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lut_tanh_addr = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln403

]]></Node>
<StgValue><ssdm name="lut_tanh_addr"/></StgValue>
</operation>

<operation id="1454" st_id="136" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="13" op_0_bw="10">
<![CDATA[
:2  %lut_tanh_load = load i13* %lut_tanh_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1455" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="12">
<![CDATA[
:3  %zext_ln376_1 = zext i12 %lut_sigmoid_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln376_1"/></StgValue>
</operation>

<operation id="1456" st_id="137" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16">
<![CDATA[
:4  store i16 %zext_ln376_1, i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln376"/></StgValue>
</operation>

<operation id="1457" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln375" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name="br_ln376"/></StgValue>
</operation>

<operation id="1458" st_id="137" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="10">
<![CDATA[
:2  %lut_sigmoid_load_2 = load i12* %lut_sigmoid_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_2"/></StgValue>
</operation>

<operation id="1459" st_id="137" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="16" op_0_bw="7">
<![CDATA[
._crit_edge21:0  %lstm_state_load_10 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_10"/></StgValue>
</operation>

<operation id="1460" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge21:1  %tmp_57 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_10, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="1461" st_id="137" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="13" op_0_bw="10">
<![CDATA[
:2  %lut_tanh_load = load i13* %lut_tanh_addr, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1462" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="12">
<![CDATA[
:3  %zext_ln385_1 = zext i12 %lut_sigmoid_load_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln385_1"/></StgValue>
</operation>

<operation id="1463" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16">
<![CDATA[
:4  store i16 %zext_ln385_1, i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln385"/></StgValue>
</operation>

<operation id="1464" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln384" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name="br_ln385"/></StgValue>
</operation>

<operation id="1465" st_id="138" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge21:2  %icmp_ln391 = icmp sgt i6 %tmp_57, 0

]]></Node>
<StgValue><ssdm name="icmp_ln391"/></StgValue>
</operation>

<operation id="1466" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge21:3  br i1 %icmp_ln391, label %14, label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln391"/></StgValue>
</operation>

<operation id="1467" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln403_1 = zext i13 %lut_tanh_load to i16

]]></Node>
<StgValue><ssdm name="zext_ln403_1"/></StgValue>
</operation>

<operation id="1468" st_id="138" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16">
<![CDATA[
:4  store i16 %zext_ln403_1, i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln403"/></StgValue>
</operation>

<operation id="1469" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge29

]]></Node>
<StgValue><ssdm name="br_ln403"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1470" st_id="139" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:0  %lstm_state_load_4 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_4"/></StgValue>
</operation>

<operation id="1471" st_id="139" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:0  %lstm_state_load_8 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_8"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="1472" st_id="140" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:0  %lstm_state_load_4 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_4"/></StgValue>
</operation>

<operation id="1473" st_id="140" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:0  %lstm_state_load_8 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_8"/></StgValue>
</operation>

<operation id="1474" st_id="140" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge29:0  %lstm_state_load_16 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_16"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="1475" st_id="141" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:0  %lstm_state_load_4 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_4"/></StgValue>
</operation>

<operation id="1476" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge11:2  %tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_4, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="1477" st_id="141" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:0  %lstm_state_load_8 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_8"/></StgValue>
</operation>

<operation id="1478" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge17:2  %tmp_56 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_8, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="1479" st_id="141" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16">
<![CDATA[
:0  store i16 4095, i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln392"/></StgValue>
</operation>

<operation id="1480" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="icmp_ln391" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge22

]]></Node>
<StgValue><ssdm name="br_ln392"/></StgValue>
</operation>

<operation id="1481" st_id="141" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge29:0  %lstm_state_load_16 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_16"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="1482" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge11:1  %icmp_ln377 = icmp sgt i16 %lstm_state_load_4, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln377"/></StgValue>
</operation>

<operation id="1483" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge11:3  %and_ln377 = and i1 %icmp_ln377, %tmp_52

]]></Node>
<StgValue><ssdm name="and_ln377"/></StgValue>
</operation>

<operation id="1484" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:4  br i1 %and_ln377, label %8, label %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln377"/></StgValue>
</operation>

<operation id="1485" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="11" op_0_bw="16">
<![CDATA[
:0  %trunc_ln378 = trunc i16 %lstm_state_load_4 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln378"/></StgValue>
</operation>

<operation id="1486" st_id="142" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %sub_ln378 = sub i11 0, %trunc_ln378

]]></Node>
<StgValue><ssdm name="sub_ln378"/></StgValue>
</operation>

<operation id="1487" st_id="142" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge17:1  %icmp_ln386 = icmp sgt i16 %lstm_state_load_8, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln386"/></StgValue>
</operation>

<operation id="1488" st_id="142" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge17:3  %and_ln386 = and i1 %icmp_ln386, %tmp_56

]]></Node>
<StgValue><ssdm name="and_ln386"/></StgValue>
</operation>

<operation id="1489" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:4  br i1 %and_ln386, label %12, label %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln386"/></StgValue>
</operation>

<operation id="1490" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="16">
<![CDATA[
:0  %trunc_ln387 = trunc i16 %lstm_state_load_8 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln387"/></StgValue>
</operation>

<operation id="1491" st_id="142" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge29:0  %lstm_state_load_16 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_16"/></StgValue>
</operation>

<operation id="1492" st_id="142" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge29:2  %tmp_64 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_16, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="1493" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln378 = zext i11 %sub_ln378 to i64

]]></Node>
<StgValue><ssdm name="zext_ln378"/></StgValue>
</operation>

<operation id="1494" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lut_sigmoid_addr_1 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln378

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_1"/></StgValue>
</operation>

<operation id="1495" st_id="143" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="10">
<![CDATA[
:4  %lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_1"/></StgValue>
</operation>

<operation id="1496" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %sub_ln387 = sub i11 0, %trunc_ln387

]]></Node>
<StgValue><ssdm name="sub_ln387"/></StgValue>
</operation>

<operation id="1497" st_id="143" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge22:0  %lstm_state_load_11 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_11"/></StgValue>
</operation>

<operation id="1498" st_id="143" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge29:1  %icmp_ln404 = icmp sgt i16 %lstm_state_load_16, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln404"/></StgValue>
</operation>

<operation id="1499" st_id="143" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge29:3  %and_ln404 = and i1 %icmp_ln404, %tmp_64

]]></Node>
<StgValue><ssdm name="and_ln404"/></StgValue>
</operation>

<operation id="1500" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge29:4  br i1 %and_ln404, label %20, label %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln404"/></StgValue>
</operation>

<operation id="1501" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="11" op_0_bw="16">
<![CDATA[
:0  %trunc_ln405 = trunc i16 %lstm_state_load_16 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln405"/></StgValue>
</operation>

<operation id="1502" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %sub_ln405 = sub i11 0, %trunc_ln405

]]></Node>
<StgValue><ssdm name="sub_ln405"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="1503" st_id="144" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="12" op_0_bw="10">
<![CDATA[
:4  %lut_sigmoid_load_1 = load i12* %lut_sigmoid_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_1"/></StgValue>
</operation>

<operation id="1504" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln387 = zext i11 %sub_ln387 to i64

]]></Node>
<StgValue><ssdm name="zext_ln387"/></StgValue>
</operation>

<operation id="1505" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lut_sigmoid_addr_3 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln387

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_3"/></StgValue>
</operation>

<operation id="1506" st_id="144" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="10">
<![CDATA[
:4  %lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_3"/></StgValue>
</operation>

<operation id="1507" st_id="144" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge22:0  %lstm_state_load_11 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_11"/></StgValue>
</operation>

<operation id="1508" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln405 = zext i11 %sub_ln405 to i64

]]></Node>
<StgValue><ssdm name="zext_ln405"/></StgValue>
</operation>

<operation id="1509" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lut_tanh_addr_1 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln405

]]></Node>
<StgValue><ssdm name="lut_tanh_addr_1"/></StgValue>
</operation>

<operation id="1510" st_id="144" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="13" op_0_bw="10">
<![CDATA[
:4  %lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_1"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="1511" st_id="145" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="12" op_0_bw="10">
<![CDATA[
:4  %lut_sigmoid_load_3 = load i12* %lut_sigmoid_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_3"/></StgValue>
</operation>

<operation id="1512" st_id="145" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="16" op_0_bw="7" op_1_bw="0">
<![CDATA[
._crit_edge22:0  %lstm_state_load_11 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_11"/></StgValue>
</operation>

<operation id="1513" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="6" op_0_bw="6" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge22:3  %tmp_59 = call i6 @_ssdm_op_PartSelect.i6.i16.i32.i32(i16 %lstm_state_load_11, i32 10, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="1514" st_id="145" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
<literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="13" op_0_bw="10">
<![CDATA[
:4  %lut_tanh_load_1 = load i13* %lut_tanh_addr_1, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_1"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="1515" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_5_begin:0  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str8) nounwind

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1516" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_5_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln372"/></StgValue>
</operation>

<operation id="1517" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="64" op_0_bw="5">
<![CDATA[
hls_label_5_begin:2  %zext_ln373 = zext i5 %j_6 to i64

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="1518" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="13" op_0_bw="12">
<![CDATA[
:5  %zext_ln378_1 = zext i12 %lut_sigmoid_load_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln378_1"/></StgValue>
</operation>

<operation id="1519" st_id="146" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %sub_ln378_1 = sub i13 -4096, %zext_ln378_1

]]></Node>
<StgValue><ssdm name="sub_ln378_1"/></StgValue>
</operation>

<operation id="1520" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge22:1  %tmp_58 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_11, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="1521" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22:2  %xor_ln393 = xor i1 %tmp_58, true

]]></Node>
<StgValue><ssdm name="xor_ln393"/></StgValue>
</operation>

<operation id="1522" st_id="146" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge22:4  %icmp_ln393 = icmp slt i6 %tmp_59, 1

]]></Node>
<StgValue><ssdm name="icmp_ln393"/></StgValue>
</operation>

<operation id="1523" st_id="146" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge22:5  %and_ln393 = and i1 %icmp_ln393, %xor_ln393

]]></Node>
<StgValue><ssdm name="and_ln393"/></StgValue>
</operation>

<operation id="1524" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge22:6  br i1 %and_ln393, label %15, label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln393"/></StgValue>
</operation>

<operation id="1525" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln394 = zext i16 %lstm_state_load_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln394"/></StgValue>
</operation>

<operation id="1526" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lut_sigmoid_addr_4 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln394

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_4"/></StgValue>
</operation>

<operation id="1527" st_id="146" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="10">
<![CDATA[
:2  %lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_4"/></StgValue>
</operation>

<operation id="1528" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33:0  %c_state_addr = getelementptr inbounds [20 x i16]* @c_state, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="c_state_addr"/></StgValue>
</operation>

<operation id="1529" st_id="146" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge33:1  %c_state_load = load i16* %c_state_addr, align 2

]]></Node>
<StgValue><ssdm name="c_state_load"/></StgValue>
</operation>

<operation id="1530" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge33:17  %h_state_addr_2 = getelementptr inbounds [20 x i16]* @h_state, i64 0, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="h_state_addr_2"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="1531" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="16" op_0_bw="13">
<![CDATA[
:7  %zext_ln378_2 = zext i13 %sub_ln378_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln378_2"/></StgValue>
</operation>

<operation id="1532" st_id="147" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
:8  store i16 %zext_ln378_2, i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln378"/></StgValue>
</operation>

<operation id="1533" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln377" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge13

]]></Node>
<StgValue><ssdm name="br_ln378"/></StgValue>
</operation>

<operation id="1534" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="13" op_0_bw="12">
<![CDATA[
:5  %zext_ln387_1 = zext i12 %lut_sigmoid_load_3 to i13

]]></Node>
<StgValue><ssdm name="zext_ln387_1"/></StgValue>
</operation>

<operation id="1535" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %sub_ln387_1 = sub i13 -4096, %zext_ln387_1

]]></Node>
<StgValue><ssdm name="sub_ln387_1"/></StgValue>
</operation>

<operation id="1536" st_id="147" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="12" op_0_bw="10">
<![CDATA[
:2  %lut_sigmoid_load_4 = load i12* %lut_sigmoid_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_4"/></StgValue>
</operation>

<operation id="1537" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %sub_ln405_1 = sub i13 0, %lut_tanh_load_1

]]></Node>
<StgValue><ssdm name="sub_ln405_1"/></StgValue>
</operation>

<operation id="1538" st_id="147" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="16" op_0_bw="5">
<![CDATA[
._crit_edge33:1  %c_state_load = load i16* %c_state_addr, align 2

]]></Node>
<StgValue><ssdm name="c_state_load"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="1539" st_id="148" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge13:0  %lstm_state_load_5 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_5"/></StgValue>
</operation>

<operation id="1540" st_id="148" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge19:0  %lstm_state_load_9 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_9"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="1541" st_id="149" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge13:0  %lstm_state_load_5 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_5"/></StgValue>
</operation>

<operation id="1542" st_id="149" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge19:0  %lstm_state_load_9 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_9"/></StgValue>
</operation>

<operation id="1543" st_id="149" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge31:0  %lstm_state_load_17 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_17"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="1544" st_id="150" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge13:0  %lstm_state_load_5 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_5"/></StgValue>
</operation>

<operation id="1545" st_id="150" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge19:0  %lstm_state_load_9 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_9"/></StgValue>
</operation>

<operation id="1546" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="16" op_0_bw="12">
<![CDATA[
:3  %zext_ln394_1 = zext i12 %lut_sigmoid_load_4 to i16

]]></Node>
<StgValue><ssdm name="zext_ln394_1"/></StgValue>
</operation>

<operation id="1547" st_id="150" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16">
<![CDATA[
:4  store i16 %zext_ln394_1, i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln394"/></StgValue>
</operation>

<operation id="1548" st_id="150" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln393" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge23

]]></Node>
<StgValue><ssdm name="br_ln394"/></StgValue>
</operation>

<operation id="1549" st_id="150" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge31:0  %lstm_state_load_17 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_17"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="1550" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge13:1  %icmp_ln379 = icmp slt i16 %lstm_state_load_5, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="1551" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge13:2  br i1 %icmp_ln379, label %9, label %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="1552" st_id="151" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16">
<![CDATA[
:0  store i16 1, i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="store_ln380"/></StgValue>
</operation>

<operation id="1553" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge15

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="1554" st_id="151" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge19:1  %icmp_ln388 = icmp slt i16 %lstm_state_load_9, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln388"/></StgValue>
</operation>

<operation id="1555" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge19:2  br i1 %icmp_ln388, label %13, label %._crit_edge21

]]></Node>
<StgValue><ssdm name="br_ln388"/></StgValue>
</operation>

<operation id="1556" st_id="151" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge31:0  %lstm_state_load_17 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_17"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="1557" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="16" op_0_bw="13">
<![CDATA[
:7  %zext_ln387_2 = zext i13 %sub_ln387_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln387_2"/></StgValue>
</operation>

<operation id="1558" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
:8  store i16 %zext_ln387_2, i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln387"/></StgValue>
</operation>

<operation id="1559" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge19

]]></Node>
<StgValue><ssdm name="br_ln387"/></StgValue>
</operation>

<operation id="1560" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="13">
<![CDATA[
:6  %sext_ln405 = sext i13 %sub_ln405_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln405"/></StgValue>
</operation>

<operation id="1561" st_id="152" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
:7  store i16 %sext_ln405, i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln405"/></StgValue>
</operation>

<operation id="1562" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge31

]]></Node>
<StgValue><ssdm name="br_ln405"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="1563" st_id="153" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16">
<![CDATA[
:0  store i16 1, i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln389"/></StgValue>
</operation>

<operation id="1564" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge21

]]></Node>
<StgValue><ssdm name="br_ln389"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">
</state>

<state id="155" st_id="155">
</state>

<state id="156" st_id="156">
</state>

<state id="157" st_id="157">

<operation id="1565" st_id="157" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23:0  %lstm_state_load_12 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_12"/></StgValue>
</operation>

<operation id="1566" st_id="157" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:3  %lstm_state_load_18 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_18"/></StgValue>
</operation>

<operation id="1567" st_id="157" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:7  %lstm_state_load_19 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_19"/></StgValue>
</operation>

<operation id="1568" st_id="157" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:9  %lstm_state_load_20 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_20"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="1569" st_id="158" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23:0  %lstm_state_load_12 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_12"/></StgValue>
</operation>

<operation id="1570" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="28" op_0_bw="16">
<![CDATA[
._crit_edge33:2  %sext_ln409 = sext i16 %c_state_load to i28

]]></Node>
<StgValue><ssdm name="sext_ln409"/></StgValue>
</operation>

<operation id="1571" st_id="158" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="28" op_0_bw="16">
<![CDATA[
._crit_edge33:4  %sext_ln409_1 = sext i16 %lstm_state_load_18 to i28

]]></Node>
<StgValue><ssdm name="sext_ln409_1"/></StgValue>
</operation>

<operation id="1572" st_id="158" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge33:5  %mul_ln409 = mul i28 %sext_ln409_1, %sext_ln409

]]></Node>
<StgValue><ssdm name="mul_ln409"/></StgValue>
</operation>

<operation id="1573" st_id="158" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:9  %lstm_state_load_20 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_20"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="1574" st_id="159" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23:0  %lstm_state_load_12 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_12"/></StgValue>
</operation>

<operation id="1575" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge23:2  %tmp_60 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %lstm_state_load_12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="1576" st_id="159" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge33:5  %mul_ln409 = mul i28 %sext_ln409_1, %sext_ln409

]]></Node>
<StgValue><ssdm name="mul_ln409"/></StgValue>
</operation>

<operation id="1577" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge33:8  %sext_ln409_2 = sext i16 %lstm_state_load_19 to i32

]]></Node>
<StgValue><ssdm name="sext_ln409_2"/></StgValue>
</operation>

<operation id="1578" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge33:10  %sext_ln409_3 = sext i16 %lstm_state_load_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln409_3"/></StgValue>
</operation>

<operation id="1579" st_id="159" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33:11  %mul_ln409_1 = mul nsw i32 %sext_ln409_3, %sext_ln409_2

]]></Node>
<StgValue><ssdm name="mul_ln409_1"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="1580" st_id="160" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge23:1  %icmp_ln395 = icmp sgt i16 %lstm_state_load_12, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="1581" st_id="160" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge23:3  %and_ln395 = and i1 %icmp_ln395, %tmp_60

]]></Node>
<StgValue><ssdm name="and_ln395"/></StgValue>
</operation>

<operation id="1582" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge23:4  br i1 %and_ln395, label %16, label %._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="1583" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="11" op_0_bw="16">
<![CDATA[
:0  %trunc_ln396 = trunc i16 %lstm_state_load_12 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln396"/></StgValue>
</operation>

<operation id="1584" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %sub_ln396 = sub i11 0, %trunc_ln396

]]></Node>
<StgValue><ssdm name="sub_ln396"/></StgValue>
</operation>

<operation id="1585" st_id="160" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge33:5  %mul_ln409 = mul i28 %sext_ln409_1, %sext_ln409

]]></Node>
<StgValue><ssdm name="mul_ln409"/></StgValue>
</operation>

<operation id="1586" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="20" op_0_bw="20" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33:6  %trunc_ln409_1 = call i20 @_ssdm_op_PartSelect.i20.i28.i32.i32(i28 %mul_ln409, i32 8, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln409_1"/></StgValue>
</operation>

<operation id="1587" st_id="160" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33:11  %mul_ln409_1 = mul nsw i32 %sext_ln409_3, %sext_ln409_2

]]></Node>
<StgValue><ssdm name="mul_ln409_1"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="1588" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln396 = zext i11 %sub_ln396 to i64

]]></Node>
<StgValue><ssdm name="zext_ln396"/></StgValue>
</operation>

<operation id="1589" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lut_sigmoid_addr_5 = getelementptr [1024 x i12]* @lut_sigmoid, i64 0, i64 %zext_ln396

]]></Node>
<StgValue><ssdm name="lut_sigmoid_addr_5"/></StgValue>
</operation>

<operation id="1590" st_id="161" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="10">
<![CDATA[
:4  %lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_5"/></StgValue>
</operation>

<operation id="1591" st_id="161" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge33:11  %mul_ln409_1 = mul nsw i32 %sext_ln409_3, %sext_ln409_2

]]></Node>
<StgValue><ssdm name="mul_ln409_1"/></StgValue>
</operation>

<operation id="1592" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="20" op_0_bw="20" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33:12  %trunc_ln409_2 = call i20 @_ssdm_op_PartSelect.i20.i32.i32.i32(i32 %mul_ln409_1, i32 12, i32 31)

]]></Node>
<StgValue><ssdm name="trunc_ln409_2"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="1593" st_id="162" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="12" op_0_bw="10">
<![CDATA[
:4  %lut_sigmoid_load_5 = load i12* %lut_sigmoid_addr_5, align 2

]]></Node>
<StgValue><ssdm name="lut_sigmoid_load_5"/></StgValue>
</operation>

<operation id="1594" st_id="162" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge33:13  %add_ln409 = add i20 %trunc_ln409_2, %trunc_ln409_1

]]></Node>
<StgValue><ssdm name="add_ln409"/></StgValue>
</operation>

<operation id="1595" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="16" op_0_bw="16" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33:14  %trunc_ln8 = call i16 @_ssdm_op_PartSelect.i16.i20.i32.i32(i20 %add_ln409, i32 4, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="1596" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="15" op_0_bw="15" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33:16  %trunc_ln9 = call i15 @_ssdm_op_PartSelect.i15.i20.i32.i32(i20 %add_ln409, i32 5, i32 19)

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>

<operation id="1597" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="5" op_0_bw="5" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33:18  %tmp_65 = call i5 @_ssdm_op_PartSelect.i5.i20.i32.i32(i20 %add_ln409, i32 15, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="1598" st_id="163" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="16">
<![CDATA[
._crit_edge33:15  store i16 %trunc_ln8, i16* %c_state_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln409"/></StgValue>
</operation>

<operation id="1599" st_id="163" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge33:19  %icmp_ln411 = icmp sgt i5 %tmp_65, 0

]]></Node>
<StgValue><ssdm name="icmp_ln411"/></StgValue>
</operation>

<operation id="1600" st_id="163" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
._crit_edge33:20  %select_ln411 = select i1 %icmp_ln411, i15 4096, i15 %trunc_ln9

]]></Node>
<StgValue><ssdm name="select_ln411"/></StgValue>
</operation>

<operation id="1601" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="5" op_0_bw="5" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge33:25  %tmp_67 = call i5 @_ssdm_op_PartSelect.i5.i15.i32.i32(i15 %select_ln411, i32 10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="1602" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="16" op_0_bw="15">
<![CDATA[
._crit_edge33:21  %sext_ln411 = sext i15 %select_ln411 to i16

]]></Node>
<StgValue><ssdm name="sext_ln411"/></StgValue>
</operation>

<operation id="1603" st_id="164" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="16" op_1_bw="5">
<![CDATA[
._crit_edge33:22  store i16 %sext_ln411, i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln410"/></StgValue>
</operation>

<operation id="1604" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="15" op_2_bw="32">
<![CDATA[
._crit_edge33:23  %tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %select_ln411, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="1605" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge33:24  %xor_ln413 = xor i1 %tmp_66, true

]]></Node>
<StgValue><ssdm name="xor_ln413"/></StgValue>
</operation>

<operation id="1606" st_id="164" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge33:26  %icmp_ln413 = icmp slt i5 %tmp_67, 1

]]></Node>
<StgValue><ssdm name="icmp_ln413"/></StgValue>
</operation>

<operation id="1607" st_id="164" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge33:27  %and_ln413 = and i1 %icmp_ln413, %xor_ln413

]]></Node>
<StgValue><ssdm name="and_ln413"/></StgValue>
</operation>

<operation id="1608" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge33:28  br i1 %and_ln413, label %22, label %._crit_edge35

]]></Node>
<StgValue><ssdm name="br_ln413"/></StgValue>
</operation>

<operation id="1609" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln414 = zext i16 %sext_ln411 to i64

]]></Node>
<StgValue><ssdm name="zext_ln414"/></StgValue>
</operation>

<operation id="1610" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %lut_tanh_addr_2 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln414

]]></Node>
<StgValue><ssdm name="lut_tanh_addr_2"/></StgValue>
</operation>

<operation id="1611" st_id="164" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="13" op_0_bw="10">
<![CDATA[
:2  %lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_2"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="1612" st_id="165" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="13" op_0_bw="10">
<![CDATA[
:2  %lut_tanh_load_2 = load i13* %lut_tanh_addr_2, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_2"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="1613" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="13" op_0_bw="12">
<![CDATA[
:5  %zext_ln396_1 = zext i12 %lut_sigmoid_load_5 to i13

]]></Node>
<StgValue><ssdm name="zext_ln396_1"/></StgValue>
</operation>

<operation id="1614" st_id="166" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %sub_ln396_1 = sub i13 -4096, %zext_ln396_1

]]></Node>
<StgValue><ssdm name="sub_ln396_1"/></StgValue>
</operation>

<operation id="1615" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="13">
<![CDATA[
:3  %zext_ln414_1 = zext i13 %lut_tanh_load_2 to i16

]]></Node>
<StgValue><ssdm name="zext_ln414_1"/></StgValue>
</operation>

<operation id="1616" st_id="166" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0">
<![CDATA[
:4  store i16 %zext_ln414_1, i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="1617" st_id="166" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln413" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge35

]]></Node>
<StgValue><ssdm name="br_ln414"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="1618" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="16" op_0_bw="13">
<![CDATA[
:7  %zext_ln396_2 = zext i13 %sub_ln396_1 to i16

]]></Node>
<StgValue><ssdm name="zext_ln396_2"/></StgValue>
</operation>

<operation id="1619" st_id="167" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
:8  store i16 %zext_ln396_2, i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln396"/></StgValue>
</operation>

<operation id="1620" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln395" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %._crit_edge25

]]></Node>
<StgValue><ssdm name="br_ln396"/></StgValue>
</operation>

<operation id="1621" st_id="167" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge35:0  %h_state_load_2 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_2"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="1622" st_id="168" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge25:0  %lstm_state_load_13 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_13"/></StgValue>
</operation>

<operation id="1623" st_id="168" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge37:0  %h_state_load_3 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_3"/></StgValue>
</operation>

<operation id="1624" st_id="168" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge37:1  %icmp_ln417 = icmp slt i16 %h_state_load_3, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln417"/></StgValue>
</operation>

<operation id="1625" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge37:2  br i1 %icmp_ln417, label %24, label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln417"/></StgValue>
</operation>

<operation id="1626" st_id="168" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16">
<![CDATA[
:0  store i16 -4096, i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln418"/></StgValue>
</operation>

<operation id="1627" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln417" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %hls_label_5_end

]]></Node>
<StgValue><ssdm name="br_ln418"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="1628" st_id="169" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge25:0  %lstm_state_load_13 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_13"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="1629" st_id="170" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge25:0  %lstm_state_load_13 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_13"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="1630" st_id="171" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge25:1  %icmp_ln397 = icmp slt i16 %lstm_state_load_13, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln397"/></StgValue>
</operation>

<operation id="1631" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge25:2  br i1 %icmp_ln397, label %17, label %._crit_edge27

]]></Node>
<StgValue><ssdm name="br_ln397"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="1632" st_id="172" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16">
<![CDATA[
:0  store i16 1, i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="1633" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge27

]]></Node>
<StgValue><ssdm name="br_ln398"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="1634" st_id="173" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge31:1  %icmp_ln406 = icmp slt i16 %lstm_state_load_17, -1023

]]></Node>
<StgValue><ssdm name="icmp_ln406"/></StgValue>
</operation>

<operation id="1635" st_id="173" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge31:2  br i1 %icmp_ln406, label %21, label %._crit_edge33

]]></Node>
<StgValue><ssdm name="br_ln406"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="1636" st_id="174" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="16" op_1_bw="7" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0" op_6_bw="16" op_7_bw="0" op_8_bw="16">
<![CDATA[
:0  store i16 -4096, i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln407"/></StgValue>
</operation>

<operation id="1637" st_id="174" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln406" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge33

]]></Node>
<StgValue><ssdm name="br_ln407"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">
</state>

<state id="176" st_id="176">

<operation id="1638" st_id="176" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:3  %lstm_state_load_18 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_18"/></StgValue>
</operation>

<operation id="1639" st_id="176" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:7  %lstm_state_load_19 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_19"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="1640" st_id="177" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:3  %lstm_state_load_18 = load i16* %lstm_state_addr_4, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_18"/></StgValue>
</operation>

<operation id="1641" st_id="177" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:7  %lstm_state_load_19 = load i16* %lstm_state_addr_6, align 2

]]></Node>
<StgValue><ssdm name="lstm_state_load_19"/></StgValue>
</operation>

<operation id="1642" st_id="177" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
._crit_edge33:9  %lstm_state_load_20 = load i16* %lstm_state_addr_1, align 8

]]></Node>
<StgValue><ssdm name="lstm_state_load_20"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="1643" st_id="178" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge35:0  %h_state_load_2 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_2"/></StgValue>
</operation>

<operation id="1644" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
._crit_edge35:2  %tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %h_state_load_2, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="1645" st_id="179" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge35:1  %icmp_ln415 = icmp sgt i16 %h_state_load_2, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln415"/></StgValue>
</operation>

<operation id="1646" st_id="179" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge35:3  %and_ln415 = and i1 %icmp_ln415, %tmp_68

]]></Node>
<StgValue><ssdm name="and_ln415"/></StgValue>
</operation>

<operation id="1647" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge35:4  br i1 %and_ln415, label %23, label %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln415"/></StgValue>
</operation>

<operation id="1648" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="11" op_0_bw="16">
<![CDATA[
:0  %trunc_ln416 = trunc i16 %h_state_load_2 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln416"/></StgValue>
</operation>

<operation id="1649" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %sub_ln416 = sub i11 0, %trunc_ln416

]]></Node>
<StgValue><ssdm name="sub_ln416"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="1650" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln416 = zext i11 %sub_ln416 to i64

]]></Node>
<StgValue><ssdm name="zext_ln416"/></StgValue>
</operation>

<operation id="1651" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="10" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %lut_tanh_addr_3 = getelementptr [1024 x i13]* @lut_tanh, i64 0, i64 %zext_ln416

]]></Node>
<StgValue><ssdm name="lut_tanh_addr_3"/></StgValue>
</operation>

<operation id="1652" st_id="180" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="13" op_0_bw="10">
<![CDATA[
:4  %lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_3"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="1653" st_id="181" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="13" op_0_bw="10">
<![CDATA[
:4  %lut_tanh_load_3 = load i13* %lut_tanh_addr_3, align 2

]]></Node>
<StgValue><ssdm name="lut_tanh_load_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="1654" st_id="182" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %sub_ln416_1 = sub i13 0, %lut_tanh_load_3

]]></Node>
<StgValue><ssdm name="sub_ln416_1"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="1655" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="16" op_0_bw="13">
<![CDATA[
:6  %sext_ln416 = sext i13 %sub_ln416_1 to i16

]]></Node>
<StgValue><ssdm name="sext_ln416"/></StgValue>
</operation>

<operation id="1656" st_id="183" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="16">
<![CDATA[
:7  store i16 %sext_ln416, i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln416"/></StgValue>
</operation>

<operation id="1657" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln415" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge37

]]></Node>
<StgValue><ssdm name="br_ln416"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="1658" st_id="184" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge37:0  %h_state_load_3 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_3"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="1659" st_id="185" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
hls_label_5_end:0  %h_state_load_4 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_4"/></StgValue>
</operation>

<operation id="1660" st_id="185" stage="3" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
hls_label_5_end:2  %lstm_state_load_21 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_21"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="1661" st_id="186" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="16" op_0_bw="5" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
hls_label_5_end:0  %h_state_load_4 = load i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_4"/></StgValue>
</operation>

<operation id="1662" st_id="186" stage="2" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
hls_label_5_end:2  %lstm_state_load_21 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_21"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="1663" st_id="187" stage="1" lat="3">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="16" op_0_bw="7" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
hls_label_5_end:2  %lstm_state_load_21 = load i16* %lstm_state_addr_5, align 4

]]></Node>
<StgValue><ssdm name="lstm_state_load_21"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="1664" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="28" op_0_bw="16">
<![CDATA[
hls_label_5_end:1  %sext_ln419 = sext i16 %h_state_load_4 to i28

]]></Node>
<StgValue><ssdm name="sext_ln419"/></StgValue>
</operation>

<operation id="1665" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="28" op_0_bw="16">
<![CDATA[
hls_label_5_end:3  %sext_ln419_1 = sext i16 %lstm_state_load_21 to i28

]]></Node>
<StgValue><ssdm name="sext_ln419_1"/></StgValue>
</operation>

<operation id="1666" st_id="188" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_5_end:4  %mul_ln419 = mul i28 %sext_ln419_1, %sext_ln419

]]></Node>
<StgValue><ssdm name="mul_ln419"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="1667" st_id="189" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_5_end:4  %mul_ln419 = mul i28 %sext_ln419_1, %sext_ln419

]]></Node>
<StgValue><ssdm name="mul_ln419"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="1668" st_id="190" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_5_end:4  %mul_ln419 = mul i28 %sext_ln419_1, %sext_ln419

]]></Node>
<StgValue><ssdm name="mul_ln419"/></StgValue>
</operation>

<operation id="1669" st_id="190" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_5_end:5  %trunc_ln4 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln419, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln4"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="1670" st_id="191" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="16" op_1_bw="5" op_2_bw="16" op_3_bw="16" op_4_bw="16">
<![CDATA[
hls_label_5_end:6  store i16 %trunc_ln4, i16* %h_state_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln419"/></StgValue>
</operation>

<operation id="1671" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_5_end:7  %empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str8, i32 %tmp_2) nounwind

]]></Node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="1672" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln371" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="0">
<![CDATA[
hls_label_5_end:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln371"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="1673" st_id="192" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %weight_addr_12 = getelementptr [1800 x i16]* %weight, i64 0, i64 1780

]]></Node>
<StgValue><ssdm name="weight_addr_12"/></StgValue>
</operation>

<operation id="1674" st_id="192" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="11">
<![CDATA[
:1  %lstm_output = load i16* %weight_addr_12, align 2

]]></Node>
<StgValue><ssdm name="lstm_output"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="1675" st_id="193" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="11">
<![CDATA[
:1  %lstm_output = load i16* %weight_addr_12, align 2

]]></Node>
<StgValue><ssdm name="lstm_output"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="1676" st_id="194" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="16" op_0_bw="11">
<![CDATA[
:1  %lstm_output = load i16* %weight_addr_12, align 2

]]></Node>
<StgValue><ssdm name="lstm_output"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="1677" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %26

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="1678" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %lstm_output_0 = phi i16 [ %lstm_output, %25 ], [ %lstm_output_1, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="lstm_output_0"/></StgValue>
</operation>

<operation id="1679" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_7 = phi i5 [ 0, %25 ], [ %j_5, %hls_label_6 ]

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="1680" st_id="196" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2  %icmp_ln423 = icmp eq i5 %j_7, -12

]]></Node>
<StgValue><ssdm name="icmp_ln423"/></StgValue>
</operation>

<operation id="1681" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="1682" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %j_5 = add i5 %j_7, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="1683" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln423, label %27, label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>

<operation id="1684" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_6:6  %or_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 -9, i5 %j_7)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="1685" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="11" op_0_bw="10">
<![CDATA[
hls_label_6:7  %sext_ln425_1 = sext i10 %or_ln to i11

]]></Node>
<StgValue><ssdm name="sext_ln425_1"/></StgValue>
</operation>

<operation id="1686" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="64" op_0_bw="11">
<![CDATA[
hls_label_6:8  %zext_ln425_1 = zext i11 %sext_ln425_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln425_1"/></StgValue>
</operation>

<operation id="1687" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:9  %weight_addr_13 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln425_1

]]></Node>
<StgValue><ssdm name="weight_addr_13"/></StgValue>
</operation>

<operation id="1688" st_id="196" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="11">
<![CDATA[
hls_label_6:10  %weight_load_13 = load i16* %weight_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="1689" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="64" op_0_bw="5">
<![CDATA[
hls_label_6:2  %zext_ln425 = zext i5 %j_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln425"/></StgValue>
</operation>

<operation id="1690" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="5" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:3  %h_state_addr_1 = getelementptr inbounds [20 x i16]* @h_state, i64 0, i64 %zext_ln425

]]></Node>
<StgValue><ssdm name="h_state_addr_1"/></StgValue>
</operation>

<operation id="1691" st_id="197" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="5">
<![CDATA[
hls_label_6:4  %h_state_load_1 = load i16* %h_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_1"/></StgValue>
</operation>

<operation id="1692" st_id="197" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="11">
<![CDATA[
hls_label_6:10  %weight_load_13 = load i16* %weight_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="1693" st_id="198" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="16" op_0_bw="5">
<![CDATA[
hls_label_6:4  %h_state_load_1 = load i16* %h_state_addr_1, align 2

]]></Node>
<StgValue><ssdm name="h_state_load_1"/></StgValue>
</operation>

<operation id="1694" st_id="198" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="16" op_0_bw="11">
<![CDATA[
hls_label_6:10  %weight_load_13 = load i16* %weight_addr_13, align 2

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="1695" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="28" op_0_bw="16">
<![CDATA[
hls_label_6:5  %sext_ln425 = sext i16 %h_state_load_1 to i28

]]></Node>
<StgValue><ssdm name="sext_ln425"/></StgValue>
</operation>

<operation id="1696" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="28" op_0_bw="16">
<![CDATA[
hls_label_6:11  %sext_ln425_2 = sext i16 %weight_load_13 to i28

]]></Node>
<StgValue><ssdm name="sext_ln425_2"/></StgValue>
</operation>

<operation id="1697" st_id="199" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_6:12  %mul_ln425 = mul i28 %sext_ln425, %sext_ln425_2

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="1698" st_id="200" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_6:12  %mul_ln425 = mul i28 %sext_ln425, %sext_ln425_2

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="1699" st_id="201" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_6:12  %mul_ln425 = mul i28 %sext_ln425, %sext_ln425_2

]]></Node>
<StgValue><ssdm name="mul_ln425"/></StgValue>
</operation>

<operation id="1700" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="16" op_0_bw="16" op_1_bw="28" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_6:13  %trunc_ln3 = call i16 @_ssdm_op_PartSelect.i16.i28.i32.i32(i28 %mul_ln425, i32 12, i32 27)

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="1701" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:0  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="1702" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln424"/></StgValue>
</operation>

<operation id="1703" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_6:14  %lstm_output_1 = add i16 %trunc_ln3, %lstm_output_0

]]></Node>
<StgValue><ssdm name="lstm_output_1"/></StgValue>
</operation>

<operation id="1704" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:15  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_4) nounwind

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="1705" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln423" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:16  br label %26

]]></Node>
<StgValue><ssdm name="br_ln423"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="1706" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_auto.volatile.i16P(i16* %lstm_out, i16 %lstm_output_0) nounwind

]]></Node>
<StgValue><ssdm name="write_ln427"/></StgValue>
</operation>

<operation id="1707" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="mode_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1708" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="0">
<![CDATA[
.loopexit7:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln429"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="1709" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader10:0  %j_0 = phi i5 [ %j, %1 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="1710" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="7" op_0_bw="5">
<![CDATA[
.preheader10:1  %zext_ln302 = zext i5 %j_0 to i7

]]></Node>
<StgValue><ssdm name="zext_ln302"/></StgValue>
</operation>

<operation id="1711" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="6" op_0_bw="5">
<![CDATA[
.preheader10:2  %zext_ln302_1 = zext i5 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln302_1"/></StgValue>
</operation>

<operation id="1712" st_id="204" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:3  %icmp_ln302 = icmp eq i5 %j_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln302"/></StgValue>
</operation>

<operation id="1713" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1714" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader10:5  %j = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1715" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:6  br i1 %icmp_ln302, label %.preheader9.preheader, label %1

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>

<operation id="1716" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="64" op_0_bw="5">
<![CDATA[
:0  %zext_ln303 = zext i5 %j_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="1717" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %add_ln304 = add i6 %zext_ln302_1, 20

]]></Node>
<StgValue><ssdm name="add_ln304"/></StgValue>
</operation>

<operation id="1718" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %weight_addr = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="1719" st_id="204" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="11">
<![CDATA[
:12  %weight_load = load i16* %weight_addr, align 2

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="1720" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln302" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="1721" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="6">
<![CDATA[
:3  %zext_ln304 = zext i6 %add_ln304 to i64

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="1722" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:5  %add_ln305 = add i6 %zext_ln302_1, -24

]]></Node>
<StgValue><ssdm name="add_ln305"/></StgValue>
</operation>

<operation id="1723" st_id="205" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="11">
<![CDATA[
:12  %weight_load = load i16* %weight_addr, align 2

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="1724" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weight_addr_1 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln304

]]></Node>
<StgValue><ssdm name="weight_addr_1"/></StgValue>
</operation>

<operation id="1725" st_id="205" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="11">
<![CDATA[
:15  %weight_load_1 = load i16* %weight_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="1726" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln305 = zext i6 %add_ln305 to i64

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="1727" st_id="206" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:8  %add_ln306 = add i7 %zext_ln302, 60

]]></Node>
<StgValue><ssdm name="add_ln306"/></StgValue>
</operation>

<operation id="1728" st_id="206" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="16" op_0_bw="11">
<![CDATA[
:12  %weight_load = load i16* %weight_addr, align 2

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="1729" st_id="206" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="11">
<![CDATA[
:15  %weight_load_1 = load i16* %weight_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="1730" st_id="206" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weight_addr_2 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="weight_addr_2"/></StgValue>
</operation>

<operation id="1731" st_id="206" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="11">
<![CDATA[
:18  %weight_load_2 = load i16* %weight_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="1732" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %weight_l_addr = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln303

]]></Node>
<StgValue><ssdm name="weight_l_addr"/></StgValue>
</operation>

<operation id="1733" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="64" op_0_bw="7">
<![CDATA[
:9  %zext_ln306 = zext i7 %add_ln306 to i64

]]></Node>
<StgValue><ssdm name="zext_ln306"/></StgValue>
</operation>

<operation id="1734" st_id="207" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:13  store i16 %weight_load, i16* %weight_l_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln303"/></StgValue>
</operation>

<operation id="1735" st_id="207" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="11">
<![CDATA[
:15  %weight_load_1 = load i16* %weight_addr_1, align 2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="1736" st_id="207" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="11">
<![CDATA[
:18  %weight_load_2 = load i16* %weight_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="1737" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weight_addr_3 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln306

]]></Node>
<StgValue><ssdm name="weight_addr_3"/></StgValue>
</operation>

<operation id="1738" st_id="207" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="11">
<![CDATA[
:21  %weight_load_3 = load i16* %weight_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="1739" st_id="208" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %weight_l_addr_1 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln304

]]></Node>
<StgValue><ssdm name="weight_l_addr_1"/></StgValue>
</operation>

<operation id="1740" st_id="208" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:16  store i16 %weight_load_1, i16* %weight_l_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="1741" st_id="208" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="16" op_0_bw="11">
<![CDATA[
:18  %weight_load_2 = load i16* %weight_addr_2, align 2

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="1742" st_id="208" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="11">
<![CDATA[
:21  %weight_load_3 = load i16* %weight_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="1743" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %weight_l_addr_2 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln305

]]></Node>
<StgValue><ssdm name="weight_l_addr_2"/></StgValue>
</operation>

<operation id="1744" st_id="209" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:19  store i16 %weight_load_2, i16* %weight_l_addr_2, align 2

]]></Node>
<StgValue><ssdm name="store_ln305"/></StgValue>
</operation>

<operation id="1745" st_id="209" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="16" op_0_bw="11">
<![CDATA[
:21  %weight_load_3 = load i16* %weight_addr_3, align 2

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="1746" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %weight_l_addr_3 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln306

]]></Node>
<StgValue><ssdm name="weight_l_addr_3"/></StgValue>
</operation>

<operation id="1747" st_id="210" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:22  store i16 %weight_load_3, i16* %weight_l_addr_3, align 2

]]></Node>
<StgValue><ssdm name="store_ln306"/></StgValue>
</operation>

<operation id="1748" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="0">
<![CDATA[
:23  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln302"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="1749" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9:0  %i_0 = phi i5 [ %i, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="1750" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="11" op_0_bw="5">
<![CDATA[
.preheader9:1  %zext_ln309 = zext i5 %i_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="1751" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="10" op_0_bw="5">
<![CDATA[
.preheader9:2  %zext_ln309_1 = zext i5 %i_0 to i10

]]></Node>
<StgValue><ssdm name="zext_ln309_1"/></StgValue>
</operation>

<operation id="1752" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="5">
<![CDATA[
.preheader9:3  %zext_ln309_2 = zext i5 %i_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln309_2"/></StgValue>
</operation>

<operation id="1753" st_id="211" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:4  %icmp_ln309 = icmp eq i5 %i_0, -12

]]></Node>
<StgValue><ssdm name="icmp_ln309"/></StgValue>
</operation>

<operation id="1754" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:5  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="1755" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:6  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1756" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:7  br i1 %icmp_ln309, label %.preheader6.preheader, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln309"/></StgValue>
</operation>

<operation id="1757" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader8.preheader:0  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1758" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.preheader:1  %add_ln311 = add i7 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="add_ln311"/></StgValue>
</operation>

<operation id="1759" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.preheader:7  %add_ln312 = add i7 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="add_ln312"/></StgValue>
</operation>

<operation id="1760" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.preheader:13  %add_ln313 = add i7 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="add_ln313"/></StgValue>
</operation>

<operation id="1761" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8.preheader:19  %add_ln314 = add i7 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="add_ln314"/></StgValue>
</operation>

<operation id="1762" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln309" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="1763" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader8.preheader:2  %tmp_15 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln311, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="1764" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="12" op_0_bw="11">
<![CDATA[
.preheader8.preheader:3  %zext_ln311 = zext i11 %tmp_15 to i12

]]></Node>
<StgValue><ssdm name="zext_ln311"/></StgValue>
</operation>

<operation id="1765" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader8.preheader:4  %tmp_16 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln311, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="1766" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="12" op_0_bw="9">
<![CDATA[
.preheader8.preheader:5  %zext_ln311_2 = zext i9 %tmp_16 to i12

]]></Node>
<StgValue><ssdm name="zext_ln311_2"/></StgValue>
</operation>

<operation id="1767" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:6  %add_ln311_4 = add i12 %zext_ln311_2, %zext_ln311

]]></Node>
<StgValue><ssdm name="add_ln311_4"/></StgValue>
</operation>

<operation id="1768" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader8.preheader:8  %tmp_17 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln312, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="1769" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="12" op_0_bw="11">
<![CDATA[
.preheader8.preheader:9  %zext_ln312 = zext i11 %tmp_17 to i12

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="1770" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader8.preheader:10  %tmp_18 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln312, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="1771" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="12" op_0_bw="9">
<![CDATA[
.preheader8.preheader:11  %zext_ln312_2 = zext i9 %tmp_18 to i12

]]></Node>
<StgValue><ssdm name="zext_ln312_2"/></StgValue>
</operation>

<operation id="1772" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:12  %add_ln312_3 = add i12 %zext_ln312_2, %zext_ln312

]]></Node>
<StgValue><ssdm name="add_ln312_3"/></StgValue>
</operation>

<operation id="1773" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader8.preheader:14  %tmp_19 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln313, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="1774" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="12" op_0_bw="11">
<![CDATA[
.preheader8.preheader:15  %zext_ln313 = zext i11 %tmp_19 to i12

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="1775" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader8.preheader:16  %tmp_20 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln313, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="1776" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="12" op_0_bw="9">
<![CDATA[
.preheader8.preheader:17  %zext_ln313_2 = zext i9 %tmp_20 to i12

]]></Node>
<StgValue><ssdm name="zext_ln313_2"/></StgValue>
</operation>

<operation id="1777" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:18  %add_ln313_3 = add i12 %zext_ln313_2, %zext_ln313

]]></Node>
<StgValue><ssdm name="add_ln313_3"/></StgValue>
</operation>

<operation id="1778" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="4">
<![CDATA[
.preheader8.preheader:20  %tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln314, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="1779" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="11">
<![CDATA[
.preheader8.preheader:21  %zext_ln314 = zext i11 %tmp_21 to i12

]]></Node>
<StgValue><ssdm name="zext_ln314"/></StgValue>
</operation>

<operation id="1780" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader8.preheader:22  %tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %add_ln314, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="1781" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="12" op_0_bw="9">
<![CDATA[
.preheader8.preheader:23  %zext_ln314_2 = zext i9 %tmp_22 to i12

]]></Node>
<StgValue><ssdm name="zext_ln314_2"/></StgValue>
</operation>

<operation id="1782" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader8.preheader:24  %add_ln314_3 = add i12 %zext_ln314_2, %zext_ln314

]]></Node>
<StgValue><ssdm name="add_ln314_3"/></StgValue>
</operation>

<operation id="1783" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:25  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="1784" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader8:0  %j_1 = phi i5 [ %j_4, %2 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1785" st_id="213" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:1  %icmp_ln310 = icmp eq i5 %j_1, -12

]]></Node>
<StgValue><ssdm name="icmp_ln310"/></StgValue>
</operation>

<operation id="1786" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="1787" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader8:3  %j_4 = add i5 %j_1, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="1788" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4  br i1 %icmp_ln310, label %.preheader9.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>

<operation id="1789" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
:0  %shl_ln311_1 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %j_1, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln311_1"/></StgValue>
</operation>

<operation id="1790" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
:1  %shl_ln311_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %j_1, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln311_2"/></StgValue>
</operation>

<operation id="1791" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="9" op_0_bw="7">
<![CDATA[
:2  %zext_ln311_3 = zext i7 %shl_ln311_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln311_3"/></StgValue>
</operation>

<operation id="1792" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %add_ln311_1 = add i9 %shl_ln311_1, %zext_ln311_3

]]></Node>
<StgValue><ssdm name="add_ln311_1"/></StgValue>
</operation>

<operation id="1793" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="12" op_0_bw="5">
<![CDATA[
:11  %zext_ln311_6 = zext i5 %j_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln311_6"/></StgValue>
</operation>

<operation id="1794" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:12  %add_ln311_5 = add i12 %zext_ln311_6, %add_ln311_4

]]></Node>
<StgValue><ssdm name="add_ln311_5"/></StgValue>
</operation>

<operation id="1795" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:15  %add_ln312_4 = add i12 %zext_ln311_6, %add_ln312_3

]]></Node>
<StgValue><ssdm name="add_ln312_4"/></StgValue>
</operation>

<operation id="1796" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:18  %add_ln313_4 = add i12 %zext_ln311_6, %add_ln313_3

]]></Node>
<StgValue><ssdm name="add_ln313_4"/></StgValue>
</operation>

<operation id="1797" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:21  %add_ln314_4 = add i12 %zext_ln311_6, %add_ln314_3

]]></Node>
<StgValue><ssdm name="add_ln314_4"/></StgValue>
</operation>

<operation id="1798" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln310" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.loopexit:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="1799" st_id="214" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:6  %add_ln311_3 = add i9 %add_ln311_1, 80

]]></Node>
<StgValue><ssdm name="add_ln311_3"/></StgValue>
</operation>

<operation id="1800" st_id="214" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:7  %add_ln311_2 = add i9 %add_ln311_3, %zext_ln309_2

]]></Node>
<StgValue><ssdm name="add_ln311_2"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="1801" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="10" op_0_bw="9">
<![CDATA[
:5  %zext_ln311_5 = zext i9 %add_ln311_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln311_5"/></StgValue>
</operation>

<operation id="1802" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="64" op_0_bw="9">
<![CDATA[
:8  %zext_ln311_1 = zext i9 %add_ln311_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln311_1"/></StgValue>
</operation>

<operation id="1803" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weight_addr_8 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln311_1

]]></Node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="1804" st_id="215" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="11">
<![CDATA[
:10  %weight_load_8 = load i16* %weight_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="1805" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %add_ln312_1 = add i10 %zext_ln311_5, 480

]]></Node>
<StgValue><ssdm name="add_ln312_1"/></StgValue>
</operation>

<operation id="1806" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:26  %add_ln312_2 = add i10 %add_ln312_1, %zext_ln309_1

]]></Node>
<StgValue><ssdm name="add_ln312_2"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="1807" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="11" op_0_bw="9">
<![CDATA[
:4  %zext_ln311_4 = zext i9 %add_ln311_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln311_4"/></StgValue>
</operation>

<operation id="1808" st_id="216" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="11">
<![CDATA[
:10  %weight_load_8 = load i16* %weight_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="1809" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="64" op_0_bw="10">
<![CDATA[
:27  %zext_ln312_1 = zext i10 %add_ln312_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln312_1"/></StgValue>
</operation>

<operation id="1810" st_id="216" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %weight_addr_9 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln312_1

]]></Node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="1811" st_id="216" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="11">
<![CDATA[
:29  %weight_load_9 = load i16* %weight_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="1812" st_id="216" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:31  %add_ln313_1 = add i11 %zext_ln311_4, 880

]]></Node>
<StgValue><ssdm name="add_ln313_1"/></StgValue>
</operation>

<operation id="1813" st_id="216" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:32  %add_ln313_2 = add i11 %add_ln313_1, %zext_ln309

]]></Node>
<StgValue><ssdm name="add_ln313_2"/></StgValue>
</operation>

<operation id="1814" st_id="216" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:37  %add_ln314_1 = add i11 %zext_ln311_4, -768

]]></Node>
<StgValue><ssdm name="add_ln314_1"/></StgValue>
</operation>

<operation id="1815" st_id="216" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:38  %add_ln314_2 = add i11 %add_ln314_1, %zext_ln309

]]></Node>
<StgValue><ssdm name="add_ln314_2"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="1816" st_id="217" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="16" op_0_bw="11">
<![CDATA[
:10  %weight_load_8 = load i16* %weight_addr_8, align 2

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="1817" st_id="217" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="11">
<![CDATA[
:29  %weight_load_9 = load i16* %weight_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="1818" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="64" op_0_bw="11">
<![CDATA[
:33  %zext_ln313_1 = zext i11 %add_ln313_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln313_1"/></StgValue>
</operation>

<operation id="1819" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %weight_addr_10 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln313_1

]]></Node>
<StgValue><ssdm name="weight_addr_10"/></StgValue>
</operation>

<operation id="1820" st_id="217" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
:35  %weight_load_10 = load i16* %weight_addr_10, align 2

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="1821" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="64" op_0_bw="12">
<![CDATA[
:13  %zext_ln311_7 = zext i12 %add_ln311_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln311_7"/></StgValue>
</operation>

<operation id="1822" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %weight_l_addr_8 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln311_7

]]></Node>
<StgValue><ssdm name="weight_l_addr_8"/></StgValue>
</operation>

<operation id="1823" st_id="218" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:24  store i16 %weight_load_8, i16* %weight_l_addr_8, align 2

]]></Node>
<StgValue><ssdm name="store_ln311"/></StgValue>
</operation>

<operation id="1824" st_id="218" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="16" op_0_bw="11">
<![CDATA[
:29  %weight_load_9 = load i16* %weight_addr_9, align 2

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="1825" st_id="218" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
:35  %weight_load_10 = load i16* %weight_addr_10, align 2

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="1826" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="64" op_0_bw="11">
<![CDATA[
:39  %zext_ln314_1 = zext i11 %add_ln314_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln314_1"/></StgValue>
</operation>

<operation id="1827" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %weight_addr_11 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln314_1

]]></Node>
<StgValue><ssdm name="weight_addr_11"/></StgValue>
</operation>

<operation id="1828" st_id="218" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="11">
<![CDATA[
:41  %weight_load_11 = load i16* %weight_addr_11, align 2

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="1829" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="64" op_0_bw="12">
<![CDATA[
:16  %zext_ln312_3 = zext i12 %add_ln312_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln312_3"/></StgValue>
</operation>

<operation id="1830" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weight_l_addr_9 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln312_3

]]></Node>
<StgValue><ssdm name="weight_l_addr_9"/></StgValue>
</operation>

<operation id="1831" st_id="219" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:30  store i16 %weight_load_9, i16* %weight_l_addr_9, align 2

]]></Node>
<StgValue><ssdm name="store_ln312"/></StgValue>
</operation>

<operation id="1832" st_id="219" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="16" op_0_bw="11">
<![CDATA[
:35  %weight_load_10 = load i16* %weight_addr_10, align 2

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="1833" st_id="219" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="11">
<![CDATA[
:41  %weight_load_11 = load i16* %weight_addr_11, align 2

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="1834" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="64" op_0_bw="12">
<![CDATA[
:19  %zext_ln313_3 = zext i12 %add_ln313_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln313_3"/></StgValue>
</operation>

<operation id="1835" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %weight_l_addr_10 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln313_3

]]></Node>
<StgValue><ssdm name="weight_l_addr_10"/></StgValue>
</operation>

<operation id="1836" st_id="220" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:36  store i16 %weight_load_10, i16* %weight_l_addr_10, align 2

]]></Node>
<StgValue><ssdm name="store_ln313"/></StgValue>
</operation>

<operation id="1837" st_id="220" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="16" op_0_bw="11">
<![CDATA[
:41  %weight_load_11 = load i16* %weight_addr_11, align 2

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="1838" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="64" op_0_bw="12">
<![CDATA[
:22  %zext_ln314_3 = zext i12 %add_ln314_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln314_3"/></StgValue>
</operation>

<operation id="1839" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %weight_l_addr_11 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln314_3

]]></Node>
<StgValue><ssdm name="weight_l_addr_11"/></StgValue>
</operation>

<operation id="1840" st_id="221" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:42  store i16 %weight_load_11, i16* %weight_l_addr_11, align 2

]]></Node>
<StgValue><ssdm name="store_ln314"/></StgValue>
</operation>

<operation id="1841" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="0">
<![CDATA[
:43  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln310"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="1842" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6:0  %j_2 = phi i5 [ %j_3, %3 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1843" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="10" op_0_bw="5">
<![CDATA[
.preheader6:1  %zext_ln318 = zext i5 %j_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="1844" st_id="222" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:2  %icmp_ln318 = icmp eq i5 %j_2, -12

]]></Node>
<StgValue><ssdm name="icmp_ln318"/></StgValue>
</operation>

<operation id="1845" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="1846" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:4  %j_3 = add i5 %j_2, 1

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="1847" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln318, label %.loopexit7.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>

<operation id="1848" st_id="222" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %add_ln319 = add i10 %zext_ln318, -368

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="1849" st_id="222" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln318" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="0" op_0_bw="0">
<![CDATA[
.loopexit7.loopexit:0  br label %.loopexit7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="1850" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="11" op_0_bw="10">
<![CDATA[
:1  %sext_ln319 = sext i10 %add_ln319 to i11

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="1851" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="64" op_0_bw="11">
<![CDATA[
:2  %zext_ln319 = zext i11 %sext_ln319 to i64

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="1852" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %weight_addr_4 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln319

]]></Node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="1853" st_id="223" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="11">
<![CDATA[
:4  %weight_load_4 = load i16* %weight_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="1854" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:6  %add_ln320 = add i10 %zext_ln318, -348

]]></Node>
<StgValue><ssdm name="add_ln320"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="1855" st_id="224" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="11">
<![CDATA[
:4  %weight_load_4 = load i16* %weight_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="1856" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="11" op_0_bw="10">
<![CDATA[
:7  %sext_ln320 = sext i10 %add_ln320 to i11

]]></Node>
<StgValue><ssdm name="sext_ln320"/></StgValue>
</operation>

<operation id="1857" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="64" op_0_bw="11">
<![CDATA[
:8  %zext_ln320 = zext i11 %sext_ln320 to i64

]]></Node>
<StgValue><ssdm name="zext_ln320"/></StgValue>
</operation>

<operation id="1858" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:10  %add_ln321 = add i10 %zext_ln318, -328

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="1859" st_id="224" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %weight_addr_5 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="1860" st_id="224" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="11">
<![CDATA[
:20  %weight_load_5 = load i16* %weight_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="1861" st_id="225" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="11">
<![CDATA[
:4  %weight_load_4 = load i16* %weight_addr_4, align 2

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="1862" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="11" op_0_bw="10">
<![CDATA[
:11  %sext_ln321 = sext i10 %add_ln321 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="1863" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="64" op_0_bw="11">
<![CDATA[
:12  %zext_ln321 = zext i11 %sext_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="1864" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %add_ln322 = add i10 %zext_ln318, -308

]]></Node>
<StgValue><ssdm name="add_ln322"/></StgValue>
</operation>

<operation id="1865" st_id="225" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="11">
<![CDATA[
:20  %weight_load_5 = load i16* %weight_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="1866" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %weight_addr_6 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="1867" st_id="225" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="11">
<![CDATA[
:23  %weight_load_6 = load i16* %weight_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="1868" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %weight_l_addr_4 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln319

]]></Node>
<StgValue><ssdm name="weight_l_addr_4"/></StgValue>
</operation>

<operation id="1869" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="11" op_0_bw="10">
<![CDATA[
:15  %sext_ln322 = sext i10 %add_ln322 to i11

]]></Node>
<StgValue><ssdm name="sext_ln322"/></StgValue>
</operation>

<operation id="1870" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="64" op_0_bw="11">
<![CDATA[
:16  %zext_ln322 = zext i11 %sext_ln322 to i64

]]></Node>
<StgValue><ssdm name="zext_ln322"/></StgValue>
</operation>

<operation id="1871" st_id="226" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:18  store i16 %weight_load_4, i16* %weight_l_addr_4, align 2

]]></Node>
<StgValue><ssdm name="store_ln319"/></StgValue>
</operation>

<operation id="1872" st_id="226" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="11">
<![CDATA[
:20  %weight_load_5 = load i16* %weight_addr_5, align 2

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="1873" st_id="226" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="11">
<![CDATA[
:23  %weight_load_6 = load i16* %weight_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="1874" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %weight_addr_7 = getelementptr [1800 x i16]* %weight, i64 0, i64 %zext_ln322

]]></Node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="1875" st_id="226" stage="3" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="11">
<![CDATA[
:26  %weight_load_7 = load i16* %weight_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="1876" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %weight_l_addr_5 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln320

]]></Node>
<StgValue><ssdm name="weight_l_addr_5"/></StgValue>
</operation>

<operation id="1877" st_id="227" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:21  store i16 %weight_load_5, i16* %weight_l_addr_5, align 2

]]></Node>
<StgValue><ssdm name="store_ln320"/></StgValue>
</operation>

<operation id="1878" st_id="227" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="11">
<![CDATA[
:23  %weight_load_6 = load i16* %weight_addr_6, align 2

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="1879" st_id="227" stage="2" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="11">
<![CDATA[
:26  %weight_load_7 = load i16* %weight_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="1880" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %weight_l_addr_6 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="weight_l_addr_6"/></StgValue>
</operation>

<operation id="1881" st_id="228" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:24  store i16 %weight_load_6, i16* %weight_l_addr_6, align 2

]]></Node>
<StgValue><ssdm name="store_ln321"/></StgValue>
</operation>

<operation id="1882" st_id="228" stage="1" lat="3">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="11">
<![CDATA[
:26  %weight_load_7 = load i16* %weight_addr_7, align 2

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="1883" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %weight_l_addr_7 = getelementptr [1760 x i16]* @weight_l, i64 0, i64 %zext_ln322

]]></Node>
<StgValue><ssdm name="weight_l_addr_7"/></StgValue>
</operation>

<operation id="1884" st_id="229" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="0" op_0_bw="16" op_1_bw="11">
<![CDATA[
:27  store i16 %weight_load_7, i16* %weight_l_addr_7, align 2

]]></Node>
<StgValue><ssdm name="store_ln322"/></StgValue>
</operation>

<operation id="1885" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln318"/></StgValue>
</operation>
</state>

<state id="230" st_id="2341">
</state>

<state id="231" st_id="2342">
</state>

<state id="232" st_id="2343">
</state>

<state id="233" st_id="2344">
</state>

<state id="234" st_id="2345">
</state>

<state id="235" st_id="2346">
</state>

<state id="236" st_id="2347">
</state>

<state id="237" st_id="2348">
</state>

<state id="238" st_id="2349">
</state>

<state id="239" st_id="2350">
</state>

<state id="240" st_id="2351">
</state>

<state id="241" st_id="2352">
</state>

<state id="242" st_id="2353">
</state>

<state id="243" st_id="2354">
</state>

<state id="244" st_id="2355">
</state>

<state id="245" st_id="2356">
</state>

<state id="246" st_id="2357">
</state>

<state id="247" st_id="2358">
</state>

<state id="248" st_id="2359">
</state>

<state id="249" st_id="2360">
</state>

<state id="250" st_id="2361">
</state>

<state id="251" st_id="2362">
</state>

<state id="252" st_id="2363">
</state>

<state id="253" st_id="2364">
</state>

<state id="254" st_id="2365">
</state>

<state id="255" st_id="2366">
</state>

<state id="256" st_id="2367">
</state>

<state id="257" st_id="2368">
</state>

<state id="258" st_id="2369">
</state>

<state id="259" st_id="2370">
</state>

<state id="260" st_id="2371">
</state>

<state id="261" st_id="2372">
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
