--+----------------------------------------------------------------------------
--| 
--| COPYRIGHT 2018 United States Air Force Academy All rights reserved.
--| 
--| United States Air Force Academy     __  _______ ___    _________ 
--| Dept of Electrical &               / / / / ___//   |  / ____/   |
--| Computer Engineering              / / / /\__ \/ /| | / /_  / /| |
--| 2354 Fairchild Drive Ste 2F6     / /_/ /___/ / ___ |/ __/ / ___ |
--| USAF Academy, CO 80840           \____//____/_/  |_/_/   /_/  |_|
--| 
--| ---------------------------------------------------------------------------
--|
--| FILENAME      : top_basys3.vhd
--| AUTHOR(S)     : Capt Phillip Warner
--| CREATED       : 02/22/2018
--| DESCRIPTION   : This file implements the top level module for a BASYS 3 to 
--|					drive a Thunderbird taillight controller FSM.
--|
--|					Inputs:  clk 	--> 100 MHz clock from FPGA
--|                          sw(15) --> left turn signal
--|                          sw(0)  --> right turn signal
--|                          btnL   --> clk reset
--|                          btnR   --> FSM reset
--|							 
--|					Outputs:  led(15:13) --> left turn signal lights
--|					          led(2:0)   --> right turn signal lights
--|
--|
--+----------------------------------------------------------------------------
--|
--| REQUIRED FILES :
--|
--|    Libraries : ieee
--|    Packages  : std_logic_1164, numeric_std
--|    Files     : thunderbird_fsm.vhd, clock_divider.vhd
--|
--+----------------------------------------------------------------------------
--|
--| NAMING CONVENSIONS :
--|
--|    xb_<port name>           = off-chip bidirectional port ( _pads file )
--|    xi_<port name>           = off-chip input port         ( _pads file )
--|    xo_<port name>           = off-chip output port        ( _pads file )
--|    b_<port name>            = on-chip bidirectional port
--|    i_<port name>            = on-chip input port
--|    o_<port name>            = on-chip output port
--|    c_<signal name>          = combinatorial signal
--|    f_<signal name>          = synchronous signal
--|    ff_<signal name>         = pipeline stage (ff_, fff_, etc.)
--|    <signal name>_n          = active low signal
--|    w_<signal name>          = top level wiring signal
--|    g_<generic name>         = generic
--|    k_<constant name>        = constant
--|    v_<variable name>        = variable
--|    sm_<state machine type>  = state machine type definition
--|    s_<signal name>          = state name
--|
--+----------------------------------------------------------------------------
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity top_basys3 is
    port(
        clk   : in  std_logic;                       -- 100 MHz clock
        sw    : in  std_logic_vector(15 downto 0);   -- sw(15)=left; sw(0)=right
        btnL  : in  std_logic;                       -- clock divider reset
        btnR  : in  std_logic;                       -- FSM reset
        led   : out std_logic_vector(15 downto 0)    -- LED outputs
    );
end top_basys3;

architecture top_basys3_arch of top_basys3 is

    ----------------------------------------------------------------------------
    -- Component Declarations
    ----------------------------------------------------------------------------
    component clock_divider is
        generic ( 
            k_DIV : natural := 2  -- Divider constant; output toggles every k_DIV cycles
        );
        port(
            i_clk   : in  std_logic;
            i_reset : in  std_logic;
            o_clk   : out std_logic
        );
    end component;

    component thunderbird_fsm is
        port(
            i_clk     : in  std_logic;
            i_reset   : in  std_logic;
            i_left    : in  std_logic;
            i_right   : in  std_logic;
            o_lights_L: out std_logic_vector(2 downto 0);
            o_lights_R: out std_logic_vector(2 downto 0)
        );
    end component;

    ----------------------------------------------------------------------------
    -- Internal Signals
    ----------------------------------------------------------------------------
    signal w_slow_clk : std_logic;                     -- Slow clock from divider
    signal w_lights_L : std_logic_vector(2 downto 0);
    signal w_lights_R : std_logic_vector(2 downto 0);

begin

    ----------------------------------------------------------------------------
    -- Instantiate Clock Divider
    ----------------------------------------------------------------------------
    clkdiv_inst : clock_divider
        generic map (
            k_DIV => 12500000    -- Approximately 4 Hz output from 100 MHz input
        )
        port map (
            i_clk   => clk,
            i_reset => btnL,
            o_clk   => w_slow_clk
        );

    ----------------------------------------------------------------------------
    -- Instantiate Thunderbird FSM
    ----------------------------------------------------------------------------
    fsm_inst : thunderbird_fsm
        port map (
            i_clk      => w_slow_clk,
            i_reset    => btnR,
            i_left     => sw(15),
            i_right    => sw(0),
            o_lights_L => w_lights_L,
            o_lights_R => w_lights_R
        );

    ----------------------------------------------------------------------------
    -- Map FSM Outputs to Board LEDs
    ----------------------------------------------------------------------------
    -- Map left taillight outputs to led(15 downto 13)
    led(15 downto 13) <= w_lights_L;
    -- Map right taillight outputs to led(2 downto 0)
    -- Note: Adjust the bit order if the physical order differs
    led(2 downto 0) <= w_lights_R;  -- If necessary, reverse bit order here

    -- Ground the unused LEDs (led(12 downto 3))
    led(12 downto 3) <= (others => '0');

end top_basys3_arch;
