#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\ProgramFiles\iverilog\lib\ivl\va_math.vpi";
S_0000023b74fdb460 .scope module, "t_shift" "t_shift" 2 2;
 .timescale 0 0;
v0000023b74fdd590_0 .net "A_par", 3 0, v0000023b750c3040_0;  1 drivers
v0000023b75141010_0 .var "I_par", 3 0;
v0000023b751410b0_0 .var "LSB_in", 0 0;
v0000023b75141150_0 .var "MSB_in", 0 0;
v0000023b751411f0_0 .var "clk", 0 0;
v0000023b75141290_0 .var "rst", 0 0;
v0000023b750f3840_0 .var "s0", 0 0;
v0000023b750f3200_0 .var "s1", 0 0;
S_0000023b74fdd220 .scope module, "S1" "universal_shift" 2 6, 3 1 0, S_0000023b74fdb460;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "I_par";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "s1";
    .port_info 4 /INPUT 1 "s0";
    .port_info 5 /INPUT 1 "MSB_in";
    .port_info 6 /INPUT 1 "LSB_in";
    .port_info 7 /OUTPUT 4 "A_par";
v0000023b750c3040_0 .var "A_par", 3 0;
v0000023b750c2c70_0 .net "I_par", 3 0, v0000023b75141010_0;  1 drivers
v0000023b750e6030_0 .net "LSB_in", 0 0, v0000023b751410b0_0;  1 drivers
v0000023b74fdb5f0_0 .net "MSB_in", 0 0, v0000023b75141150_0;  1 drivers
v0000023b74fdbe60_0 .net "clk", 0 0, v0000023b751411f0_0;  1 drivers
v0000023b74fdd3b0_0 .net "rst", 0 0, v0000023b75141290_0;  1 drivers
v0000023b74fdd450_0 .net "s0", 0 0, v0000023b750f3840_0;  1 drivers
v0000023b74fdd4f0_0 .net "s1", 0 0, v0000023b750f3200_0;  1 drivers
E_0000023b74fdb020/0 .event negedge, v0000023b74fdd3b0_0;
E_0000023b74fdb020/1 .event posedge, v0000023b74fdbe60_0;
E_0000023b74fdb020 .event/or E_0000023b74fdb020/0, E_0000023b74fdb020/1;
    .scope S_0000023b74fdd220;
T_0 ;
    %wait E_0000023b74fdb020;
    %load/vec4 v0000023b74fdd3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023b750c3040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023b74fdd4f0_0;
    %load/vec4 v0000023b74fdd450_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0000023b750c3040_0;
    %assign/vec4 v0000023b750c3040_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0000023b74fdb5f0_0;
    %load/vec4 v0000023b750c3040_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023b750c3040_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0000023b750c3040_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023b750e6030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023b750c3040_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0000023b750c2c70_0;
    %assign/vec4 v0000023b750c3040_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023b74fdb460;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b751411f0_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000023b74fdb460;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000023b751411f0_0;
    %inv;
    %store/vec4 v0000023b751411f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023b74fdb460;
T_3 ;
    %vpi_call 2 10 "$dumpfile", "universal_shift.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023b74fdb460 {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000023b75141010_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b75141150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b751410b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b750f3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b750f3840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b75141290_0, 0, 1;
    %delay 15, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b75141290_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b750f3200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b750f3840_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b750f3200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b750f3840_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b750f3200_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023b750f3840_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 23 "$finish" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023b75141290_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0000023b74fdb460;
T_4 ;
    %vpi_call 2 27 "$monitor", "Time=%0d, Clk=%b, Rst=%b, MSB_in=%b, LSB_in=%b, s1=%b, s0=%b, A_par=%b", $time, v0000023b751411f0_0, v0000023b75141290_0, v0000023b75141150_0, v0000023b751410b0_0, v0000023b750f3200_0, v0000023b750f3840_0, v0000023b74fdd590_0 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\tb_universal_shift_register.v";
    "./universal_shift_register.v";
