<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>SU24 Final Exam</title>
  <style>
    body { font-family: Arial, sans-serif; background:#f8f9fa; margin:0; padding:0; }
    header { background:#343a40; color:white; padding:1rem; text-align:center; }
    h1 { margin:0; font-size:1.5rem; }
    .container { max-width:900px; margin:0 auto; padding:1rem; }
    .question-card { background:white; border:1px solid #ddd; border-radius:4px; padding:1rem; margin-bottom:1rem; box-shadow:0 1px 2px rgba(0,0,0,0.05); }
    .question-title { font-weight:bold; margin-bottom:0.5rem; }
    .options label { display:block; margin:0.25rem 0; cursor:pointer; }
    .explanation { display:none; margin-top:0.5rem; padding:0.5rem; background:#e9ecef; border-radius:4px; }
    .correct { color:green; font-weight:bold; }
    .incorrect { color:red; font-weight:bold; }
    nav { margin-bottom:1rem; }
    nav a { color:#007bff; text-decoration:none; }
    nav a:hover { text-decoration:underline; }
    /* Controls for randomising and resetting the exam */
    .exam-controls { display:flex; flex-wrap:wrap; align-items:center; gap:0.75rem; margin-bottom:1rem; }
    .exam-controls button { padding:0.4rem 0.8rem; border:none; border-radius:4px; background:#007bff; color:white; cursor:pointer; font-size:0.9rem; }
    .exam-controls button:hover { background:#0056b3; }
    .exam-controls span { font-weight:bold; font-size:0.9rem; }
  </style>
</head>
<body>
  <header>
    <h1>SU24 Final Exam</h1>
  </header>
  <div class="container">
    <nav><a href="index.html">&larr; Back to index</a></nav>
    <div class="exam-controls">
      <button id="randomize-btn">Randomize</button>
      <button id="reset-btn">Reset</button>
      <span id="scoreboard">Score: 0/0</span>
      <span id="timer">Time: 00:00</span>
    </div>
    <div id="questions-container"></div>
  </div>
  <script>
    // Exam data injected from Python
    const examData = [{"number": 1, "question": "Which of the following components was used in the first ENIAC computer?", "options": [{"letter": "A", "text": "Bipolar transistors"}, {"letter": "B", "text": "Field transistors"}, {"letter": "C", "text": "Vacuum tubes"}, {"letter": "D", "text": "Semiconductor Ics"}], "answer_letters": ["C"], "answer_desc": "Vacuum tubes", "explanation": "ENIAC l√† m·ªôt trong nh·ªØng m√°y t√≠nh ƒëi·ªán t·ª≠ ƒë·∫ßu ti√™n (ra m·∫Øt nƒÉm 1945). N√≥ s·ª≠ d·ª•ng vacuum tubes (b√≥ng ch√¢n kh√¥ng) ƒë·ªÉ th·ª±c hi·ªán c√°c ph√©p to√°n, v√¨ l√∫c ƒë√≥ ch∆∞a c√≥ transistor hay vi m·∫°ch t√≠ch h·ª£p. Th·∫ø h·ªá 1 (1940s - 1950s): Vacuum tubes Th·∫ø h·ªá 2 (1950s - 1960s): Transistors Th·∫ø h·ªá 3 (1960s - 1970s): Integrated Circuits (ICs) Th·∫ø h·ªá 4 (1970s - nay): Microprocessors ", "tips": " "}, {"number": 2, "question": "Which of the following statements is true for Von Neumann architecture?", "options": [{"letter": "A", "text": "Shared bus between the program memory and data memory"}, {"letter": "B", "text": "Separate bus between the program memory and data memory"}, {"letter": "C", "text": "External bus for program memory and data memory"}, {"letter": "D", "text": "External bus for data memory only"}], "answer_letters": ["A"], "answer_desc": "Shared bus between the program memory and data memory", "explanation": "Ki·∫øn tr√∫c Von Neumann s·ª≠ d·ª•ng m·ªôt bus duy nh·∫•t ƒë·ªÉ k·∫øt n·ªëi b·ªô nh·ªõ ch∆∞∆°ng tr√¨nh v√† b·ªô nh·ªõ d·ªØ li·ªáu. ƒêi·ªÅu n√†y l√†m ch·∫≠m t·ªëc ƒë·ªô x·ª≠ l√Ω v√¨ CPU ph·∫£i ch·ªù d·ªØ li·ªáu truy·ªÅn qua c√πng m·ªôt bus. Von Neumann ‚Üí Chia s·∫ª bus gi·ªØa d·ªØ li·ªáu & ch∆∞∆°ng tr√¨nh Harvard ‚Üí T√°ch ri√™ng bus d·ªØ li·ªáu & ch∆∞∆°ng tr√¨nh (hi·ªáu su·∫•t cao h∆°n) ", "tips": " "}, {"number": 3, "question": "Which of the following component does not belong to central processing unit?", "options": [{"letter": "A", "text": "System interconnection"}, {"letter": "B", "text": "Arithmetic and logic unit"}, {"letter": "C", "text": "Registers"}, {"letter": "D", "text": "Control unit"}, {"letter": "E", "text": "CPU interconnection"}], "answer_letters": ["A"], "answer_desc": "System interconnection", "explanation": "CPU g·ªìm ALU (Arithmetic and Logic Unit), Control Unit (CU), v√† Registers. C√≤n System interconnection kh√¥ng ph·∫£i l√† th√†nh ph·∫ßn c·ªßa CPU m√† l√† h·ªá th·ªëng k·∫øt n·ªëi to√†n b·ªô m√°y t√≠nh. CPU = ALU + CU + Registers System interconnection thu·ªôc v·ªÅ ki·∫øn tr√∫c h·ªá th·ªëng, kh√¥ng ph·∫£i CPU. ", "tips": " "}, {"number": 4, "question": "Central processing unit (CPU) of IAS computer consists of", "options": [{"letter": "A", "text": "Main memory and ALU (arithmetic and logic unit)"}, {"letter": "B", "text": "ALU (Arithmetic and Logic Unit) and CU (Control Unit)"}, {"letter": "C", "text": "CU (Control Unit) and IO Module"}, {"letter": "D", "text": "ALU (Arithmetic and Logic Unit) and IO Module"}], "answer_letters": ["B"], "answer_desc": "ALU (Arithmetic and Logic Unit) and CU (Control Unit)", "explanation": "IAS (Institute for Advanced Study) l√† m√¥ h√¨nh m√°y t√≠nh c·ªßa John von Neumann. CPU c·ªßa n√≥ ch·ªâ g·ªìm ALU & CU, c√≤n b·ªô nh·ªõ ch√≠nh t√°ch bi·ªát. CPU = ALU + CU Kh√¥ng bao g·ªìm I/O hay b·ªô nh·ªõ ch√≠nh ", "tips": " "}, {"number": 5, "question": "The first generation of computers used", "options": [{"letter": "A", "text": "Transistor"}, {"letter": "B", "text": "Integrated Circuits"}, {"letter": "C", "text": "Large-scale integration"}, {"letter": "D", "text": "Vacuum Tubes"}], "answer_letters": ["D"], "answer_desc": "Vacuum Tubes", "explanation": "Th·∫ø h·ªá m√°y t√≠nh ƒë·∫ßu ti√™n (1940s - 1950s) s·ª≠ d·ª•ng vacuum tubes ƒë·ªÉ x·ª≠ l√Ω d·ªØ li·ªáu, ti√™u th·ª• nhi·ªÅu ƒëi·ªán nƒÉng v√† t·ªèa nhi·ªát l·ªõn. Th·∫ø h·ªá 1 (1940s - 1950s): Vacuum tubes Th·∫ø h·ªá 2 (1950s - 1960s): Transistors Th·∫ø h·ªá 3 (1960s - 1970s): ICs ", "tips": " "}, {"number": 6, "question": "In the computer, what categories do external devices include? (choose 3 correct answers)", "options": [{"letter": "A", "text": "Human readable"}, {"letter": "B", "text": "Communication"}, {"letter": "C", "text": "Data Conversion"}, {"letter": "D", "text": "Machine readable"}], "answer_letters": ["A"], "answer_desc": "Human readable, B. Communication, D. Machine readable", "explanation": " Human readable (Thi·∫øt b·ªã con ng∆∞·ªùi s·ª≠ d·ª•ng): M√†n h√¨nh, b√†n ph√≠m, m√°y in. Communication (Thi·∫øt b·ªã giao ti·∫øp): Modem, card m·∫°ng. Machine readable (Thi·∫øt b·ªã giao ti·∫øp m√°y-m√°y): Scanner, c·∫£m bi·∫øn. Thi·∫øt b·ªã ngo·∫°i vi c√≥ 3 lo·∫°i ch√≠nh: Human-readable, Machine-readable, Communication. Data conversion (C) kh√¥ng ph·∫£i danh m·ª•c ch√≠nh. ", "tips": " "}, {"number": 7, "question": "Which of the following determines the Bus Width?", "options": [{"letter": "A", "text": "The clock speed of the CPU"}, {"letter": "B", "text": "The number of cores in the processor"}, {"letter": "C", "text": "The size of the motherboard"}, {"letter": "D", "text": "The number of parallel lines in the data bus"}, {"letter": "E", "text": "Number of components connected to Bus"}], "answer_letters": ["D"], "answer_desc": "The number of parallel lines in the data bus", "explanation": "Bus Width l√† s·ªë bit c√≥ th·ªÉ truy·ªÅn song song c√πng m·ªôt l√∫c, ph·ª• thu·ªôc v√†o s·ªë l∆∞·ª£ng ƒë∆∞·ªùng song song tr√™n data bus. Bus Width = S·ªë ƒë∆∞·ªùng song song tr√™n data bus Kh√¥ng ph·ª• thu·ªôc v√†o CPU clock, s·ªë nh√¢n CPU hay k√≠ch th∆∞·ªõc bo m·∫°ch. ", "tips": " "}, {"number": 8, "question": "In the CPU, what is the functionality of the control unit?", "options": [{"letter": "A", "text": "To decode program instructions"}, {"letter": "B", "text": "To controls the sequence of operations"}, {"letter": "C", "text": "To store program instructions"}, {"letter": "D", "text": "To transfer data to primary storage"}], "answer_letters": ["B"], "answer_desc": "To control the sequence of operations", "explanation": "Control Unit (CU) ch·ªãu tr√°ch nhi·ªám ƒëi·ªÅu ph·ªëi v√† ki·ªÉm so√°t qu√° tr√¨nh th·ª±c thi l·ªánh, quy·∫øt ƒë·ªãnh th·ª© t·ª± th·ª±c hi·ªán l·ªánh. CU = ƒêi·ªÅu khi·ªÉn tr√¨nh t·ª± th·ª±c thi l·ªánh ALU = Th·ª±c hi·ªán ph√©p to√°n RAM/Registers = L∆∞u tr·ªØ d·ªØ li·ªáu ", "tips": " "}, {"number": 9, "question": "The basic components of a computer are:", "options": [{"letter": "A", "text": "Main memory, CPU, I/O modules and system interconnection"}, {"letter": "B", "text": "Main memory, CPU, I/O modules and Storage device"}, {"letter": "C", "text": "Main Memory, CPU, Peripherals and Storage device"}, {"letter": "D", "text": "Main memory, CPU, I/O modules and Storage device"}], "answer_letters": ["A"], "answer_desc": "Main memory, CPU, I/O modules and system interconnection", "explanation": "M√°y t√≠nh bao g·ªìm:1Ô∏è‚É£ CPU (B·ªô x·ª≠ l√Ω trung t√¢m)2Ô∏è‚É£ Main Memory (B·ªô nh·ªõ ch√≠nh)3Ô∏è‚É£ I/O modules (Thi·∫øt b·ªã v√†o/ra)4Ô∏è‚É£ System interconnection (K·∫øt n·ªëi h·ªá th·ªëng) Kh√¥ng bao g·ªìm Storage device (·ªï c·ª©ng) ", "tips": " "}, {"number": 10, "question": "What is the correct order of memory access speed from fastest to slowest?", "options": [{"letter": "A", "text": "Registers > Cache > RAM > SSD"}, {"letter": "B", "text": "Cache > Registers > RAM > SSD"}, {"letter": "C", "text": "Registers > Cache > SSD > RAM"}, {"letter": "D", "text": "Cache > Registers > SSD > RAM"}, {"letter": "E", "text": "All of the mentioned are wrong"}], "answer_letters": ["A"], "answer_desc": "Registers > Cache > RAM > SSD", "explanation": "üìå T·ªëc ƒë·ªô truy xu·∫•t d·ªØ li·ªáu gi·∫£m d·∫ßn theo th·ª© t·ª±:1Ô∏è‚É£ Registers (nhanh nh·∫•t, trong CPU)2Ô∏è‚É£ Cache (g·∫ßn CPU, nhanh nh∆∞ng dung l∆∞·ª£ng nh·ªè)3Ô∏è‚É£ RAM (ch·∫≠m h∆°n, l∆∞u d·ªØ li·ªáu t·∫°m th·ªùi)4Ô∏è‚É£ SSD (l∆∞u tr·ªØ l√¢u d√†i, ch·∫≠m nh·∫•t trong danh s√°ch n√†y) Registers > Cache > RAM > Storage SSD nhanh h∆°n HDD nh∆∞ng v·∫´n ch·∫≠m h∆°n RAM ", "tips": " "}, {"number": 11, "question": "What is the cache memory level that is integrated into the processor chip and has the lowest latency?", "options": [{"letter": "A", "text": "L1 cache"}, {"letter": "B", "text": "L2 cache"}, {"letter": "C", "text": "L3 cache"}, {"letter": "D", "text": "L4 cache"}], "answer_letters": ["A"], "answer_desc": "L1 cache", "explanation": " L1 cache (Level 1 cache) l√† b·ªô nh·ªõ ƒë·ªám nh·ªè nh·∫•t nh∆∞ng nhanh nh·∫•t, ƒë∆∞·ª£c t√≠ch h·ª£p tr·ª±c ti·∫øp trong CPU. V√¨ n·∫±m g·∫ßn ALU nh·∫•t, n√™n L1 cache c√≥ ƒë·ªô tr·ªÖ (latency) th·∫•p nh·∫•t trong t·∫•t c·∫£ c√°c c·∫•p b·ªô nh·ªõ cache. N·∫øu c√¢u h·ªèi nh·∫•n m·∫°nh v√†o \"t√≠ch h·ª£p trong CPU\" v√† \"th·∫•p nh·∫•t\", th√¨ ch·ªçn L1 cache. N·∫øu h·ªèi v·ªÅ cache c√≥ dung l∆∞·ª£ng l·ªõn h∆°n nh∆∞ng ch·∫≠m h∆°n L1, th√¨ c√≥ th·ªÉ l√† L2 cache ho·∫∑c L3 cache. ", "tips": " "}, {"number": 12, "question": "Which of the following components of CPU is responsible to direct the system to execute instructions?", "options": [{"letter": "A", "text": "Arithmetic and Logic Unit (ALU)"}, {"letter": "B", "text": "Control Unit (CU)"}, {"letter": "C", "text": "Registers"}, {"letter": "D", "text": "Random Access Memory (RAM)"}], "answer_letters": ["B"], "answer_desc": "Control Unit (CU)", "explanation": " Control Unit (CU) l√† b·ªô ph·∫≠n c·ªßa CPU ƒëi·ªÅu khi·ªÉn c√°ch c√°c l·ªánh ƒë∆∞·ª£c th·ª±c thi. N√≥ d·ªãch m√£ l·ªánh, qu·∫£n l√Ω lu·ªìng d·ªØ li·ªáu, v√† ƒëi·ªÅu ph·ªëi ho·∫°t ƒë·ªông gi·ªØa ALU, b·ªô nh·ªõ, v√† c√°c th√†nh ph·∫ßn kh√°c. N·∫øu h·ªèi v·ªÅ t√≠nh to√°n s·ªë h·ªçc & logic, ch·ªçn ALU. N·∫øu h·ªèi v·ªÅ ƒëi·ªÅu khi·ªÉn v√† ƒëi·ªÅu ph·ªëi, ch·ªçn CU. ", "tips": " "}, {"number": 13, "question": "Consider a machine with a byte addressable main memory of 2^16 bytes and block size of 8 bytes. Assume that a direct mapped cache consisting of 32 lines is used with this machine. How many bits are there in the line field of the cache?", "options": [{"letter": "A", "text": "3"}, {"letter": "B", "text": "4"}, {"letter": "C", "text": "5"}, {"letter": "D", "text": "6"}, {"letter": "E", "text": "7"}], "answer_letters": ["C"], "answer_desc": "5", "explanation": "C√¥ng th·ª©c t√≠nh s·ªë bit c·ªßa line field trong Direct Mapped Cache: SoÀÜÀä bit c·ªßa line field=log‚Å°2(SoÀÜÀä doÀãng cache)\\text{S·ªë bit c·ªßa line field} = \\log_2(\\text{S·ªë d√≤ng cache})SoÀÜÀä bit c·ªßa line field=log2‚Äã(SoÀÜÀä doÀãng cache) V·ªõi s·ªë d√≤ng cache = 32, ta c√≥: log‚Å°2(32)=5\\log_2(32) = 5log2‚Äã(32)=5 N√™n s·ªë bit c·∫ßn thi·∫øt l√† 5. N·∫øu ƒë·ªÅ b√†i c√≥ s·ªë d√≤ng cache l√† 2‚Åø, th√¨ s·ªë bit c·ªßa line field ch√≠nh l√† n. G·∫∑p b√†i t∆∞∆°ng t·ª±, ch·ªâ c·∫ßn t√≠nh log‚ÇÇ(s·ªë d√≤ng cache) l√† ra ngay! ", "tips": " "}, {"number": 14, "question": "For reads to and writes from main memory,address in main memory.translates each virtual address into a physical", "options": [{"letter": "A", "text": "MAR"}, {"letter": "B", "text": "MMU"}, {"letter": "C", "text": "Overlays"}, {"letter": "D", "text": "TLB"}, {"letter": "E", "text": "Accumulator"}], "answer_letters": ["B"], "answer_desc": "MMU", "explanation": " Memory Management Unit (MMU) l√† th√†nh ph·∫ßn trong CPU gi√∫p d·ªãch ƒë·ªãa ch·ªâ ·∫£o (virtual address) th√†nh ƒë·ªãa ch·ªâ v·∫≠t l√Ω (physical address). Khi m·ªôt ch∆∞∆°ng tr√¨nh truy c·∫≠p b·ªô nh·ªõ, MMU s·∫Ω ki·ªÉm tra v√† √°nh x·∫° ƒë·ªãa ch·ªâ ·∫£o sang ƒë·ªãa ch·ªâ th·ª±c trong RAM. MAR (Memory Address Register) l∆∞u ƒë·ªãa ch·ªâ ƒëang truy c·∫≠p nh∆∞ng kh√¥ng d·ªãch ƒë·ªãa ch·ªâ. MMU ch√≠nh l√† th√†nh ph·∫ßn d·ªãch ƒë·ªãa ch·ªâ n√™n lu√¥n ƒë√∫ng trong c√¢u h·ªèi v·ªÅ chuy·ªÉn ƒë·ªïi ƒë·ªãa ch·ªâ b·ªô nh·ªõ. ", "tips": " "}, {"number": 15, "question": "What is the main idea of using Hamming code for error correction?", "options": [{"letter": "A", "text": "Adding extra parity bits to the data bits such that the number of 1s in each subset of bits is even"}, {"letter": "B", "text": "Adding extra parity bits to the data bits such that the number of 1s in each subset of bits is odd"}, {"letter": "C", "text": "Adding extra parity bits to the data bits such that the parity bits form a binary number indicating the position of the error bit"}, {"letter": "D", "text": "Adding extra parity bits to the data bits such that the parity bits form a binary number indicating the number of error bits"}], "answer_letters": ["C"], "answer_desc": "Adding extra parity bits to the data bits such that the parity bits form a binary number indicating the position of the error bit", "explanation": " Hamming Code l√† ph∆∞∆°ng ph√°p ki·ªÉm tra l·ªói trong truy·ªÅn d·ªØ li·ªáu. C√°c bit ch·∫µn l·∫ª (parity bits) ƒë∆∞·ª£c th√™m v√†o v·ªã tr√≠ ƒë·∫∑c bi·ªát trong d√£y d·ªØ li·ªáu. N·∫øu c√≥ l·ªói x·∫£y ra, c√°c parity bits t·∫°o th√†nh m·ªôt s·ªë nh·ªã ph√¢n, gi√∫p x√°c ƒë·ªãnh v·ªã tr√≠ bit b·ªã l·ªói. N·∫øu n√≥i v·ªÅ ph√°t hi·ªán l·ªói m√† kh√¥ng s·ª≠a l·ªói ‚Üí ch·ªçn Parity Check. N·∫øu n√≥i v·ªÅ t·ª± s·ª≠a l·ªói (error correction) ‚Üí ch·ªçn Hamming Code. ", "tips": " "}, {"number": 16, "question": "What are the key differences in the architecture of NOR and NAND flash memory?", "options": [{"letter": "A", "text": "NOR flash memory cells are connected in series, while NAND flash memory cells are connected in parallel"}, {"letter": "B", "text": "NOR flash memory cells are connected in parallel, while NAND flash memory cells are connected in series"}, {"letter": "C", "text": "Both NOR and NAND flash memory cells are connected in series"}, {"letter": "D", "text": "Both NOR and NAND flash memory cells are connected in parallel"}, {"letter": "E", "text": "All of the mentioned are wrong"}], "answer_letters": ["B"], "answer_desc": "NOR flash memory cells are connected in parallel, while NAND flash memory cells are connected in series", "explanation": " NOR Flash: C√°c √¥ nh·ªõ ƒë∆∞·ª£c k·∫øt n·ªëi song song (parallel), gi√∫p truy c·∫≠p tr·ª±c ti·∫øp (random access). NAND Flash: C√°c √¥ nh·ªõ ƒë∆∞·ª£c k·∫øt n·ªëi n·ªëi ti·∫øp (series), gi√∫p tƒÉng m·∫≠t ƒë·ªô l∆∞u tr·ªØ v√† gi·∫£m chi ph√≠. N·∫øu th·∫•y t·ª´ kh√≥a \"song song\" ‚Üí NOR. N·∫øu th·∫•y t·ª´ kh√≥a \"n·ªëi ti·∫øp\" ‚Üí NAND. ", "tips": " "}, {"number": 17, "question": "Which memory has the fastest speed and smallest capacity?", "options": [{"letter": "A", "text": "Cache"}, {"letter": "B", "text": "Main memory"}, {"letter": "C", "text": "HDD"}, {"letter": "D", "text": "Magnetic Disk"}], "answer_letters": ["A"], "answer_desc": "Cache", "explanation": " Cache Memory nhanh nh·∫•t v√¨ n√≥ n·∫±m trong CPU v√† l∆∞u tr·ªØ d·ªØ li·ªáu ƒë∆∞·ª£c truy c·∫≠p th∆∞·ªùng xuy√™n. Nh∆∞ng cache c√≥ dung l∆∞·ª£ng r·∫•t nh·ªè, ch·ªâ v√†i MB. N·∫øu h·ªèi v·ªÅ t·ªëc ƒë·ªô nhanh nh·∫•t ‚Üí ch·ªçn Cache. N·∫øu h·ªèi v·ªÅ dung l∆∞·ª£ng l·ªõn h∆°n nh∆∞ng ch·∫≠m h∆°n ‚Üí ch·ªçn RAM ho·∫∑c SSD. ", "tips": " "}, {"number": 18, "question": "is a set of physical disk drives viewed by the operating system as a single logical drive.", "options": [{"letter": "A", "text": "CLV"}, {"letter": "B", "text": "SSD"}, {"letter": "C", "text": "RAID"}, {"letter": "D", "text": "CAV"}], "answer_letters": ["C"], "answer_desc": "RAID", "explanation": " RAID (Redundant Array of Independent Disks) l√† c√¥ng ngh·ªá k·∫øt h·ª£p nhi·ªÅu ·ªï c·ª©ng l·∫°i th√†nh m·ªôt h·ªá th·ªëng l∆∞u tr·ªØ duy nh·∫•t. RAID gi√∫p tƒÉng t·ªëc ƒë·ªô v√† b·∫£o v·ªá d·ªØ li·ªáu kh·ªèi l·ªói ·ªï c·ª©ng. N·∫øu ƒë·ªÅ c·∫≠p ƒë·∫øn \"nhi·ªÅu ·ªï c·ª©ng\" k·∫øt h·ª£p l·∫°i ‚Üí ch·ªçn RAID. N·∫øu h·ªèi v·ªÅ b·ªô nh·ªõ t·ªëc ƒë·ªô cao, kh√¥ng ph·∫£i ·ªï c·ª©ng ‚Üí ch·ªçn Cache ho·∫∑c SSD. ", "tips": " "}, {"number": 19, "question": "Sort the following memory types in ascending order by access speed:", "options": [{"letter": "A", "text": "HDD-Main Memory - L2 cache - L1 cache"}, {"letter": "B", "text": "HDD - Main Memory - L1 cache - L2 cache"}, {"letter": "C", "text": "HDD - L2 cache - L1 cache - Main Memory"}, {"letter": "D", "text": "Main Memory - L2 cache - L1 cache - HDD"}], "answer_letters": ["A"], "answer_desc": "HDD - Main Memory - L2 cache - L1 cache", "explanation": "S·∫Øp x·∫øp theo t·ªëc ƒë·ªô t·ª´ ch·∫≠m nh·∫•t ƒë·∫øn nhanh nh·∫•t:1Ô∏è‚É£ HDD ‚Üí Ch·∫≠m nh·∫•t üìÄ2Ô∏è‚É£ Main Memory (RAM) ‚Üí Nhanh h∆°n HDD üíæ3Ô∏è‚É£ L2 Cache ‚Üí Nhanh h∆°n RAM4Ô∏è‚É£ L1 Cache ‚Üí Nhanh nh·∫•t trong danh s√°ch Cache lu√¥n nhanh h∆°n RAM. L1 cache nhanh h∆°n L2 cache. HDD lu√¥n ch·∫≠m nh·∫•t! ", "tips": " "}, {"number": 20, "question": "Which is the correct choice for sorting in increasing speed average of memory?", "options": [{"letter": "A", "text": "SSD Main Memory Cache Memory Magnetic Tape"}, {"letter": "B", "text": "Magnetic Tape SSD Cache Memory Main Memory"}, {"letter": "C", "text": "Magnetic Disk SSD Cache Memory Main Memory"}, {"letter": "D", "text": "Magnetic Disk Magnetic Tape Main Memory Cache Memory"}, {"letter": "E", "text": "Magnetic Disk SSD Main Memory Cache Memory"}], "answer_letters": ["C"], "answer_desc": "Magnetic Disk ‚Üí SSD ‚Üí Cache Memory ‚Üí Main Memory", "explanation": "T·ªëc ƒë·ªô tƒÉng d·∫ßn:üìÄ Magnetic Disk < üíΩ SSD < ‚ö° Cache Memory < üß† Main Memory (RAM). HDD ch·∫≠m nh·∫•t. Cache lu√¥n nhanh h∆°n RAM. SSD nhanh h∆°n HDD nh∆∞ng v·∫´n ch·∫≠m h∆°n RAM. ", "tips": " "}, {"number": 21, "question": "For the following Boolean expressions: AB + AB' and the truth table A B B' output 101 ? 110 001 ? 010 2 Choose the correct option to replace at \"?\" (order top to bottom)", "options": [{"letter": "A", "text": "1,1,1,0"}, {"letter": "B", "text": "1,1,1,1"}, {"letter": "C", "text": "1,0,1,0"}, {"letter": "D", "text": "0,1,1,0"}], "answer_letters": ["C"], "answer_desc": "1, 0, 1, 0", "explanation": " ƒê·ªÉ t√≠nh gi√° tr·ªã c·ªßa bi·ªÉu th·ª©c AB + AB', ta xem x√©t c√°c gi√° tr·ªã c·ªßa A v√† B. AB + AB' c√≥ th·ªÉ t√°ch ra th√†nh: Khi A = 1 v√† B = 0 ‚Üí AB = 0, AB' = 1 (K·∫øt qu·∫£ = 1) Khi A = 1 v√† B = 1 ‚Üí AB = 1, AB' = 0 (K·∫øt qu·∫£ = 1) Khi A = 0 v√† B = 1 ‚Üí AB = 0, AB' = 1 (K·∫øt qu·∫£ = 1) Khi A = 0 v√† B = 0 ‚Üí AB = 0, AB' = 0 (K·∫øt qu·∫£ = 0) ", "tips": "ƒê·ªÉ gi·∫£i nhanh, b·∫°n ch·ªâ c·∫ßn nh·ªõ c√°c gi√° tr·ªã c·ªßa AB v√† AB', sau ƒë√≥ k·∫øt h·ª£p l·∫°i. "}, {"number": 22, "question": "If you have a boolean function with 3 variables, how may rows are there in the truth table?", "options": [{"letter": "A", "text": "8 rows"}, {"letter": "B", "text": "3 rows"}, {"letter": "C", "text": "6 rows"}, {"letter": "D", "text": "12 rows"}], "answer_letters": ["A"], "answer_desc": "8 d√≤ng", "explanation": " V·ªõi 3 bi·∫øn, m·ªói bi·∫øn c√≥ 2 gi√° tr·ªã (0 ho·∫∑c 1). Do ƒë√≥, s·ªë d√≤ng trong b·∫£ng ch√¢n l√Ω s·∫Ω l√† 23=82^3 = 823=8. ", "tips": "Nh·ªõ c√¥ng th·ª©c 2n2^n2n, v·ªõi n l√† s·ªë l∆∞·ª£ng bi·∫øn. "}, {"number": 23, "question": "In isolated I/O", "options": [{"letter": "A", "text": "The I/O devices and the memory share the same address space"}, {"letter": "B", "text": "The I/O devices have a separate address space from memory"}, {"letter": "C", "text": "The memory and I/O devices have an associated address space"}, {"letter": "D", "text": "A part of the memory is specifically set aside for the I/O operation"}, {"letter": "E", "text": "None of the mentioned"}], "answer_letters": ["B"], "answer_desc": "I/O devices c√≥ ƒë·ªãa ch·ªâ ri√™ng bi·ªát v·ªõi b·ªô nh·ªõ", "explanation": " I/O isolated c√≥ nghƒ©a l√† c√°c thi·∫øt b·ªã I/O v√† b·ªô nh·ªõ kh√¥ng chia s·∫ª c√πng m·ªôt kh√¥ng gian ƒë·ªãa ch·ªâ. ", "tips": "N·∫øu ƒë·ªÅ c·∫≠p ƒë·∫øn I/O isolated, nh·ªõ r·∫±ng I/O v√† b·ªô nh·ªõ c√≥ ƒë·ªãa ch·ªâ ri√™ng bi·ªát. "}, {"number": 24, "question": "Which component defines the system call interface to the operating system and facilitates binary portability?", "options": [{"letter": "A", "text": "Application Binary Interface"}, {"letter": "B", "text": "Application Programming Interface"}, {"letter": "C", "text": "Instruction Set Architecture"}, {"letter": "D", "text": "Central Processing Unit"}], "answer_letters": ["A"], "answer_desc": "Application Binary Interface (ABI)", "explanation": " ABI ƒë·ªãnh nghƒ©a giao di·ªán gi·ªØa ·ª©ng d·ª•ng v√† h·ªá ƒëi·ªÅu h√†nh, gi√∫p ph·∫ßn m·ªÅm c√≥ th·ªÉ ch·∫°y tr√™n c√°c ph·∫ßn c·ª©ng kh√°c nhau m√† kh√¥ng c·∫ßn s·ª≠a ƒë·ªïi m√£ ngu·ªìn. ", "tips": "ABI l√† ph·∫ßn quan tr·ªçng trong vi·ªác ƒë·∫£m b·∫£o t√≠nh di ƒë·ªông c·ªßa ·ª©ng d·ª•ng. "}, {"number": 25, "question": "What is the initial state of a process when it is admitted by the high-level scheduler, but not yet ready to execute?", "options": [{"letter": "A", "text": "New"}, {"letter": "B", "text": "Ready"}, {"letter": "C", "text": "Running"}, {"letter": "D", "text": "Halted"}], "answer_letters": ["A"], "answer_desc": "New", "explanation": " Khi ti·∫øn tr√¨nh m·ªõi ƒë∆∞·ª£c t·∫°o ra v√† ch∆∞a s·∫µn s√†ng th·ª±c thi, n√≥ c√≥ tr·∫°ng th√°i New. ", "tips": "Ti·∫øn tr√¨nh ch∆∞a s·∫µn s√†ng th√¨ s·∫Ω c√≥ tr·∫°ng th√°i New. "}, {"number": 26, "question": "The chunks of a program, known as pages, could be assigned to available chunks of memory, known as frames, is called", "options": [{"letter": "A", "text": "Swapping"}, {"letter": "B", "text": "Partitioning"}, {"letter": "C", "text": "Paging"}, {"letter": "D", "text": "Virtual Memory"}, {"letter": "E", "text": "Segmentation"}], "answer_letters": ["C"], "answer_desc": "Paging", "explanation": " Paging l√† k·ªπ thu·∫≠t ph√¢n chia b·ªô nh·ªõ th√†nh c√°c trang (pages) v√† c√°c khung (frames) ƒë·ªÉ qu·∫£n l√Ω b·ªô nh·ªõ hi·ªáu qu·∫£. ", "tips": "Nh·ªõ r·∫±ng paging li√™n quan ƒë·∫øn vi·ªác chia nh·ªè b·ªô nh·ªõ th√†nh c√°c ƒë∆°n v·ªã c·ªë ƒë·ªãnh. "}, {"number": 27, "question": "How does Boolean algebra contribute to the design of digital circuits?", "options": [{"letter": "A", "text": "It simplifies the implementation of desired functions"}, {"letter": "B", "text": "It helps in the analysis of economic data"}, {"letter": "C", "text": "It facilitates the design of analog circuits"}, {"letter": "D", "text": "It is primarily used for chemical engineering and physical engineering"}], "answer_letters": ["A"], "answer_desc": "Gi√∫p ƒë∆°n gi·∫£n h√≥a vi·ªác tri·ªÉn khai c√°c h√†m mong mu·ªën", "explanation": " Boolean algebra gi√∫p ƒë∆°n gi·∫£n h√≥a c√°c m·∫°ch s·ªë b·∫±ng c√°ch r√∫t g·ªçn c√°c bi·ªÉu th·ª©c Boolean. ", "tips": "N·∫øu c√¢u h·ªèi li√™n quan ƒë·∫øn thi·∫øt k·∫ø m·∫°ch s·ªë, ƒë√°p √°n th∆∞·ªùng li√™n quan ƒë·∫øn vi·ªác ƒë∆°n gi·∫£n h√≥a c√°c h√†m. "}, {"number": 28, "question": "When both inputs are 1, what is the result of a NAND gate?", "options": [{"letter": "A", "text": "0"}, {"letter": "B", "text": "1"}, {"letter": "C", "text": "2"}, {"letter": "D", "text": "Undefined"}, {"letter": "E", "text": "#NA"}], "answer_letters": ["A"], "answer_desc": "0", "explanation": " C·ªïng NAND cho k·∫øt qu·∫£ l√† 0 khi c·∫£ hai ƒë·∫ßu v√†o ƒë·ªÅu b·∫±ng 1. ", "tips": "C·ªïng NAND l√† ph·ªß ƒë·ªãnh c·ªßa c·ªïng AND, n√™n k·∫øt qu·∫£ khi c·∫£ hai ƒë·∫ßu v√†o ƒë·ªÅu 1 s·∫Ω l√† 0. "}, {"number": 29, "question": "Express a sign integer number (+18) in the sign magnitude representation. Œë. 00010010 Œí. 10010010", "options": [{"letter": "C", "text": "11110010"}, {"letter": "D", "text": "01110010"}], "answer_letters": ["A"], "answer_desc": "00010010", "explanation": " Bi·ªÉu di·ªÖn d·∫•u magnitude cho s·ªë nguy√™n d∆∞∆°ng 18 l√† 00010010 (8 bit, v·ªõi bit ƒë·∫ßu ti√™n l√† d·∫•u v√† c√°c bit c√≤n l·∫°i bi·ªÉu di·ªÖn s·ªë tuy·ªát ƒë·ªëi). ", "tips": "S·ªë nguy√™n d∆∞∆°ng s·∫Ω c√≥ bit d·∫•u l√† 0. "}, {"number": 30, "question": "Why is it essential to use symbolic representation of machine instructions?", "options": [{"letter": "A", "text": "It makes machine instructions more human-readable and understandable"}, {"letter": "B", "text": "It reduces the overall complexity of computer systems and user programs"}, {"letter": "C", "text": "It minimizes the need for memory storage for the user programs"}, {"letter": "D", "text": "It enables fastest execution of high level language instructions"}], "answer_letters": ["A"], "answer_desc": "Gi√∫p c√°c l·ªánh m√°y d·ªÖ ƒë·ªçc v√† hi·ªÉu h∆°n ƒë·ªëi v·ªõi con ng∆∞·ªùi", "explanation": " Bi·ªÉu di·ªÖn k√Ω hi·ªáu gi√∫p m√£ m√°y d·ªÖ ƒë·ªçc v√† hi·ªÉu h∆°n so v·ªõi m√£ nh·ªã ph√¢n th√¥. ", "tips": "N·∫øu c√¢u h·ªèi li√™n quan ƒë·∫øn vi·ªác gi√∫p ng∆∞·ªùi l·∫≠p tr√¨nh d·ªÖ hi·ªÉu h∆°n, ƒë√°p √°n s·∫Ω l√† v·ªÅ bi·ªÉu di·ªÖn k√Ω hi·ªáu. "}, {"number": 31, "question": "The hardware mechanism that allows a device to notify the CPU is called", "options": [{"letter": "A", "text": "polling"}, {"letter": "B", "text": "interrupt"}, {"letter": "C", "text": "driver"}, {"letter": "D", "text": "controlling"}], "answer_letters": ["B"], "answer_desc": "Interrupt", "explanation": " Interrupt cho ph√©p c√°c thi·∫øt b·ªã ngo·∫°i vi th√¥ng b√°o cho CPU khi c√≥ y√™u c·∫ßu x·ª≠ l√Ω. ", "tips": "N·∫øu ƒë·ªÅ c·∫≠p ƒë·∫øn th√¥ng b√°o t·ª´ thi·∫øt b·ªã ngo·∫°i vi, th∆∞·ªùng s·∫Ω l√† interrupt. "}, {"number": 32, "question": "What is a branch instruction?", "options": [{"letter": "A", "text": "The instructions that are used to divide a program into multiple subprograms"}, {"letter": "B", "text": "The instructions that have as one of its operands the address of the next instruction to be executed"}, {"letter": "C", "text": "The instructions that are used to pause the program"}, {"letter": "D", "text": "The instructions that are used to return to the beginning of the program"}], "answer_letters": ["B"], "answer_desc": "L·ªánh c√≥ m·ªôt trong c√°c to√°n h·∫°ng l√† ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo s·∫Ω th·ª±c thi", "explanation": " L·ªánh nh√°nh c√≥ th·ªÉ thay ƒë·ªïi lu·ªìng ƒëi·ªÅu khi·ªÉn c·ªßa ch∆∞∆°ng tr√¨nh b·∫±ng c√°ch thay ƒë·ªïi ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo. ", "tips": "L·ªánh nh√°nh th∆∞·ªùng li√™n quan ƒë·∫øn thay ƒë·ªïi lu·ªìng ƒëi·ªÅu khi·ªÉn (jump ho·∫∑c branch). "}, {"number": 33, "question": "The effective address of EA = A + (R)", "options": [{"letter": "A", "text": "relative addressing"}, {"letter": "B", "text": "autoindexing"}, {"letter": "C", "text": "postindexing"}, {"letter": "D", "text": "preindexing"}], "answer_letters": ["B"], "answer_desc": "Autoindexing", "explanation": " Autoindexing l√† m·ªôt k·ªπ thu·∫≠t trong ƒë√≥ ƒë·ªãa ch·ªâ hi·ªáu qu·∫£ ƒë∆∞·ª£c t√≠nh b·∫±ng c√°ch c·ªông th√™m gi√° tr·ªã c·ªßa m·ªôt thanh ghi v√†o m·ªôt gi√° tr·ªã kh√°c. ", "tips": "ƒê·ªãa ch·ªâ hi·ªáu qu·∫£ thay ƒë·ªïi t·ª± ƒë·ªông khi c√≥ s·ª± tham gia c·ªßa thanh ghi. "}, {"number": 34, "question": "In MASM32, which OPCODE is used to compare two values?", "options": [{"letter": "A", "text": "COM"}, {"letter": "B", "text": "CMP"}, {"letter": "C", "text": "IF... ELSE"}, {"letter": "D", "text": "TEST"}], "answer_letters": ["B"], "answer_desc": "CMP", "explanation": " M√£ l·ªánh CMP ƒë∆∞·ª£c s·ª≠ d·ª•ng ƒë·ªÉ so s√°nh hai gi√° tr·ªã trong MASM32. ", "tips": "CMP l√† vi·∫øt t·∫Øt c·ªßa \"compare\". "}, {"number": 35, "question": "What is the role of the control unit in a processor?", "options": [{"letter": "A", "text": "The control unit's primary role is to perform arithmetic and logical operations within the processor,orchestrating the manipulation of data"}, {"letter": "B", "text": "The control unit only manages the flow of data between the CPU and external devices and does not play a significant role in executing instructions"}, {"letter": "C", "text": "The control unit is solely responsible for managing the flow of instructions from secondary storage to RAM and does not have a role in the internal operation of the CPU"}, {"letter": "D", "text": "The control unit in a processor directs and coordinates the execution of instructions, interpreting and managing the flow of operations within the CPU"}], "answer_letters": ["D"], "answer_desc": "ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn trong b·ªô x·ª≠ l√Ω ch·ªâ ƒë·∫°o v√† ƒëi·ªÅu ph·ªëi vi·ªác th·ª±c thi c√°c l·ªánh, gi·∫£i th√≠ch v√† qu·∫£n l√Ω lu·ªìng ho·∫°t ƒë·ªông trong CPU", "explanation": " ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn (Control Unit) qu·∫£n l√Ω v√† ƒëi·ªÅu ph·ªëi vi·ªác th·ª±c thi c√°c l·ªánh trong CPU. ", "tips": "ƒê∆°n v·ªã ƒëi·ªÅu khi·ªÉn l√† ph·∫ßn quan tr·ªçng trong vi·ªác ch·ªâ ƒë·∫°o ho·∫°t ƒë·ªông c·ªßa CPU. "}, {"number": 36, "question": "How do data registers and address registers differ in some computer systems?", "options": [{"letter": "A", "text": "Address registers can be employed in calculating operand addresses, while data registers hold data."}, {"letter": "B", "text": "Data registers are only used for stack-related operations"}, {"letter": "C", "text": "Data registers are used for indexed addressing, while address registers are used for data storage"}, {"letter": "D", "text": "Address registers are reserved for segmented addressing, while data registers are general-purpose"}], "answer_letters": ["A"], "answer_desc": "Address registers c√≥ th·ªÉ d√πng ƒë·ªÉ t√≠nh to√°n ƒë·ªãa ch·ªâ to√°n h·∫°ng, trong khi data registers l∆∞u tr·ªØ d·ªØ li·ªáu.", "explanation": " Address registers d√πng ƒë·ªÉ x√°c ƒë·ªãnh ƒë·ªãa ch·ªâ b·ªô nh·ªõ, c√≤n data registers l∆∞u tr·ªØ d·ªØ li·ªáu. ", "tips": "ƒê·ªÉ x√°c ƒë·ªãnh lo·∫°i thanh ghi, xem n√≥ d√πng ƒë·ªÉ l∆∞u tr·ªØ ƒë·ªãa ch·ªâ hay d·ªØ li·ªáu. "}, {"number": 37, "question": "What is the main benefit of using ARM processors over other processors?", "options": [{"letter": "A", "text": "Low cost and low power consumption"}, {"letter": "B", "text": "Higher degree of multi-tasking"}, {"letter": "C", "text": "Lower error or glitches"}, {"letter": "D", "text": "Efficient memory management"}], "answer_letters": ["A"], "answer_desc": "Chi ph√≠ th·∫•p v√† ti√™u th·ª• nƒÉng l∆∞·ª£ng th·∫•p", "explanation": " ARM processors n·ªïi b·∫≠t v√¨ hi·ªáu su·∫•t cao v·ªõi chi ph√≠ th·∫•p v√† ti·∫øt ki·ªám nƒÉng l∆∞·ª£ng. ", "tips": "ARM th∆∞·ªùng ƒë∆∞·ª£c ch·ªçn cho c√°c thi·∫øt b·ªã di ƒë·ªông v√† nh√∫ng v√¨ ti√™u th·ª• nƒÉng l∆∞·ª£ng th·∫•p. "}, {"number": 38, "question": "Which statement is incorrect about RISC and CISC architecture?", "options": [{"letter": "A", "text": "CISC architecture is more convenient for programmers than RISC architecture."}, {"letter": "B", "text": "CISC architecture has more operands in a intruction compared to RISC architecture."}, {"letter": "C", "text": "CISC architecture has a more flexible instruction set than RISC architecture."}, {"letter": "D", "text": "CISC architecture requires more general-purpose registers than RISC architecture."}], "answer_letters": ["D"], "answer_desc": "CISC y√™u c·∫ßu nhi·ªÅu thanh ghi t·ªïng qu√°t h∆°n RISC", "explanation": " CISC c√≥ th·ªÉ s·ª≠ d·ª•ng √≠t thanh ghi h∆°n v√¨ c√≥ c√°c l·ªánh ph·ª©c t·∫°p, trong khi RISC c√≥ nhi·ªÅu thanh ghi ƒë·ªÉ t·ªëi ∆∞u h√≥a c√°c l·ªánh ƒë∆°n gi·∫£n. ", "tips": "RISC th∆∞·ªùng c√≥ nhi·ªÅu thanh ghi v√† l·ªánh ƒë∆°n gi·∫£n h∆°n CISC. "}, {"number": 39, "question": "In the concept of Register Windows, how many register groups are there?", "options": [{"letter": "A", "text": "4"}, {"letter": "B", "text": "3"}, {"letter": "C", "text": "2"}, {"letter": "D", "text": "No distinction"}], "answer_letters": ["A"], "answer_desc": "4 nh√≥m", "explanation": " Register Windows s·ª≠ d·ª•ng 4 nh√≥m thanh ghi ƒë·ªÉ tƒÉng t·ªëc qu√° tr√¨nh chuy·ªÉn ƒë·ªïi ng·ªØ c·∫£nh. ", "tips": "Nh·ªõ s·ªë nh√≥m trong Register Windows l√† 4. "}, {"number": 40, "question": "What is the main benefit of using RISC over CISC?", "options": [{"letter": "A", "text": "RISC has more instructions and addressing modes than CISC"}, {"letter": "B", "text": "RISC has faster instruction execution and simpler instruction decoding than CISC"}, {"letter": "C", "text": "RISC has variable-length instruction formats and direct memory access than CISC"}, {"letter": "D", "text": "RISC has more registers and pipelines than CISC"}], "answer_letters": ["B"], "answer_desc": "", "explanation": "Program Counter (PC) gi·ªØ ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo c·∫ßn ƒë∆∞·ª£c l·∫•y v√† th·ª±c thi trong chu k·ª≥ l·∫•y l·ªánh. ", "tips": "PC c√≥ nhi·ªám v·ª• theo d√µi v√† cung c·∫•p ƒë·ªãa ch·ªâ c·ªßa l·ªánh ti·∫øp theo, do ƒë√≥ c√¢u tr·∫£ l·ªùi s·∫Ω li√™n quan ƒë·∫øn vi·ªác l·∫•y ƒë·ªãa ch·ªâ b·ªô nh·ªõ. "}, {"number": 41, "question": "What is the benefit of using a superscalar organization over a scalar organization?", "options": [{"letter": "A", "text": "It increases the instruction throughput and improves the performance"}, {"letter": "B", "text": "It reduces the power consumption and the heat dissipation"}, {"letter": "C", "text": "It simplifies the instruction set and the compiler design"}, {"letter": "D", "text": "All of the mentioned"}, {"letter": "E", "text": "None of the mentioned"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 42, "question": "What does the term \"instruction-level parallelism\" refer to in computer architecture?", "options": [{"letter": "A", "text": "The degree to which instructions in a program can be executed in parallel"}, {"letter": "B", "text": "The number of processor cores in a multi-core CPU with multiple resources"}, {"letter": "C", "text": "The complexity of the instruction set architecture"}, {"letter": "D", "text": "The length of an instruction cycle with high level programing language"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 43, "question": "", "options": [{"letter": "A", "text": "Duplication of resources."}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 44, "question": "How many common classifications of parallel systems are there as proposed by Flynn?", "options": [{"letter": "A", "text": "2"}, {"letter": "B", "text": "3"}, {"letter": "C", "text": "4"}, {"letter": "D", "text": "5"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 45, "question": "Which write technique in which all write operations are made to main memory as well as to the cache,ensuring that main memory is always valid.", "options": [{"letter": "A", "text": "Write through"}, {"letter": "B", "text": "Write back"}, {"letter": "C", "text": "Write around"}, {"letter": "D", "text": "No write allocate"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 46, "question": "How does multithreading improve the performance of a processor?", "options": [{"letter": "A", "text": "It increases the instruction-level parallelism by issuing multiple instructions from different threads in the same cycle"}, {"letter": "B", "text": "It increases the thread-level parallelism by executing multiple threads on different cores or processors"}, {"letter": "C", "text": "It increases the utilization of the processor resources by hiding the latency of long-latency events such as cache misses or branch mispredictions"}, {"letter": "D", "text": "All of the mentioned"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 47, "question": "Follow the Amdahl's law for multiprocessors, if only 10% of the code is inherently serial (f = 0.9), running the program on a multicore system with 4 processors, a performance gain (speedup factor) would be Œë. 307% Œí. 297%", "options": [{"letter": "C", "text": "317%"}, {"letter": "D", "text": "327%"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 48, "question": "Which cache is not a shared cache?", "options": [{"letter": "A", "text": "L4 cache"}, {"letter": "B", "text": "L3 cache"}, {"letter": "C", "text": "L2 cache"}, {"letter": "D", "text": "L1 cache"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 49, "question": "Central processing unit (CPU) of IAS computer consists of", "options": [{"letter": "A", "text": "Main memory and ALU (arithmetic and logic unit)"}, {"letter": "B", "text": "ALU (Arithmetic and Logic Unit) and CU (Control Unit)"}, {"letter": "C", "text": "CU (Control Unit) and IO Module"}, {"letter": "D", "text": "ALU (Arithmetic and Logic Unit) and IO Module"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}, {"number": 50, "question": "What is the significance of the program counter (PC) in the fetch phase of the instruction cycle?", "options": [{"letter": "A", "text": "The program counter (PC) is not used in the fetch phase, and its role is limited to tracking the number of instructions executed by the CPU"}, {"letter": "B", "text": "The program counter (PC) in the fetch phase holds the memory address of the next instruction to be fetched and executed"}, {"letter": "C", "text": "The program counter (PC) is responsible for executing instructions and has no specific role during the fetch phase"}, {"letter": "D", "text": "The program counter (PC) is only relevant in multi-core processors and does not contribute to the fetch phase of the instruction cycle in single-core systems"}], "answer_letters": [], "answer_desc": "", "explanation": "", "tips": ""}];
    // Working copy used for randomization
    let currentQuestions = [];
    // Timer state
    let secondsElapsed = 0;
    let timerInterval = null;

    /**
     * Build the DOM for each question and attach event handlers.
     */
    function renderQuestions() {
      const container = document.getElementById('questions-container');
      // clear any previous content
      container.innerHTML = '';
      currentQuestions.forEach((q, index) => {
        // create card
        const card = document.createElement('div');
        card.className = 'question-card';
        // title
        const title = document.createElement('div');
        title.className = 'question-title';
        // Use double curly braces inside the JS template literal to prevent Python f-string
        // interpolation. Without escaping, Python would try to substitute a Python variable
        // named `index`, which does not exist, leading to a NameError at runtime. Using
        // `${index + 1}` preserves the intended JavaScript interpolation syntax.
        title.textContent = `Question ${index + 1}: ${q.question}`;
        card.appendChild(title);
        // options
        const optsDiv = document.createElement('div');
        optsDiv.className = 'options';
        // determine input type: radio for single answer, checkbox for multiple
        const isMulti = Array.isArray(q.answer_letters) && q.answer_letters.length > 1;
        const inputType = isMulti ? 'checkbox' : 'radio';
        // Escape curly braces for JavaScript template literal variables. Without
        // doubling the braces, Python's f-string engine would attempt to
        // interpolate `index` as a Python variable. Using `${index}` preserves
        // the intended JavaScript variable interpolation.
        const groupName = `q_${index}`;
        q.options.forEach(opt => {
          // Likewise escape variables within the option ID.
          const id = `q_${index}_${opt.letter}`;
          const label = document.createElement('label');
          const input = document.createElement('input');
          input.type = inputType;
          input.name = groupName;
          input.value = opt.letter;
          input.id = id;
          label.appendChild(input);
          const span = document.createElement('span');
          // Escape curly braces for option label interpolation.
          span.textContent = `${opt.letter}. ${opt.text}`;
          label.appendChild(span);
          optsDiv.appendChild(label);
          // attach event listener to reveal answer on change
          input.addEventListener('change', () => handleSelection(index));
        });
        card.appendChild(optsDiv);
        // explanation area
        const expDiv = document.createElement('div');
        expDiv.className = 'explanation';
        card.appendChild(expDiv);
        container.appendChild(card);
      });
      // update scoreboard denominator when rendering questions
      const scoreEl = document.getElementById('scoreboard');
      if (scoreEl) {
        scoreEl.textContent = `Score: 0/${currentQuestions.length}`;
      }
    }

    /**
     * Handle a user's selection by revealing the correct answer and
     * explanation.  The explanation includes the answer letter(s), any
     * answer description, the detailed explanation and an optional tip.
     *
     * @param {number} index The index of the question in the examData array.
     */
    function handleSelection(index) {
      const q = currentQuestions[index];
      const card = document.getElementsByClassName('question-card')[index];
      const expDiv = card.querySelector('.explanation');
      // mark selected options as correct/incorrect
      const inputs = card.querySelectorAll('input');
      inputs.forEach(input => {
        const label = input.parentElement;
        label.classList.remove('correct', 'incorrect');
        if (input.checked) {
          if (q.answer_letters.includes(input.value)) {
            label.classList.add('correct');
          } else {
            label.classList.add('incorrect');
          }
        }
      });
      // build explanation HTML
      let html = '';
      const ansLetters = q.answer_letters.join(', ');
      // Build the explanation HTML using escaped curly braces to avoid
      // Python-side interpolation. We compute ansLetters above; embed
      // JavaScript variables with ${} inside template literals.
      html += `<p><strong>Correct answer:</strong> ${ansLetters}`;
      if (q.answer_desc) {
        html += ` - ${q.answer_desc}`;
      }
      html += `</p>`;
      if (q.explanation) {
        html += `<p><strong>Explanation:</strong> ${q.explanation}</p>`;
      }
      if (q.tips) {
        html += `<p><strong>Tip:</strong> ${q.tips}</p>`;
      }
      expDiv.innerHTML = html;
      expDiv.style.display = 'block';
      // update score after selection
      updateScore();
    }

    /**
     * Compute and update the score display based on the current selections.
     */
    function updateScore() {
      let correctCount = 0;
      currentQuestions.forEach((q, idx) => {
        const card = document.getElementsByClassName('question-card')[idx];
        const inputs = card.querySelectorAll('input');
        const selected = [];
        inputs.forEach(inp => {
          if (inp.checked) selected.push(inp.value);
        });
        if (selected.length > 0) {
          const sortedSel = selected.slice().sort().join('');
          const sortedAns = q.answer_letters.slice().sort().join('');
          if (sortedSel === sortedAns) correctCount++;
        }
      });
      const scoreEl = document.getElementById('scoreboard');
      if (scoreEl) {
        scoreEl.textContent = `Score: ${correctCount}/${currentQuestions.length}`;
      }
    }

    /**
     * Clear all selections and explanations, reset the score and timer.
     */
    function resetExam() {
      const cards = document.getElementsByClassName('question-card');
      [...cards].forEach((card) => {
        const inputs = card.querySelectorAll('input');
        inputs.forEach(inp => {
          inp.checked = false;
          inp.parentElement.classList.remove('correct', 'incorrect');
        });
        const expDiv = card.querySelector('.explanation');
        expDiv.style.display = 'none';
        expDiv.innerHTML = '';
      });
      const scoreEl = document.getElementById('scoreboard');
      if (scoreEl) {
        scoreEl.textContent = `Score: 0/${currentQuestions.length}`;
      }
      resetTimer();
    }

    /**
     * Shuffle an array in place using Fisher‚ÄìYates.
     */
    function shuffleArray(arr) {
      for (let i = arr.length - 1; i > 0; i--) {
        const j = Math.floor(Math.random() * (i + 1));
        [arr[i], arr[j]] = [arr[j], arr[i]];
      }
    }

    /**
     * Start the exam timer from zero.
     */
    function startTimer() {
      secondsElapsed = 0;
      const timerEl = document.getElementById('timer');
      if (timerInterval) clearInterval(timerInterval);
      timerInterval = setInterval(() => {
        secondsElapsed++;
        const mins = Math.floor(secondsElapsed / 60).toString().padStart(2, '0');
        const secs = (secondsElapsed % 60).toString().padStart(2, '0');
        if (timerEl) {
          timerEl.textContent = `Time: ${mins}:${secs}`;
        }
      }, 1000);
    }

    /**
     * Reset the timer display and restart counting from zero.
     */
    function resetTimer() {
      const timerEl = document.getElementById('timer');
      secondsElapsed = 0;
      if (timerEl) {
        timerEl.textContent = 'Time: 00:00';
      }
      if (timerInterval) clearInterval(timerInterval);
      timerInterval = setInterval(() => {
        secondsElapsed++;
        const mins = Math.floor(secondsElapsed / 60).toString().padStart(2, '0');
        const secs = (secondsElapsed % 60).toString().padStart(2, '0');
        if (timerEl) {
          timerEl.textContent = `Time: ${mins}:${secs}`;
        }
      }, 1000);
    }

    /**
     * Initialise the exam: copy question data, render, attach handlers, and start timer.
     */
    function initializeExam() {
      currentQuestions = examData.slice();
      renderQuestions();
      // Bind randomize button
      const randBtn = document.getElementById('randomize-btn');
      if (randBtn) {
        randBtn.addEventListener('click', () => {
          shuffleArray(currentQuestions);
          renderQuestions();
          resetTimer();
          updateScore();
        });
      }
      // Bind reset button
      const resetBtn = document.getElementById('reset-btn');
      if (resetBtn) {
        resetBtn.addEventListener('click', () => {
          resetExam();
        });
      }
      startTimer();
      updateScore();
    }

    // Initialise the page once DOM is ready
    document.addEventListener('DOMContentLoaded', initializeExam);
  </script>
</body>
</html>
