{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730346182219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730346182220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 30 22:43:01 2024 " "Processing started: Wed Oct 30 22:43:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730346182220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346182220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monocicle -c monocicle " "Command: quartus_map --read_settings_files=on --write_settings_files=off monocicle -c monocicle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346182220 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "ram_brayan.qip " "Tcl Script File ram_brayan.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ram_brayan.qip " "set_global_assignment -name QIP_FILE ram_brayan.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1730346182862 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1730346182862 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1730346183763 ""}
{ "Warning" "WQCU_PARALLEL_TOO_MANY_PROCESSORS" "4 2 " "Parallel compilation is enabled for 4 processors, but there are only 2 processors in the system. Runtime may increase due to over usage of the processor space." {  } {  } 0 20031 "Parallel compilation is enabled for %1!i! processors, but there are only %2!i! processors in the system. Runtime may increase due to over usage of the processor space." 0 0 "Analysis & Synthesis" 0 -1 1730346183774 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory.v(11) " "Verilog HDL information at DataMemory.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730346228456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAdder " "Found entity 1: PCAdder" {  } { { "PCadder.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/PCadder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monocicle.v 1 1 " "Found 1 design units, including 1 entities, in source file monocicle.v" { { "Info" "ISGN_ENTITY_NAME" "1 monocicle " "Found entity 1: monocicle" {  } { { "monocicle.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/monocicle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_register.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_register " "Found entity 1: memory_register" {  } { { "memory_register.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/memory_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/instruction_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/instruction_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 4 4 " "Found 4 design units, including 4 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/immediate_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228539 ""} { "Info" "ISGN_ENTITY_NAME" "2 demux_3 " "Found entity 2: demux_3" {  } { { "immediate_generator.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/immediate_generator.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228539 ""} { "Info" "ISGN_ENTITY_NAME" "3 signEx " "Found entity 3: signEx" {  } { { "immediate_generator.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/immediate_generator.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228539 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_3 " "Found entity 4: mux_3" {  } { { "immediate_generator.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/immediate_generator.v" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ruwr ruwr Control_Unit.v(6) " "Verilog HDL Declaration information at Control_Unit.v(6): object \"Ruwr\" differs only in case from object \"ruwr\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730346228551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AlubSrc alubsrc Control_Unit.v(8) " "Verilog HDL Declaration information at Control_Unit.v(8): object \"AlubSrc\" differs only in case from object \"alubsrc\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730346228552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluOp aluop Control_Unit.v(9) " "Verilog HDL Declaration information at Control_Unit.v(9): object \"AluOp\" differs only in case from object \"aluop\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730346228552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BrOp brop Control_Unit.v(10) " "Verilog HDL Declaration information at Control_Unit.v(10): object \"BrOp\" differs only in case from object \"brop\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730346228552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMWr dmwr Control_Unit.v(11) " "Verilog HDL Declaration information at Control_Unit.v(11): object \"DMWr\" differs only in case from object \"dmwr\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730346228552 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DMCTrl dmctrl Control_Unit.v(12) " "Verilog HDL Declaration information at Control_Unit.v(12): object \"DMCTrl\" differs only in case from object \"dmctrl\" in the same scope" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730346228552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 12 12 " "Found 12 design units, including 12 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "2 Aluasrc " "Found entity 2: Aluasrc" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "3 Ruwr " "Found entity 3: Ruwr" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "4 immsrc " "Found entity 4: immsrc" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "5 Alubsrc " "Found entity 5: Alubsrc" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "6 AluOp " "Found entity 6: AluOp" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux_4x1_NBits " "Found entity 7: Mux_4x1_NBits" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "8 Brop " "Found entity 8: Brop" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "9 DMWr " "Found entity 9: DMWr" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "10 DMCTrl " "Found entity 10: DMCTrl" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 270 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "11 Mux_2x1_NBits " "Found entity 11: Mux_2x1_NBits" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""} { "Info" "ISGN_ENTITY_NAME" "12 RuDataWrSrc " "Found entity 12: RuDataWrSrc" {  } { { "Control_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Control_Unit.v" 312 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_unit.v 4 4 " "Found 4 design units, including 4 entities, in source file branch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CompSigned " "Found entity 1: CompSigned" {  } { { "Branch_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Branch_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228570 ""} { "Info" "ISGN_ENTITY_NAME" "2 CompUnsigned " "Found entity 2: CompUnsigned" {  } { { "Branch_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Branch_Unit.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228570 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux_32x1 " "Found entity 3: Mux_32x1" {  } { { "Branch_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Branch_Unit.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228570 ""} { "Info" "ISGN_ENTITY_NAME" "4 Branch_Unit " "Found entity 4: Branch_Unit" {  } { { "Branch_Unit.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/Branch_Unit.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "mux_1.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/mux_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_display.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_display " "Found entity 1: pc_display" {  } { { "pc_display.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/pc_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228609 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory_2.v(46) " "Verilog HDL information at DataMemory_2.v(46): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 46 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730346228617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory_2.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory_2 " "Found entity 1: DataMemory_2" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730346228631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228631 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "DataWr DataMemory_2.v(4) " "Verilog HDL error at DataMemory_2.v(4): value cannot be assigned to input \"DataWr\"" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 4 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730346228646 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "wren DataMemory_2.v(48) " "Verilog HDL Procedural Assignment error at DataMemory_2.v(48): object \"wren\" on left-hand side of assignment must have a variable data type" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 48 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730346228660 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "wren DataMemory_2.v(49) " "Verilog HDL Procedural Assignment error at DataMemory_2.v(49): object \"wren\" on left-hand side of assignment must have a variable data type" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 49 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730346228660 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "wren DataMemory_2.v(50) " "Verilog HDL Procedural Assignment error at DataMemory_2.v(50): object \"wren\" on left-hand side of assignment must have a variable data type" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 50 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730346228661 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "wren DataMemory_2.v(51) " "Verilog HDL Procedural Assignment error at DataMemory_2.v(51): object \"wren\" on left-hand side of assignment must have a variable data type" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 51 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730346228661 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "wren DataMemory_2.v(58) " "Verilog HDL Procedural Assignment error at DataMemory_2.v(58): object \"wren\" on left-hand side of assignment must have a variable data type" {  } { { "DataMemory_2.v" "" { Text "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/DataMemory_2.v" 58 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1730346228661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/output_files/monocicle.map.smsg " "Generated suppressed messages file C:/Users/valen/Escritorio/universidad/6 semestre/Arquitectura de Computadores/Monocicle in verilog/output_files/monocicle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228728 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4781 " "Peak virtual memory: 4781 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730346228942 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 30 22:43:48 2024 " "Processing ended: Wed Oct 30 22:43:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730346228942 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730346228942 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730346228942 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346228942 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730346229859 ""}
