[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"/home/kkaivola/ICDesignProd/thesdk_template/Entities/direct_digital_synthesizer/chisel/verilog"
  }
]