Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 25 00:00:21 2020
| Host         : rochor-Swift-SF315-51G running 64-bit Linux Mint 19.3 Tricia
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ac/sclk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: bl/c1/cout_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: c2p0/cout_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: ovd/clk6p25m_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: sd/c200/cout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.220        0.000                      0                  292        0.214        0.000                      0                  292        4.500        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.220        0.000                      0                  292        0.214        0.000                      0                  292        4.500        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.182ns (27.549%)  route 3.108ns (72.451%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.830     9.436    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[5]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.182ns (27.549%)  route 3.108ns (72.451%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.830     9.436    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[6]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.182ns (27.549%)  route 3.108ns (72.451%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.830     9.436    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[7]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.220ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.290ns  (logic 1.182ns (27.549%)  route 3.108ns (72.451%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.830     9.436    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y55         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  5.220    

Slack (MET) :             5.364ns  (required time - arrival time)
  Source:                 ac/count2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ac/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 1.304ns (28.088%)  route 3.339ns (71.912%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.623     5.144    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  ac/count2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y89         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  ac/count2_reg[9]/Q
                         net (fo=11, routed)          0.969     6.569    ac/count2_reg[9]
    SLICE_X62Y89         LUT3 (Prop_lut3_I2_O)        0.150     6.719 r  ac/sclk_i_18/O
                         net (fo=1, routed)           0.821     7.540    ac/sclk_i_18_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I0_O)        0.326     7.866 r  ac/sclk_i_15/O
                         net (fo=1, routed)           0.343     8.209    ac/sclk_i_15_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.333 r  ac/sclk_i_10/O
                         net (fo=1, routed)           0.403     8.736    ac/sclk_i_10_n_0
    SLICE_X63Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.860 r  ac/sclk_i_4/O
                         net (fo=1, routed)           0.802     9.662    ac/sclk_i_4_n_0
    SLICE_X64Y88         LUT6 (Prop_lut6_I3_O)        0.124     9.786 r  ac/sclk_i_1/O
                         net (fo=1, routed)           0.000     9.786    ac/sclk_i_1_n_0
    SLICE_X64Y88         FDRE                                         r  ac/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.506    14.847    ac/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  ac/sclk_reg/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X64Y88         FDRE (Setup_fdre_C_D)        0.081    15.151    ac/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.786    
  -------------------------------------------------------------------
                         slack                                  5.364    

Slack (MET) :             5.366ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.148ns  (logic 1.182ns (28.498%)  route 2.966ns (71.502%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.688     9.294    ovd/counter_2[31]_i_1_n_0
    SLICE_X59Y54         FDSE                                         r  ovd/counter_2_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X59Y54         FDSE                                         r  ovd/counter_2_reg[0]/C
                         clock pessimism              0.275    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X59Y54         FDSE (Setup_fdse_C_S)       -0.429    14.660    ovd/counter_2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.366    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.182ns (28.556%)  route 2.957ns (71.443%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.679     9.285    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[10]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.182ns (28.556%)  route 2.957ns (71.443%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.679     9.285    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[11]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.182ns (28.556%)  route 2.957ns (71.443%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.679     9.285    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[12]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[12]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 ovd/counter_2_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.139ns  (logic 1.182ns (28.556%)  route 2.957ns (71.443%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.625     5.146    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y54         FDSE                                         r  ovd/counter_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y54         FDSE (Prop_fdse_C_Q)         0.456     5.602 f  ovd/counter_2_reg[1]/Q
                         net (fo=3, routed)           0.821     6.423    ovd/counter_2[1]
    SLICE_X59Y54         LUT4 (Prop_lut4_I3_O)        0.152     6.575 f  ovd/counter_2[31]_i_9/O
                         net (fo=1, routed)           0.459     7.034    ovd/counter_2[31]_i_9_n_0
    SLICE_X60Y56         LUT5 (Prop_lut5_I4_O)        0.326     7.360 f  ovd/counter_2[31]_i_8/O
                         net (fo=1, routed)           0.447     7.807    ovd/counter_2[31]_i_8_n_0
    SLICE_X60Y57         LUT6 (Prop_lut6_I5_O)        0.124     7.931 f  ovd/counter_2[31]_i_5/O
                         net (fo=1, routed)           0.551     8.482    ovd/counter_2[31]_i_5_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124     8.606 r  ovd/counter_2[31]_i_1/O
                         net (fo=32, routed)          0.679     9.285    ovd/counter_2[31]_i_1_n_0
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.508    14.849    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  ovd/counter_2_reg[9]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y56         FDRE (Setup_fdre_C_R)       -0.429    14.657    ovd/counter_2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  5.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 sd/c200/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd/c200/cout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.653%)  route 0.131ns (41.347%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.581     1.464    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X62Y76         FDRE                                         r  sd/c200/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDRE (Prop_fdre_C_Q)         0.141     1.605 f  sd/c200/counter_reg[19]/Q
                         net (fo=3, routed)           0.131     1.736    sd/c200/counter_reg_n_0_[19]
    SLICE_X63Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.781 r  sd/c200/cout_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    sd/c200/cout_i_1__0_n_0
    SLICE_X63Y75         FDRE                                         r  sd/c200/cout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.847     1.975    sd/c200/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y75         FDRE                                         r  sd/c200/cout_reg/C
                         clock pessimism             -0.499     1.476    
    SLICE_X63Y75         FDRE (Hold_fdre_C_D)         0.091     1.567    sd/c200/cout_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.590     1.473    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  counter_1_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  counter_1_reg[29]/Q
                         net (fo=4, routed)           0.079     1.693    counter_1[29]
    SLICE_X63Y87         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.817 r  counter_1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.817    counter_1_reg[31]_i_2_n_6
    SLICE_X63Y87         FDRE                                         r  counter_1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.859     1.987    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  counter_1_reg[30]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.105     1.578    counter_1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  counter_1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[25]/Q
                         net (fo=4, routed)           0.079     1.692    counter_1[25]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.816 r  counter_1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    counter_1_reg[28]_i_1_n_6
    SLICE_X63Y86         FDRE                                         r  counter_1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  counter_1_reg[26]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  counter_1_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[21]/Q
                         net (fo=4, routed)           0.079     1.692    counter_1[21]
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.816 r  counter_1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    counter_1_reg[24]_i_1_n_6
    SLICE_X63Y85         FDRE                                         r  counter_1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  counter_1_reg[22]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 counter_1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  counter_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[17]/Q
                         net (fo=4, routed)           0.079     1.692    counter_1[17]
    SLICE_X63Y84         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.816 r  counter_1_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.816    counter_1_reg[20]_i_1_n_6
    SLICE_X63Y84         FDRE                                         r  counter_1_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.857     1.985    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y84         FDRE                                         r  counter_1_reg[18]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y84         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.588     1.471    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  counter_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  counter_1_reg[15]/Q
                         net (fo=4, routed)           0.079     1.691    counter_1[15]
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.818 r  counter_1_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.818    counter_1_reg[16]_i_1_n_4
    SLICE_X63Y83         FDRE                                         r  counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.856     1.984    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y83         FDRE                                         r  counter_1_reg[16]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y83         FDRE (Hold_fdre_C_D)         0.105     1.576    counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  counter_1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[27]/Q
                         net (fo=4, routed)           0.079     1.692    counter_1[27]
    SLICE_X63Y86         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.819 r  counter_1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    counter_1_reg[28]_i_1_n_4
    SLICE_X63Y86         FDRE                                         r  counter_1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y86         FDRE                                         r  counter_1_reg[28]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y86         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_1_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.589     1.472    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  counter_1_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y85         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  counter_1_reg[23]/Q
                         net (fo=4, routed)           0.079     1.692    counter_1[23]
    SLICE_X63Y85         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.819 r  counter_1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    counter_1_reg[24]_i_1_n_4
    SLICE_X63Y85         FDRE                                         r  counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.858     1.986    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y85         FDRE                                         r  counter_1_reg[24]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X63Y85         FDRE (Hold_fdre_C_D)         0.105     1.577    counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ovd/counter_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ovd/counter_2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.268ns (76.574%)  route 0.082ns (23.426%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.592     1.475    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ovd/counter_2_reg[7]/Q
                         net (fo=4, routed)           0.082     1.698    ovd/counter_2[7]
    SLICE_X58Y55         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.825 r  ovd/counter_21_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.825    ovd/data0[8]
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.861     1.989    ovd/CLK100MHZ_IBUF_BUFG
    SLICE_X58Y55         FDRE                                         r  ovd/counter_2_reg[8]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.105     1.580    ovd/counter_2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.586     1.469    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  counter_1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  counter_1_reg[5]/Q
                         net (fo=4, routed)           0.090     1.700    counter_1[5]
    SLICE_X63Y81         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.824 r  counter_1_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.824    counter_1_reg[6]_i_1_n_6
    SLICE_X63Y81         FDRE                                         r  counter_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.854     1.982    CLK100MHZ_IBUF_BUFG
    SLICE_X63Y81         FDRE                                         r  counter_1_reg[6]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y81         FDRE (Hold_fdre_C_D)         0.105     1.574    counter_1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   ac/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   ac/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y89   ac/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   ac/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   ac/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y87   ac/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   ac/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y82   c2p0/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y82   c2p0/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   ac/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   ac/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   ac/count2_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   counter_1_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   counter_1_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   counter_1_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y85   counter_1_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   counter_1_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   counter_1_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   counter_1_reg[27]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X63Y80   counter_1_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   ovd/counter_2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y56   ovd/counter_2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   sd/c200/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   sd/c200/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y74   sd/c200/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   sd/c200/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   sd/c200/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   sd/c200/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y75   sd/c200/counter_reg[16]/C



