var g_data = {
z23:{prod:'ModelSim',reporttype:'in',scopes:[{s:'22',b:'1',val:'top'},{link:'z.htm?f=1&s=23',val:'wb_bus'}],du:{val:'work.wb_if',link:'z.htm?f=1&s=23'},lang:'SystemVerilog',src:{z:'../testbench/top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'91.66%'},avgw:{class:'bgGreen', val:'91.66%'},
data:[
{link:{class:'odd',val:'Directives'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.66%'},cp:{class:'bgGreen', val:'91.66%'}}
,{link:{class:'even',val:'Assertions'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'91.66%'},cp:{class:'bgGreen', val:'91.66%'}}
]
}
}
},
z48:{prod:'ModelSim',reporttype:'in',scopes:[{s:'22',b:'1',val:'top'},{link:'z.htm?f=1&s=48',val:'i2c_bus'}],du:{val:'work.i2c_if',link:'z.htm?f=1&s=48'},lang:'SystemVerilog',src:{z:'../testbench/top.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=48,Covergroups'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z10:{prod:'ModelSim',reporttype:'du',duname:'work.top',lang:'SystemVerilog',src:{z:'../testbench/top.sv'}},
z22:{prod:'ModelSim',reporttype:'in',scopes:[{link:'z.htm?f=1&s=22',val:'top'}],du:{val:'work.top',link:'z.htm?f=1&s=22'},lang:'SystemVerilog',src:{z:'../testbench/top.sv'},summaryTables:{
headers:['Cvg', 'Cover', 'Assertion'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgGreen', val:'94.44'},{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'91.66'},{class:'bgGreen', val:'91.66'}]},
{parent:'1',link:'z.htm?f=1&s=23',ln:'wb_bus',covs:[{class:'bgGreen', val:'91.66'},{class:'even', val:'--'},{class:'bgGreen', val:'91.66'},{class:'bgGreen', val:'91.66'}]},
{parent:'1',link:'z.htm?f=1&s=48',ln:'i2c_bus',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'},{class:'odd', val:'--'},{class:'odd', val:'--'}]},
]
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'93.33%'},avgw:{class:'bgGreen', val:'94.44%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
,{link:{class:'even',val:'Directives'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'91.66%'},cp:{class:'bgGreen', val:'91.66%'}}
,{link:{class:'odd',val:'Assertions'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.66%'},cp:{class:'bgGreen', val:'91.66%'}}
]
}
}
},
z104:{prod:'ModelSim',reporttype:'in',scopes:[{s:'98',b:'1',val:'i2cmb_env_pkg'},{link:'z.htm?f=1&s=104',val:'i2cmb_predictor'}],lang:'SystemVerilog',src:{z:'../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_predictor.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=104,Covergroups'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z111:{prod:'ModelSim',reporttype:'in',scopes:[{s:'98',b:'1',val:'i2cmb_env_pkg'},{link:'z.htm?f=1&s=111',val:'i2cmb_coverage'}],lang:'SystemVerilog',src:{z:'../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_coverage.svh'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'60.86%'},avgw:{class:'bgYellow', val:'79.20%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=111,Covergroups'},tb:{class:'odd_r', val:'92'},cb:{class:'odd_r', val:'56'},ms:{class:'odd_r', val:'36'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'60.86%'},cp:{class:'bgYellow', val:'79.20%'}}
]
}
}
},
z9:{prod:'ModelSim',reporttype:'du',duname:'work.i2cmb_env_pkg',lang:'SystemVerilog',src:{z:'../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_env_pkg.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.26%'},avgw:{class:'bgYellow', val:'84.40%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'98'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'36'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.26%'},cp:{class:'bgYellow', val:'84.40%'}}
]
}
}
},
z98:{prod:'ModelSim',reporttype:'in',scopes:[{link:'z.htm?f=1&s=98',val:'i2cmb_env_pkg'}],du:{val:'work.i2cmb_env_pkg',link:'z.htm?f=1&s=98'},lang:'SystemVerilog',src:{z:'../../../verification_ip/environment_packages/i2cmb_env_pkg/src/i2cmb_env_pkg.sv'},summaryTables:{
headers:['Cvg'],
instances:[{parent:'0',ln:'TOTAL',covs:[{class:'bgYellow', val:'84.40'},{class:'bgYellow', val:'84.40'}]},
{parent:'0',ln:'i2cmb_env_pkg',covs:[{class:'bgYellow', val:'84.40'},{class:'bgYellow', val:'84.40'}]},
{parent:'1',link:'z.htm?f=1&s=104',ln:'i2cmb_predictor',covs:[{class:'bgGreen', val:'100.00'},{class:'bgGreen', val:'100.00'}]},
{parent:'1',link:'z.htm?f=1&s=111',ln:'i2cmb_coverage',covs:[{class:'bgYellow', val:'79.20'},{class:'bgYellow', val:'79.20'}]},
]
,loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.26%'},avgw:{class:'bgYellow', val:'84.40%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'98'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'36'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.26%'},cp:{class:'bgYellow', val:'84.40%'}}
]
}
,rectable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'63.26%'},avgw:{class:'bgYellow', val:'84.40%'},
data:[
{link:{class:'odd',val:'Covergroups'},tb:{class:'odd_r', val:'98'},cb:{class:'odd_r', val:'62'},ms:{class:'odd_r', val:'36'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'63.26%'},cp:{class:'bgYellow', val:'84.40%'}}
]
}
}
},
z21:{prod:'ModelSim',reporttype:'du',duname:'#TestplanGenericCoverage#',lang:'SystemVerilog',src:{z:'/afs/eos.ncsu.edu/dist/mg_apps/modelsimSE10.6c/linux_x86_64/../verilog_src/std/std.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=21,Covergroups'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z194:{prod:'ModelSim',reporttype:'in',scopes:[{link:'z.htm?f=1&s=194',val:'#TestplanGenericCoverage#'}],du:{val:'#TestplanGenericCoverage#',link:'z.htm?f=1&s=194'},lang:'SystemVerilog',src:{z:'/afs/eos.ncsu.edu/dist/mg_apps/modelsimSE10.6c/linux_x86_64/../verilog_src/std/std.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'0.00%'},avgw:{class:'bgRed', val:'0.00%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=194,Covergroups'},tb:{class:'odd_r', val:'4'},cb:{class:'odd_r', val:'0'},ms:{class:'odd_r', val:'4'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'0.00%'},cp:{class:'bgRed', val:'0.00%'}}
]
}
}
},
z4:{prod:'ModelSim',reporttype:'du',duname:'work.i2c_if',lang:'SystemVerilog',src:{z:'../../../verification_ip/interface_packages/i2c_pkg/src/i2c_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'100.00%'},avgw:{class:'bgGreen', val:'100.00%'},
data:[
{link:{class:'odd',val:'g.htm?f=1&s=4,Covergroups'},tb:{class:'odd_r', val:'6'},cb:{class:'odd_r', val:'6'},ms:{class:'odd_r', val:'0'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'100.00%'},cp:{class:'bgGreen', val:'100.00%'}}
]
}
}
},
z5:{prod:'ModelSim',reporttype:'du',duname:'work.wb_if',lang:'SystemVerilog',src:{z:'../../../verification_ip/interface_packages/wb_pkg/src/wb_if.sv'},summaryTables:{loctable:{
headers:['Coverage Type', 'Bins', 'Hits', 'Misses', 'Weight', '% Hit', 'Coverage'],
totalhits:{class:'odd_r', val:'68.75%'},avgw:{class:'bgGreen', val:'91.66%'},
data:[
{link:{class:'odd',val:'Directives'},tb:{class:'odd_r', val:'12'},cb:{class:'odd_r', val:'11'},ms:{class:'odd_r', val:'1'},wt:{class:'odd_r', val:'1'},hp:{class:'odd_r', val:'91.66%'},cp:{class:'bgGreen', val:'91.66%'}}
,{link:{class:'even',val:'Assertions'},tb:{class:'even_r', val:'12'},cb:{class:'even_r', val:'11'},ms:{class:'even_r', val:'1'},wt:{class:'even_r', val:'1'},hp:{class:'even_r', val:'91.66%'},cp:{class:'bgGreen', val:'91.66%'}}
]
}
}
},
dummyEnd:0
};
processSummaryData(g_data);