 
                              IC Compiler II (TM)

             Version S-2021.06-SP4 for linux64 - Nov 25, 2021 -SLE

                    Copyright (c) 1988 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

icc2_shell> source ../scripts/setup.tcl
Error: could not open script file "../scripts/setup.tcl" (CMD-015)
icc2_shell> source ./scripts/setup.tcl
../lib/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> source ./scripts/definitions.tcl
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../lib/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 8 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ./ref/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 8)
 -- End Extended Error Info
icc2_shell> source ./scripts/setup.tcl
../var/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> source ./scripts/definitions.tcl
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 8 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ./ref/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 8)
 -- End Extended Error Info
icc2_shell> source ./scripts/definitions.tcl
Error: File './net/tech/NDM/saed14rvt_1p9m.tf' cannot be found using search_path of: '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
Error: Cannot load technology file './net/tech/NDM/saed14rvt_1p9m.tf'. (LIB-007)
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 8 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ./net/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 8)
 -- End Extended Error Info
icc2_shell> source ./scripts/definitions.tcl
Error: File './var/tech/NDM/saed14rvt_1p9m.tf' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
Error: Cannot load technology file './var/tech/NDM/saed14rvt_1p9m.tf'. (LIB-007)
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 8 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ./var/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 8)
 -- End Extended Error Info
icc2_shell> source ./scripts/definitions.tcl
Error: File './net/tech/NDM/saed14rvt_1p9m.tf' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
Error: Cannot load technology file './net/tech/NDM/saed14rvt_1p9m.tf'. (LIB-007)
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl'
                stopped at line 8 due to error. (CMD-081)
Extended error info:
problem in create_lib
    while executing
"create_lib cic -technology ./net/tech/NDM/saed14rvt_1p9m.tf -ref_libs ./ref/lib/NDM/saed14rvt_frame_only.ndm/"
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/definitions.tcl" line 8)
 -- End Extended Error Info
icc2_shell> 
Error: Library '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/reflib.ndm' already exists
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
Error: File '../var/lib/db_nldm/saed14rvt_tt0p8v25c.db' cannot be found using search_path of: '/var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM /var/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM . .'. (FILE-002)
...Created 0 lib groups
Error: problem in create_lib
        Use error_info for more info. (CMD-013)
icc2_shell> create_ndm_lib
Error: unknown command 'create_ndm_lib' (CMD-005)
icc2_shell> file /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/
Error: unknown or ambiguous subcommand "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/": must be atime, attributes, channels, copy, delete, dirname, executable, exists, extension, isdirectory, isfile, join, link, lstat, mkdir, mtime, nativename, normalize, owned, pathtype, readable, readlink, rename, rootname, separator, size, split, stat, system, tail, tempfile, type, volumes, or writable
        Use error_info for more info. (CMD-013)
icc2_shell> set search_path ""
icc2_shell> set link_library {ref/lib/db_nldm/saed14rvt_tt0p8v25c.db}
ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
lib.configuration.default_flow_setup {}
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
lib.configuration.output_dir CLIBs
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
lib.configuration.lef_site_mapping {}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
lib.configuration.process_label_mapping {}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
lib.configuration.display_lm_messages false
icc2_shell> set search_path ""
icc2_shell> set link_library {ref/lib/db_nldm/saed14rvt_tt0p8v25c.db}
ref/lib/db_nldm/saed14rvt_tt0p8v25c.db
icc2_shell> set_app_options -list {lib.configuration.default_flow_setup {}};
lib.configuration.default_flow_setup {}
icc2_shell> set_app_options -list {lib.configuration.output_dir {CLIBs}}
lib.configuration.output_dir CLIBs
icc2_shell> set_app_options -list {lib.configuration.lef_site_mapping {}}
lib.configuration.lef_site_mapping {}
icc2_shell> set_app_options -list {lib.configuration.process_label_mapping {}}
lib.configuration.process_label_mapping {}
icc2_shell> set_app_options -list {lib.configuration.display_lm_messages {false}}
lib.configuration.display_lm_messages false
icc2_shell> create_lib -ref_libs {/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/lib/NDM/saed14rvt_frame_only.ndm/} -technology /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf cic
Warning: Pitch 0.600000 for layer MRDL is less than sum(4.000000) of minSpacing(2.000000) and minWidth(2.000000).(saed14rvt_1p9m.tf line:1445) (TECH-223)
Warning: The value of the pitch attribute of layer MRDL is invalid. Attribute pitch should not be less than sum of attribute minWidth and minSpacing. (saed14rvt_1p9m.tf line 1445) (TECH-050)
Information: Loading technology file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/NDM/saed14rvt_1p9m.tf' (FILE-007)
...Created 2 lib groups

... 2 cell libraries to build.


... checking whether need to build cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c.ndm under output directory: library not exists

... checking whether need to build cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... checking whether can reuse library under output directory
cannot reuse CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm under output directory: library not exists

... processing cell library: saed14rvt_tt0p8v25c.ndm (1/2)
... run lm_shell to build the cell library
........................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c.ndm

... processing cell library: saed14rvt_tt0p8v25c_physical_only.ndm (2/2)
... run lm_shell to build the cell library
....................
created new cell library under output directory: CLIBs/saed14rvt_tt0p8v25c_physical_only.ndm


Information: Successfully built 2 reference libraries: saed14rvt_tt0p8v25c.ndm saed14rvt_tt0p8v25c_physical_only.ndm. (LIB-093)
icc2_shell> read_verilog ./source/CIC_ADPCM_synthWrapper.v
Loading verilog file '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/source/CIC_ADPCM_synthWrapper.v'
Information: Reading Verilog into new design 'CIC_ADPCM_Wrapper' in library 'cic'. (VR-012)
Number of modules read: 1
Top level ports: 9
Total ports in all modules: 9
Total nets in all modules: 1965
Total instances in all modules: 1863
Elapsed = 00:00:00.22, CPU = 00:00:00.02
1
icc2_shell> link_block
Using libraries: cic saed14rvt_tt0p8v25c saed14rvt_tt0p8v25c_physical_only
Linking block cic:CIC_ADPCM_Wrapper.design
Information: User units loaded from library 'saed14rvt_tt0p8v25c' (LNK-040)
Design 'CIC_ADPCM_Wrapper' was successfully linked.
1
icc2_shell> initialize_floorplan
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M1'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M2'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M3'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M4'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M5'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M6'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M7'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'M8'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'vertical' routing direction for layer 'M9'. (DPUI-924)
Warning: The routing directions for layer 'M1 M2 M3 M4 M5 M6 M7 M8 M9 MRDL ' are missing. Auto deriving 'horizontal' routing direction for layer 'MRDL'. (DPUI-924)
Removing existing floorplan objects
Creating core...
Core utilization ratio = 70.29%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> source ./scripts/pg_core_straps.tcl
Information: The command 'remove_pg_via_master_rules' cleared the undo history. (UNDO-016)
No via def rule is found.
No pattern is found.
All strategies have been removed.
All strategy via rules have been removed.
Information: The command 'create_pg_std_cell_conn_pattern' cleared the undo history. (UNDO-016)
Successfully create standard cell rail pattern m0_rail_color.
Successfully set PG strategy m0_rail_strategy_pwr.
Successfully set PG strategy m0_rail_strategy_gnd.
Variable M1_stp is defined in -parameters option but not used by any pattern expression.
Warning: Some defined variables in -parameters option are not used by other options. (PGR-501)
Successfully create mesh pattern m1_color2_mesh.
Successfully set PG strategy m1_color2_strategy_gnd.
Successfully set PG strategy m1_color2_strategy_pwr.
Successfully set via def rule vias.
Successfully set strategy via rule vias_rule_pwr.
Successfully set strategy via rule vias_rule_gnd.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_gnd.
Updating strategy m1_color2_strategy_gnd.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_gnd .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_gnd .
Creating via shapes for strategies m1_color2_strategy_gnd .
Working on strategy m1_color2_strategy_gnd.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_gnd.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 74 wires.
Committing wires takes 0.00 seconds.
Committed 2576 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
Sanity check for inputs.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Updating PG strategies.
Updating strategy m0_rail_strategy_pwr.
Updating strategy m1_color2_strategy_pwr.
Loading library and design information.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies m1_color2_strategy_pwr .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies m1_color2_strategy_pwr .
Creating via shapes for strategies m1_color2_strategy_pwr .
Working on strategy m1_color2_strategy_pwr.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Creating standard cell rails.
Creating standard cell rails for strategy m0_rail_strategy_pwr.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 75 wires.
Committing wires takes 0.00 seconds.
Committed 2668 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> source ./scriots/mcmm.tcl
Error: could not open script file "./scriots/mcmm.tcl" (CMD-015)
icc2_shell> source ./scripts/mcmm.tcl
Error: File '../ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' cannot be found using search_path of: ' .'. (FILE-002)
Error: Unable to open file '../ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech            -tlup $tlup_max                 -layermap $tlup_map             -name tlup_max"
    (procedure "setup_tlup" line 3)
    invoked from within
"setup_tlup ../ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus ../ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus ../ref/tech/star_rc/saed14nm_tf_itf_t..."
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl" line 16)
 -- End Extended Error Info
icc2_shell> source ./scripts/mcmm.tcl
Error: File '../ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' cannot be found using search_path of: ' .'. (FILE-002)
Error: Unable to open file '../ref/tech/star_rc/saed14nm_tf_itf_tluplus.map' for reading; layer map file read problem (FILE-001)
Information: script '/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl'
                stopped at line 16 due to error. (CMD-081)
Extended error info:

    while executing
"read_parasitic_tech            -tlup $tlup_max                 -layermap $tlup_map             -name tlup_max"
    (procedure "setup_tlup" line 3)
    invoked from within
"setup_tlup ./ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus ./ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus ../ref/tech/star_rc/saed14nm_tf_itf_tlu..."
    (file "/net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl" line 16)
 -- End Extended Error Info
icc2_shell> source ./scripts/mcmm.tcl
 mapping = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/saed14nm_tf_itf_tluplus.map 


Corner: slow
 early_spec = tlup_max
 tlup_max = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 
 late_spec = tlup_max
 tlup_max = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/max/saed14nm_1p9m_Cmax.tluplus 


Corner: fast
 early_spec = tlup_min
 tlup_min = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 
 late_spec = tlup_min
 tlup_min = /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/ref/tech/star_rc/min/saed14nm_1p9m_Cmin.tluplus 

library = cic 
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Scenario func_slow (mode func corner slow) is active for setup/hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Scenario func_fast (mode func corner fast) is active for hold/leakage_power/dynamic_power/max_transition/max_capacitance/min_capacitance analysis.
Warning: Redefining clock 'clk'.  
        Previously defined at: /net/marysrock.ece.Virginia.EDU/maryisan/users/fcc9ya/synopsys/asic/asic_project/icc2_shell/scripts/mcmm.tcl, line 34 (UIC-034)
place.coarse.continue_on_missing_scandef true
icc2_shell> create_placement -floorplan
Information: Starting 'create_placement' (FLW-8000)
Information: Time: 2025-05-01 18:52:58 / Session: 1.95 hr / Command: 0.00 hr / Memory: 497 MB (FLW-8100)
Creating appropriate block views (if needed)...
Multi-Processing Summary
  Max number of cores for parent process: 1; hostname: gridley.ece.Virginia.EDU
  No distributed processing
Command Option Settings Summary
  -floorplan -effort medium
Information: All hard macros are fixed, no hard macro placement is done. (DPP-416)
Generating automatic soft blockages for CIC_ADPCM_Wrapper, hor/vert channel sizes are 2.4/2.4
Placing top level std cells.
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
Running block placement.
Floorplan placement done.
****************************************
Report : report_placement
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Thu May  1 18:52:59 2025
****************************************

  Wire length report (all)
  ==================
  wire length in design CIC_ADPCM_Wrapper: 6828.832 microns.
    number of nets with unassigned pins: 9
  wire length in design CIC_ADPCM_Wrapper (see through blk pins): 6828.832 microns.
  ------------------
  Total wire length: 6828.832 microns.

  Physical hierarchy violations report
  ====================================
  Violations in design CIC_ADPCM_Wrapper:
     0 cells have placement violation.
  ------------------------------------
  Total 0 cells have placement violation.

  Voltage area violations report
  ====================================
  Voltage area placement violations in design CIC_ADPCM_Wrapper:
     0 cells placed outside the voltage area which they belong to.
  ------------------------------------
  Total 0 macro cells placed outside the voltage area which they belong to.

  Hard macro to hard macro overlap report
  =======================================
  HM to HM overlaps in design CIC_ADPCM_Wrapper: 0
  ---------------------------------------
  Total hard macro to hard macro overlaps: 0

Information: Default error view CIC_ADPCM_Wrapper_dpplace.err is created in GUI error browser. (DPP-054)
Information: Elapsed time for create_placement excluding pending time: 00:00:01.20. (DPUI-902)
Information: CPU time for create_placement : 00:00:01.01. (DPUI-903)
Information: Peak memory usage for create_placement : 578 MB. (DPUI-904)
Information: Ending 'create_placement' (FLW-8001)
Information: Time: 2025-05-01 18:52:59 / Session: 1.95 hr / Command: 0.00 hr / Memory: 578 MB (FLW-8100)
1
icc2_shell> legalizw_placemet
Error: unknown command 'legalizw_placemet' (CMD-005)
icc2_shell> legalizw_placement
Error: unknown command 'legalizw_placement' (CMD-005)
icc2_shell> legalize_placement
Information: Starting 'legalize_placement' (FLW-8000)
Information: Time: 2025-05-01 18:53:24 / Session: 1.96 hr / Command: 0.00 hr / Memory: 578 MB (FLW-8100)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Site master "unit" has neither X-Symmetry nor Y-Symmetry. The "legal orientations" for the standard cells will be limited. (LGL-031)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 92 shapes out of 92 total shapes.
Cached 5244 vias out of 5244 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.1100 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 57 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         1845        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1845
number of references:                57
number of site rows:                 56
number of locations attempted:    27491
number of locations failed:        1051  (3.8%)

Legality of references at locations:
3 references had failures.

Worst 3 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   231       2909       685 ( 23.5%)        930       204 ( 21.9%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    17        232        92 ( 39.7%)        144        46 ( 31.9%)  SAEDRVT14_FDP_V2LP_0P5
     2         40        21 ( 52.5%)          8         3 ( 37.5%)  SAEDRVT14_EN3_U_0P5

Worst 3 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     2         40        21 ( 52.5%)          8         3 ( 37.5%)  SAEDRVT14_EN3_U_0P5
    17        232        92 ( 39.7%)        144        46 ( 31.9%)  SAEDRVT14_FDP_V2LP_0P5
   231       2909       685 ( 23.5%)        930       204 ( 21.9%)  SAEDRVT14_FDPRBQ_V2LP_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1845 (17766 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.223 um ( 0.37 row height)
rms weighted cell displacement:   0.223 um ( 0.37 row height)
max cell displacement:            1.156 um ( 1.93 row height)
avg cell displacement:            0.188 um ( 0.31 row height)
avg weighted cell displacement:   0.188 um ( 0.31 row height)
number of cells moved:             1845
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: enc/dequantSamp_reg[0] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.2126,21.6557)
  Legal location: (31.376,22.8)
  Displacement:   1.156 um ( 1.93 row height)
Cell: U2019 (SAEDRVT14_INV_0P5)
  Input location: (33.3738,11.5394)
  Legal location: (32.634,12)
  Displacement:   0.871 um ( 1.45 row height)
Cell: U1088 (SAEDRVT14_OAI22_0P5)
  Input location: (31.4188,7.3114)
  Legal location: (32.116,7.8)
  Displacement:   0.851 um ( 1.42 row height)
Cell: enc/dequantSamp_reg[11] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.808,1.8812)
  Legal location: (31.154,2.4)
  Displacement:   0.835 um ( 1.39 row height)
Cell: DP_OP_85J1_126_8300/U10 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (31.8915,4.9761)
  Legal location: (31.08,4.8)
  Displacement:   0.830 um ( 1.38 row height)
Cell: enc/dequantSamp_reg[1] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.7558,20.6002)
  Legal location: (31.82,19.8)
  Displacement:   0.803 um ( 1.34 row height)
Cell: U2042 (SAEDRVT14_INV_0P5)
  Input location: (9.6613,12.5525)
  Legal location: (9.398,13.2)
  Displacement:   0.699 um ( 1.16 row height)
Cell: DP_OP_85J1_126_8300/U15 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (28.1355,17.7715)
  Legal location: (28.786,18)
  Displacement:   0.689 um ( 1.15 row height)
Cell: U1225 (SAEDRVT14_INV_0P5)
  Input location: (9.7747,7.2704)
  Legal location: (9.768,6.6)
  Displacement:   0.670 um ( 1.12 row height)
Cell: U2087 (SAEDRVT14_INV_0P5)
  Input location: (33.356,2.4284)
  Legal location: (33.374,1.8)
  Displacement:   0.629 um ( 1.05 row height)

Legalization succeeded.
Total Legalizer CPU: 2.015
Total Legalizer Wall Time: 2.080
----------------------------------------------------------------
Information: Ending 'legalize_placement' (FLW-8001)
Information: Time: 2025-05-01 18:53:26 / Session: 1.96 hr / Command: 0.00 hr / Memory: 578 MB (FLW-8100)
1
icc2_shell> clock_opt
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-05-01 19:00:47 / Session: 2.08 hr / Command: 0.00 hr / Memory: 578 MB (FLW-8100)
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: Dynamic Scenario ASR Mode:  3
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111068 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441452 ohm/um, via_r = 0.397424 ohm/cut, c = 0.121406 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-05-01 19:00:48 / Session: 2.08 hr / Command: 0.00 hr / Memory: 612 MB (FLW-8100)

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-05-01 19:00:48 / Session: 2.08 hr / Command: 0.00 hr / Memory: 612 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.15 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 92 shapes out of 92 total shapes.
Cached 5244 vias out of 5244 total vias.
Total 0.2100 seconds to build cellmap data
Total 0.0400 seconds to load 1863 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1863; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7114, cell height 0.6000, cell area 0.4269 for total 1863 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.26 sec. (CTS-104)
Using the hold scaling of 1.000000 for scenario: CTS_DRC_OFF_SCEN0
Setting target skew for clock: clk (mode func corner fast) as 0.045000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: The RC mode used is VR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
ML Acceleration:                           off
************************************************************
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
A total of 0 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 1
  Level 0 Num Nodes: 1
Processing Echelon 1
Warning: Buffert-tree root clk skipped, because it has no valid location
Warning: Buffert-tree root clk skipped, because it has no valid location
ZBUF_CTS_SANITY_CHECK_WARNING: Unable to create NBM for clk
Processing parameter set (max_tran 0.500000 max_cap 0.600000)
Design scenario: CTS_DRC_OFF_SCEN0 (corner = fast, mode = func)
Design scenario: CTS_DRC_OFF_SCEN1 (corner = slow, mode = func)
Scenario: Setup:Y Leakage:Y Dynamic:Y MaxTran: N  CTS_DRC_OFF_SCEN1 (func:slow)
Scenario: Valid: Y Useful:Y  CTS_DRC_OFF_SCEN1 (func:slow)
Max-CTS: All active scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active leakage power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Max-CTS: All active dynamic power scenarios
   Mode: func  Corner: slow  Scenario: CTS_DRC_OFF_SCEN1
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario CTS_DRC_OFF_SCEN1 timingCorner slow
INFO: Using corner slow for worst leakage corner
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
INFO: Using corner slow for worst dynamic corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.023441
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = 0.475000  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
Warning: Buffert-tree root clk skipped, because it has no valid location
bmap: stepx = 30000
Core Area = 12 X 12 ()
Warning: Buffert-tree root clk skipped, because it has no valid location
Done
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (func)
 Design rule constraints:
     max transition = 0.500000
     max capacitance = 600.000000
 Number of Sinks = 0
 Number of Gates = 0
 Number of Loads = 0
Warning: Buffert-tree root clk skipped, because it has no valid location
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.40 sec, cpu time is 0 hr : 0 min : 0.39 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Design rule constraints:
     max fanout  = 1000000
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.04 sec, cpu time is 0 hr : 0 min : 0.04 sec. (CTS-104)
There are 0 buffers and 0 inverters added (total area 0.00) by Clock Tree Synthesis.
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 0 out of 155, orientation changed without moving: 0
Clock sink displacement max = 0.000000 um, average = 0.000000 um
Clock sink with large displacement: 0 (Threshold: 1.800000 um)
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Total number of global routed clock nets: 1
Information: The run time for clock net global routing is 0 hr : 0 min : 0.57 sec, cpu time is 0 hr : 0 min : 0.56 sec. (CTS-104)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 1964 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
 Clock cells info: buffer count: 0, buffer area: 0.00, cell count: 0, cell area: 0.00
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
Started Initial DRC Fixing at Thu May  1 19:00:50 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Initial DRC Fixing at Thu May  1 19:00:50 2025 (elapsed: 0:00:00)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.01 sec, cpu time is 0 hr : 0 min : 0.01 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
Started Optimization at Thu May  1 19:00:50 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: func root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Default network flow optimizer made 0 successful improvements out of 0 iterations
Resized 0, relocated 0, deleted 0, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 1.86 sec, cpu time is 0 hr : 0 min : 1.86 sec.
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0058            0.0000          cic/section_out3_reg[17]/CK
Shortest path:
  (0) 0.0000            0.0000          cic/output_register_reg[5]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0061            0.0000          cic/section_out3_reg[17]/CK
Shortest path:
  (0) 0.0000            0.0000          cic/output_register_reg[5]/CK

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Removal: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.88 sec, cpu time is 0 hr : 0 min : 1.87 sec.
Finished Optimization at Thu May  1 19:00:51 2025 (elapsed: 0:00:01)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for skew latency optimization and Area Recovery is 0 hr : 0 min : 1.89 sec, cpu time is 0 hr : 0 min : 1.88 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
Started Final DRC Fixing at Thu May  1 19:00:51 2025
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                                                                                                                                         
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Finished Final DRC Fixing at Thu May  1 19:00:51 2025 (elapsed: 0:00:00)
Scenario func:fast
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0058       0.0058            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Scenario func:slow
Clock                     Latency         Skew     DRCViols    WorstTran     WorstCap        BufCt      BufArea     CellArea   ClkWireLen
-------------------- ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------ ------------
clk                        0.0061       0.0061            0       0.0000       0.0000            0       0.0000       0.0000     313.0520
                          +0.0000      +0.0000           +0      +0.0000      +0.0000           +0      +0.0000      +0.0000      +0.0000
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Local skew optimization
************************************************************
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 1964, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.34     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0033  0.0033  0.0033  0.0033   fast
clk          Yes     0.0035  0.0035  0.0035  0.0035   slow

Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111068 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441452 ohm/um, via_r = 0.397424 ohm/cut, c = 0.121406 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Information: The run time for Solver based local skew opt: Initialization is 0 hr : 0 min : 0.55 sec, cpu time is 0 hr : 0 min : 0.54 sec. (CTS-104)
Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (cto1, last_qor_strategy): 3 engines
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.076601, elapsed 0.075129, speed up 1.019593.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 1964, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario func_slow.
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_12' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_CKGTNLT_V5_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: fast, id = 2
          isHold: wns = 0.032055, unweighted tns = 0.000000

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = -0.454601, unweighted tns = -55.036823
          isHold: wns = -0.017429, unweighted tns = -1.526618

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997865
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997848
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994819

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.886176
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.888334
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.995122

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.616497
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.617000
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.994681

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.454601, TNS = -55.036823, NVP = 277
 Design (hold) WNHS = -0.017429, TNHS = -1.526618, NHVP = 154

    Scenario func_slow  WNS = -0.454601, TNS = -55.036822, NVP = 277
    Scenario func_fast  WNHS = 0.032055, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.526618, NHVP = 154
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.455, TNS = -55.037, NVP = 277, UNWEIGHTED_TNS = -55.037, WNHS = -0.017, TNHS = -1.527, NHVP = 154, UNWEIGHTED_TNHS = -1.527, R2R(wns=-0.454601, tns=-55.036823, nvp=277)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.267607, Leakage = 0.000514, Internal = 1.086612, Switching = 0.180480
 CCD flow runtime: cpu 5.710774, elapsed 5.240421, speed up 1.089755.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Information: The run time for Solver based local skew opt is 0 hr : 0 min : 5.37 sec, cpu time is 0 hr : 0 min : 5.84 sec. (CTS-104)
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
Information: The run time for Solver based local skew opt: Wrap-up is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   33  Alloctr   33  Proc 5406 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   37  Alloctr   38  Proc 5406 
Net statistics:
Total number of nets     = 1964
Number of nets to route  = 1
Number of single or zero port nets = 2
3 nets are fully connected,
 of which 2 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   38  Alloctr   38  Proc 5406 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.34     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   38  Alloctr   39  Proc 5406 
Net Count 1, Total HPWL 49 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL         49 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   38  Alloctr   39  Proc 5406 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   38  Alloctr   39  Proc 5406 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  106  Alloctr  107  Proc 5406 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 245.22
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.16
Initial. Layer M3 wire length = 174.10
Initial. Layer M4 wire length = 66.96
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 200
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 132
Initial. Via VIA34SQ_C count = 68
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  106  Alloctr  107  Proc 5406 

Congestion utilization per direction:
Average vertical track utilization   =  1.25 %
Peak    vertical track utilization   =  8.70 %
Average horizontal track utilization =  1.00 %
Peak    horizontal track utilization =  9.09 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  106  Alloctr  107  Proc 5406 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   73  Alloctr   73  Proc    0 
[GR: Done] Total (MB): Used  106  Alloctr  107  Proc 5406 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   65  Alloctr   65  Proc 5406 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 1964 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Local skew optimization is 0 hr : 0 min : 7.84 sec, cpu time is 0 hr : 0 min : 8.26 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Information: The run time for postlude is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:11.88u 00:00:00.25s 00:00:11.79e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0033  0.0033  0.0033  0.0033   fast
clk          Yes     0.0035  0.0035  0.0035  0.0035   slow

Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-05-01 19:00:59 / Session: 2.09 hr / Command: 0.00 hr / Memory: 1412 MB (FLW-8100)

Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 1964 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111068 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441452 ohm/um, via_r = 0.397424 ohm/cut, c = 0.121406 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1962, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1962, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   218 s (  0.06 hr )  ELAPSE:  7508 s (  2.09 hr )  MEM-PEAK:  1411 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)

Clock-opt timing update complete          CPU:   218 s (  0.06 hr )  ELAPSE:  7508 s (  2.09 hr )  MEM-PEAK:  1411 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.4546    55.0368    277   0.0174     1.5266    154
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        6 257172.219
    2   *   0.4546    55.0368  55.0368    277   0.0174     1.5266    154        0     0.0000        6 257172.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.4546    55.0368  55.0368    277   0.0174     1.5266    154        0     0.0000        6 257172.219       795.23       1863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.4546    55.0368  55.0368    277   0.0174     1.5266    154        0        6 257172.219       795.23       1863
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   222 s (  0.06 hr )  ELAPSE:  7512 s (  2.09 hr )  MEM-PEAK:  1411 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario func_fast  WNS = invalid, TNS = invalid (DRC only), NVP = 0
    Scenario func_slow  WNS = 0.454601, TNS = 55.036822, NVP = 277
    Scenario func_fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario func_slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:05:11     0.455    55.037   795.226     0.000    74.387         2       277         0     0.000      1411 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 1863 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1863; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7114, cell height 0.6000, cell area 0.4269 for total 1863 placed and application fixed cells
Clock-opt optimization Phase 4 Iter  1         55.04       55.04      1.53         5        795.23   257172.22        1863              2.09      1411


Clock-opt optimization Phase 6 Iter  1         55.04       55.04      1.53         5        795.23   257172.22        1863              2.09      1411
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Clock-opt optimization Phase 6 Iter  2         55.04       55.04      1.53         5        795.23   257172.22        1863              2.09      1411
Warning: High fanout net "n781" could be partially buffered because tool finds some unbufferable segments on it. (OPT-066)
Clock-opt optimization Phase 6 Iter  3         55.04       55.04      1.53         5        795.23   257172.22        1863              2.09      1411
Clock-opt optimization Phase 6 Iter  4         55.04       55.04      1.53         5        795.23   257172.22        1863              2.09      1411

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (23/4)
INFO: Derive col count 5 from GR congestion map (23/4)
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 7 Iter  1         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  2         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  3         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  4         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Clock-opt optimization Phase 7 Iter  5         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  6         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  7         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  8         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter  9         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 10         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 11         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 12         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 13         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 14         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 15         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 16         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 17         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 18         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411
Clock-opt optimization Phase 7 Iter 19         55.04       55.04      1.53         5        804.99   265831.91        1888              2.09      1411


Clock-opt optimization Phase 9 Iter  1          6.33        6.33      1.53         5        854.01   299436.97        1934              2.09      1411

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-05-01 19:01:26 / Session: 2.09 hr / Command: 0.01 hr / Memory: 1412 MB (FLW-8100)
Clock-opt optimization Phase 10 Iter  1         6.33        6.33      1.53         5        854.01   299436.97        1934              2.09      1411
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Final CTS reduces 0 scenarios for late condition, and 1 scenarios for early condition
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.14 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Layer M3: cached 92 shapes out of 267 total shapes.
Cached 5244 vias out of 5444 total vias.
Total 0.1700 seconds to build cellmap data
Total 0.0400 seconds to load 1934 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1934; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7360, cell height 0.6000, cell area 0.4416 for total 1934 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.27 sec, cpu time is 0 hr : 0 min : 0.21 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 0 out of 0 clock cells have been moved due to NDR or via ladder related legalization rules.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Information: The run time for balance point scaling is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 0 cell(s), relocated 0 cell(s), cloned 0 repeater(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0058; ID = 0.0058; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0061; ID = 0.0061; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufCount = 0; ClockBufArea = 0.0000; ClockCellArea = 0.0000; ClockWireLen = 313.0520; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 0 time(s) for 0 net(s) and restoring ZGR invoked 0 time(s) for 0 net(s)
There are 0 buffers added and 0 inverters added by Clock Tree Optimization.
Mark clock trees...
Marking clock synthesized attributes

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CCD will use corner slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
INFO: Clock latencies not changed
CUS IO adjustment after BDCCD done not change IO
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 2035, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.31     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
There is no CTS reference for ICG cells
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (budget_implementation, last_qor_strategy): 3 engines
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 15, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 20, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 35, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 35, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
Drc Mode Option: auto
CCD blasted path groups
CCD initialization runtime: cpu 0.062458, elapsed 0.062623, speed up 0.997365.

CCD-Info: App options set by user
   No CCD app option is set.

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 288, DR 0), data (VR 2035, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270
 All scenarios used by CCD
    scenario 0: func_fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, setup blocked , hold blocked 
          mode: func, id = 1
          corner: fast, id = 2
          isHold: wns = nan, unweighted tns = nan

    scenario 1: func_slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap
          mode: func, id = 1
          corner: slow, id = 1
          isSetup: wns = -0.245490, unweighted tns = -6.341954
          isHold: wns = -0.017429, unweighted tns = -1.416276

Enable clock slack update

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997711
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997693
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997624

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997596
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997607
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.000000

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270

    Optimization Summary                

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          0.997604
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       0.997627
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997623

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.245490, TNS = -6.341954, NVP = 63
 Design (hold) WNHS = -0.017429, TNHS = -1.416276, NHVP = 145

    Scenario func_slow  WNS = -0.245490, TNS = -6.341954, NVP = 63
    Scenario func_slow  WNHS = -0.017429, TNHS = -1.416276, NHVP = 145
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.245, TNS = -6.342, NVP = 63, UNWEIGHTED_TNS = -6.342, WNHS = -0.017, TNHS = -1.416, NHVP = 145, UNWEIGHTED_TNHS = -1.416, R2R(wns=-0.245490, tns=-6.341954, nvp=63)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 0.662071, Leakage = 0.000599, Internal = 0.551203, Switching = 0.110270
 CCD flow runtime: cpu 1.230576, elapsed 1.243997, speed up 0.989211.
CCD unblasted path groups
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =     0 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 5410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   41  Proc 5410 
Net statistics:
Total number of nets     = 2035
Number of nets to route  = 1
Number of single or zero port nets = 2
5 nets are fully connected,
 of which 4 are detail routed and 1 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   42  Proc 5410 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.31     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   42  Alloctr   43  Proc 5410 
Net Count 1, Total HPWL 49 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL         49 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   42  Alloctr   43  Proc 5410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   42  Alloctr   43  Proc 5410 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Initial Routing] Total (MB): Used  110  Alloctr  111  Proc 5410 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 245.22
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.16
Initial. Layer M3 wire length = 174.10
Initial. Layer M4 wire length = 66.96
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 200
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 132
Initial. Via VIA34SQ_C count = 68
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   69  Alloctr   69  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  110  Alloctr  111  Proc 5410 

Congestion utilization per direction:
Average vertical track utilization   =  1.25 %
Peak    vertical track utilization   =  8.70 %
Average horizontal track utilization =  1.00 %
Peak    horizontal track utilization =  9.09 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  110  Proc 5410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   73  Alloctr   73  Proc    0 
[GR: Done] Total (MB): Used  110  Alloctr  110  Proc 5410 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   69  Proc 5410 
Skip track assign
Skip detail route
Updating the database ...
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2035 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.111671 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441106 ohm/um, via_r = 0.396601 ohm/cut, c = 0.121787 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 4.72 sec, cpu time is 0 hr : 0 min : 5.17 sec. (CTS-104)
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 55 total shapes.
Layer M3: cached 92 shapes out of 267 total shapes.
Cached 5244 vias out of 5444 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 112 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         1916        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1916
number of references:               112
number of site rows:                 56
number of locations attempted:    16517
number of locations failed:         676  (4.1%)

Legality of references at locations:
17 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   231       1781       441 ( 24.8%)        508       102 ( 20.1%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    17        136        48 ( 35.3%)         56        11 ( 19.6%)  SAEDRVT14_FDP_V2LP_0P5
     3         32         9 ( 28.1%)         16         3 ( 18.8%)  SAEDRVT14_OR2_4
     1         16         7 ( 43.8%)          8         4 ( 50.0%)  SAEDRVT14_ND3B_2
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  SAEDRVT14_NR2_4
     2         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_BUF_6
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_INV_S_6
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_U_0P5
     3         24         2 (  8.3%)         16         2 ( 12.5%)  SAEDRVT14_BUF_4
     4         32         3 (  9.4%)          8         1 ( 12.5%)  SAEDRVT14_BUF_S_3

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_U_0P5
     1         16         7 ( 43.8%)          8         4 ( 50.0%)  SAEDRVT14_ND3B_2
     1          8         3 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_2
     2         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_BUF_6
     1         16         6 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_INV_S_6
     1         16         6 ( 37.5%)         16         5 ( 31.2%)  SAEDRVT14_NR2_4
    17        136        48 ( 35.3%)         56        11 ( 19.6%)  SAEDRVT14_FDP_V2LP_0P5
     3         32         9 ( 28.1%)         16         3 ( 18.8%)  SAEDRVT14_OR2_4
     1          8         2 ( 25.0%)          0         0 (  0.0%)  SAEDRVT14_EO2_1P5
   231       1781       441 ( 24.8%)        508       102 ( 20.1%)  SAEDRVT14_FDPRBQ_V2LP_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1916 (19090 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.147 um ( 0.25 row height)
rms weighted cell displacement:   0.147 um ( 0.25 row height)
max cell displacement:            1.072 um ( 1.79 row height)
avg cell displacement:            0.056 um ( 0.09 row height)
avg weighted cell displacement:   0.056 um ( 0.09 row height)
number of cells moved:              469
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ZBUF_2_inst_253 (SAEDRVT14_BUF_UCDC_0P5)
  Input location: (11.47,27.6)
  Legal location: (10.582,27)
  Displacement:   1.072 um ( 1.79 row height)
Cell: U2042 (SAEDRVT14_INV_0P5)
  Input location: (9.398,13.2)
  Legal location: (8.584,13.8)
  Displacement:   1.011 um ( 1.69 row height)
Cell: ZBUF_24119_inst_228 (SAEDRVT14_BUF_8)
  Input location: (9.472,13.2)
  Legal location: (8.732,12.6)
  Displacement:   0.953 um ( 1.59 row height)
Cell: ZBUF_78_inst_263 (SAEDRVT14_BUF_4)
  Input location: (8.954,32.4)
  Legal location: (8.288,33)
  Displacement:   0.896 um ( 1.49 row height)
Cell: ZBUF_1582_inst_225 (SAEDRVT14_BUF_8)
  Input location: (9.694,13.2)
  Legal location: (10.36,13.8)
  Displacement:   0.896 um ( 1.49 row height)
Cell: U1775 (SAEDRVT14_NR2_ISO_1)
  Input location: (6.068,33)
  Legal location: (6.956,33)
  Displacement:   0.888 um ( 1.48 row height)
Cell: ZBUF_501_inst_236 (SAEDRVT14_BUF_U_0P5)
  Input location: (9.472,13.2)
  Legal location: (8.88,13.8)
  Displacement:   0.843 um ( 1.40 row height)
Cell: U1623 (SAEDRVT14_ND2_CDC_1)
  Input location: (12.358,28.2)
  Legal location: (13.172,28.2)
  Displacement:   0.814 um ( 1.36 row height)
Cell: ZBUF_46_inst_284 (SAEDRVT14_BUF_S_0P75)
  Input location: (5.402,33)
  Legal location: (4.884,32.4)
  Displacement:   0.793 um ( 1.32 row height)
Cell: U2324 (SAEDRVT14_ND2_ECO_1)
  Input location: (1.332,28.8)
  Legal location: (0.814,29.4)
  Displacement:   0.793 um ( 1.32 row height)

 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 1.11 sec, cpu time is 0 hr : 0 min : 1.10 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 1 flat clock tree nets.
There are 0 non-sink instances (total area 0.00) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 0 inverters (total area 0.00).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.17u 00:00:00.00s 00:00:06.80e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 1934 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1934; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
Average cell width 0.7360, cell height 0.6000, cell area 0.4416 for total 1934 placed and application fixed cells
Information: Current block utilization is '0.75560', effective utilization is '0.75489'. (OPT-055)

    Scenario func_slow  WNS = 0.249293, TNS = 6.508666, NVP = 63

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      2:05:41     0.249     6.509   854.011     0.000     0.000        73       277         0     0.000      1411 

Information: Ending clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-05-01 19:01:34 / Session: 2.09 hr / Command: 0.01 hr / Memory: 1412 MB (FLW-8100)


Clock-opt optimization Phase 12 Iter  1         6.51        6.51      1.53         5        854.01   299436.97        1934              2.09      1411

Enable dominated scenarios

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization complete                 6.51        6.51      1.53         5        854.01   299436.97        1934              2.09      1411
Co-efficient Ratio Summary:
4.193421640515  6.578033676312  2.479634780859  7.744104240401  0.485050001096  3.179565985346  5.567229154587  2.894454387461  6.565921217863  9.017937105874  3.129387021708  9.863408021300  6.078209264085
2.744208386583  8.318110107589  9.699220529665  2.464640650064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578393224  7.891065139987  2.191104625145  0.963810441094
2.700148488241  3.840455567022  3.750201556741  7.663475542299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111112371  4.726994517667  7.205104034618  8.278437698268
1.183725123254  3.334437587820  5.867600810208  7.173893785364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.256555433154  1.226250426675  7.050538294780
2.403928197184  6.139852176934  4.100210698090  1.274714889655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.645085124449  6.381651053032  9.187567422495
0.513656710174  5.027570240442  6.119813078083  6.181478612107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.491391598274  3.368469795017  4.897204949020
6.860149268905  2.000104683571  9.095345539569  2.197047009512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.601659608653  7.173418119633  9.939655108373
3.617852796502  8.946772287419  1.169969182564  4.529942956262  3.090979409795  5.580726136993  1.131397763510  0.721709625254  7.515947417690  0.649322209371  1.036974639388  5.811594067382  5.826823283342
4.349383216354  0.216216568174  9.612142072384  7.311152082104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.426406047076  2.804108878631  1.265493452200
0.417760337452  1.833872015848  6.448557387945  4.848379412548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.533686236298  2.764651370557  9.324309338770
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2035 nets, 1 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112232 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441106 ohm/um, via_r = 0.396601 ohm/cut, c = 0.121827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.2495     6.5213     63   0.0174     1.3909    145
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 299436.969
    2   *   0.2495     6.5213   6.5213     63   0.0174     1.3909    145        0     0.0000        0 299436.969
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2495     6.5213   6.5213     63   0.0174     1.3909    145        0     0.0000        0 299436.969       854.01       1934
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.2495     6.5213   6.5213     63   0.0174     1.3909    145        0        0 299436.969       854.01       1934

Clock-opt command complete                CPU:   253 s (  0.07 hr )  ELAPSE:  7542 s (  2.10 hr )  MEM-PEAK:  1411 MB
Clock-opt command statistics  CPU=35 sec (0.01 hr) ELAPSED=35 sec (0.01 hr) MEM-PEAK=1.378 GB

Information: Ending clock_opt / build_clock (FLW-8001)
Information: Time: 2025-05-01 19:01:34 / Session: 2.10 hr / Command: 0.01 hr / Memory: 1412 MB (FLW-8100)

Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-05-01 19:01:35 / Session: 2.10 hr / Command: 0.01 hr / Memory: 1412 MB (FLW-8100)

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-05-01 19:01:35 / Session: 2.10 hr / Command: 0.01 hr / Memory: 1412 MB (FLW-8100)
Clock-opt optimization Phase 16 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              2.10      1411
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   36  Alloctr   37  Proc 5410 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   41  Alloctr   41  Proc 5410 
Net statistics:
Total number of nets     = 2035
Number of nets to route  = 1
Number of single or zero port nets = 2
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   42  Alloctr   42  Proc 5410 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.30     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   42  Alloctr   43  Proc 5410 
Net Count 1, Total HPWL 49 microns
HPWL   0 ~  100 microns: Net Count        1     Total HPWL         49 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   42  Alloctr   43  Proc 5410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  218  Alloctr  219  Proc 5410 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  218  Alloctr  219  Proc 5410 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 246.19
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 4.16
Initial. Layer M3 wire length = 176.82
Initial. Layer M4 wire length = 65.20
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 200
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 133
Initial. Via VIA34SQ_C count = 67
Initial. Via VIA45SQ count = 0
Initial. Via VIA56SQ count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  218  Alloctr  219  Proc 5410 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 246.19
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 4.16
phase1. Layer M3 wire length = 176.82
phase1. Layer M4 wire length = 65.20
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 200
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 133
phase1. Via VIA34SQ_C count = 67
phase1. Via VIA45SQ count = 0
phase1. Via VIA56SQ count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  177  Alloctr  177  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  218  Alloctr  219  Proc 5410 

Congestion utilization per direction:
Average vertical track utilization   =  1.29 %
Peak    vertical track utilization   =  8.70 %
Average horizontal track utilization =  1.00 %
Peak    horizontal track utilization =  9.09 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  218  Alloctr  218  Proc 5410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used  181  Alloctr  181  Proc    0 
[GR: Done] Total (MB): Used  218  Alloctr  218  Proc 5410 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   32  Alloctr   32  Proc    0 
[End of Global Routing] Total (MB): Used   68  Alloctr   69  Proc 5410 

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   33  Alloctr   33  Proc 5410 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 403 of 697


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   34  Alloctr   35  Proc 5410 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   34  Alloctr   35  Proc 5410 

Number of wires with overlap after iteration 1 = 257 of 567


Wire length and via report:
---------------------------
Number of M1 wires: 0             : 0
Number of M2 wires: 257                  VIA12SQ_C: 0
Number of M3 wires: 220                  VIA23SQ_C: 191
Number of M4 wires: 86           VIA34SQ_C: 121
Number of M5 wires: 4            VIA45SQ: 8
Number of M6 wires: 0            VIA56SQ: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 567               vias: 320

Total M1 wire length: 0.0
Total M2 wire length: 53.4
Total M3 wire length: 209.6
Total M4 wire length: 86.0
Total M5 wire length: 1.4
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 350.3

Longest M1 wire length: 0.0
Longest M2 wire length: 1.5
Longest M3 wire length: 4.6
Longest M4 wire length: 2.8
Longest M5 wire length: 0.5
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   32  Alloctr   34  Proc 5410 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   43  Alloctr   44  Proc 5410 
Total number of nets = 2035, of which 0 are not extracted
Total number of open nets = 2030, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  13/36 Partitions, Violations =  111
Routed  14/36 Partitions, Violations =  186
Routed  15/36 Partitions, Violations =  251
Routed  16/36 Partitions, Violations =  259
Routed  17/36 Partitions, Violations =  277
Routed  18/36 Partitions, Violations =  335
Routed  19/36 Partitions, Violations =  388
Routed  20/36 Partitions, Violations =  456
Routed  21/36 Partitions, Violations =  482
Routed  22/36 Partitions, Violations =  517
Routed  23/36 Partitions, Violations =  575
Routed  24/36 Partitions, Violations =  615
Routed  25/36 Partitions, Violations =  615
Routed  26/36 Partitions, Violations =  663
Routed  27/36 Partitions, Violations =  663
Routed  28/36 Partitions, Violations =  704
Routed  29/36 Partitions, Violations =  704
Routed  30/36 Partitions, Violations =  746
Routed  31/36 Partitions, Violations =  746
Routed  32/36 Partitions, Violations =  768
Routed  33/36 Partitions, Violations =  792
Routed  34/36 Partitions, Violations =  792
Routed  35/36 Partitions, Violations =  799
Routed  36/36 Partitions, Violations =  799

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      799
        Diff net spacing : 305
        Double pattern hard mask space : 101
        End of line enclosure : 6
        Less than minimum area : 55
        Off-grid : 36
        Same net via-cut spacing : 24
        Short : 272

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 0] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 0 with 36 parts

Start DR iteration 1: non-uniform partition
Routed  1/41 Partitions, Violations =   794
Routed  2/41 Partitions, Violations =   795
Routed  3/41 Partitions, Violations =   783
Routed  4/41 Partitions, Violations =   783
Routed  5/41 Partitions, Violations =   773
Routed  6/41 Partitions, Violations =   754
Routed  7/41 Partitions, Violations =   751
Routed  8/41 Partitions, Violations =   751
Routed  9/41 Partitions, Violations =   736
Routed  10/41 Partitions, Violations =  736
Routed  11/41 Partitions, Violations =  736
Routed  12/41 Partitions, Violations =  737
Routed  13/41 Partitions, Violations =  738
Routed  14/41 Partitions, Violations =  724
Routed  15/41 Partitions, Violations =  703
Routed  16/41 Partitions, Violations =  700
Routed  17/41 Partitions, Violations =  700
Routed  18/41 Partitions, Violations =  703
Routed  19/41 Partitions, Violations =  687
Routed  20/41 Partitions, Violations =  669
Routed  21/41 Partitions, Violations =  662
Routed  22/41 Partitions, Violations =  654
Routed  23/41 Partitions, Violations =  643
Routed  24/41 Partitions, Violations =  649
Routed  25/41 Partitions, Violations =  655
Routed  26/41 Partitions, Violations =  667
Routed  27/41 Partitions, Violations =  655
Routed  28/41 Partitions, Violations =  655
Routed  29/41 Partitions, Violations =  655
Routed  30/41 Partitions, Violations =  642
Routed  31/41 Partitions, Violations =  646
Routed  32/41 Partitions, Violations =  639
Routed  33/41 Partitions, Violations =  626
Routed  34/41 Partitions, Violations =  614
Routed  35/41 Partitions, Violations =  609
Routed  36/41 Partitions, Violations =  597
Routed  37/41 Partitions, Violations =  597
Routed  38/41 Partitions, Violations =  565
Routed  39/41 Partitions, Violations =  568
Routed  40/41 Partitions, Violations =  568
Routed  41/41 Partitions, Violations =  571

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      571
        Diff net spacing : 241
        Double pattern hard mask space : 42
        Less than minimum area : 77
        Off-grid : 56
        Same net via-cut spacing : 37
        Short : 118

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 1] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 1] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 1 with 41 parts

Start DR iteration 2: non-uniform partition
Routed  1/33 Partitions, Violations =   575
Routed  2/33 Partitions, Violations =   574
Routed  3/33 Partitions, Violations =   571
Routed  4/33 Partitions, Violations =   556
Routed  5/33 Partitions, Violations =   556
Routed  6/33 Partitions, Violations =   549
Routed  7/33 Partitions, Violations =   550
Routed  8/33 Partitions, Violations =   545
Routed  9/33 Partitions, Violations =   543
Routed  10/33 Partitions, Violations =  544
Routed  11/33 Partitions, Violations =  548
Routed  12/33 Partitions, Violations =  550
Routed  13/33 Partitions, Violations =  544
Routed  14/33 Partitions, Violations =  543
Routed  15/33 Partitions, Violations =  553
Routed  16/33 Partitions, Violations =  552
Routed  17/33 Partitions, Violations =  557
Routed  18/33 Partitions, Violations =  545
Routed  19/33 Partitions, Violations =  544
Routed  20/33 Partitions, Violations =  547
Routed  21/33 Partitions, Violations =  562
Routed  22/33 Partitions, Violations =  564
Routed  23/33 Partitions, Violations =  571
Routed  24/33 Partitions, Violations =  559
Routed  25/33 Partitions, Violations =  559
Routed  26/33 Partitions, Violations =  555
Routed  27/33 Partitions, Violations =  563
Routed  28/33 Partitions, Violations =  559
Routed  29/33 Partitions, Violations =  564
Routed  30/33 Partitions, Violations =  562
Routed  31/33 Partitions, Violations =  565
Routed  32/33 Partitions, Violations =  580
Routed  33/33 Partitions, Violations =  575

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      575
        Diff net spacing : 225
        Double pattern hard mask space : 61
        Double pattern soft mask space : 1
        End of line enclosure : 1
        Less than minimum area : 58
        Off-grid : 44
        Same net spacing : 2
        Same net via-cut spacing : 28
        Short : 155

[Iter 2] Elapsed real time: 0:00:10 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Iter 2] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 2] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 2 with 33 parts

Start DR iteration 3: non-uniform partition
Routed  1/31 Partitions, Violations =   565
Routed  2/31 Partitions, Violations =   589
Routed  3/31 Partitions, Violations =   590
Routed  4/31 Partitions, Violations =   592
Routed  5/31 Partitions, Violations =   595
Routed  6/31 Partitions, Violations =   572
Routed  7/31 Partitions, Violations =   574
Routed  8/31 Partitions, Violations =   577
Routed  9/31 Partitions, Violations =   586
Routed  10/31 Partitions, Violations =  586
Routed  11/31 Partitions, Violations =  583
Routed  12/31 Partitions, Violations =  582
Routed  13/31 Partitions, Violations =  583
Routed  14/31 Partitions, Violations =  593
Routed  15/31 Partitions, Violations =  600
Routed  16/31 Partitions, Violations =  603
Routed  17/31 Partitions, Violations =  608
Routed  18/31 Partitions, Violations =  608
Routed  19/31 Partitions, Violations =  598
Routed  20/31 Partitions, Violations =  601
Routed  21/31 Partitions, Violations =  593
Routed  22/31 Partitions, Violations =  582
Routed  23/31 Partitions, Violations =  595
Routed  24/31 Partitions, Violations =  604
Routed  25/31 Partitions, Violations =  598
Routed  26/31 Partitions, Violations =  589
Routed  27/31 Partitions, Violations =  588
Routed  28/31 Partitions, Violations =  589
Routed  29/31 Partitions, Violations =  594
Routed  30/31 Partitions, Violations =  592
Routed  31/31 Partitions, Violations =  576

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      576
        Diff net spacing : 224
        Double pattern hard mask space : 65
        Double pattern soft mask space : 2
        Less than minimum area : 57
        Off-grid : 46
        Same net spacing : 1
        Same net via-cut spacing : 31
        Short : 150

[Iter 3] Elapsed real time: 0:00:16 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 3] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 3] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 3 with 31 parts

Start DR iteration 4: non-uniform partition
Routed  1/32 Partitions, Violations =   576
Routed  2/32 Partitions, Violations =   588
Routed  3/32 Partitions, Violations =   593
Routed  4/32 Partitions, Violations =   589
Routed  5/32 Partitions, Violations =   577
Routed  6/32 Partitions, Violations =   580
Routed  7/32 Partitions, Violations =   576
Routed  8/32 Partitions, Violations =   580
Routed  9/32 Partitions, Violations =   581
Routed  10/32 Partitions, Violations =  575
Routed  11/32 Partitions, Violations =  570
Routed  12/32 Partitions, Violations =  577
Routed  13/32 Partitions, Violations =  589
Routed  14/32 Partitions, Violations =  580
Routed  15/32 Partitions, Violations =  572
Routed  16/32 Partitions, Violations =  585
Routed  17/32 Partitions, Violations =  573
Routed  18/32 Partitions, Violations =  563
Routed  19/32 Partitions, Violations =  546
Routed  20/32 Partitions, Violations =  555
Routed  21/32 Partitions, Violations =  566
Routed  22/32 Partitions, Violations =  562
Routed  23/32 Partitions, Violations =  561
Routed  24/32 Partitions, Violations =  543
Routed  25/32 Partitions, Violations =  551
Routed  26/32 Partitions, Violations =  551
Routed  27/32 Partitions, Violations =  558
Routed  28/32 Partitions, Violations =  554
Routed  29/32 Partitions, Violations =  551
Routed  30/32 Partitions, Violations =  552
Routed  31/32 Partitions, Violations =  548
Routed  32/32 Partitions, Violations =  555

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      555
        Diff net spacing : 230
        Double pattern hard mask space : 60
        Less than minimum area : 59
        Off-grid : 36
        Same net via-cut spacing : 25
        Short : 145

[Iter 4] Elapsed real time: 0:00:23 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:23
[Iter 4] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 4] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 4 with 32 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 3/4 Partitions, Violations =    553
Checked 4/4 Partitions, Violations =    547

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    547
Checked 2/4 Partitions, Violations =    547
Checked 3/4 Partitions, Violations =    547
Checked 4/4 Partitions, Violations =    547
[DRC CHECK] Elapsed real time: 0:00:24 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:24
[DRC CHECK] Stage (MB): Used   63  Alloctr   63  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   97  Proc 5410 
Start DR iteration 5: non-uniform partition
Routed  1/27 Partitions, Violations =   552
Routed  2/27 Partitions, Violations =   553
Routed  3/27 Partitions, Violations =   561
Routed  4/27 Partitions, Violations =   558
Routed  5/27 Partitions, Violations =   560
Routed  6/27 Partitions, Violations =   565
Routed  7/27 Partitions, Violations =   559
Routed  8/27 Partitions, Violations =   552
Routed  9/27 Partitions, Violations =   542
Routed  10/27 Partitions, Violations =  535
Routed  11/27 Partitions, Violations =  540
Routed  12/27 Partitions, Violations =  536
Routed  13/27 Partitions, Violations =  538
Routed  14/27 Partitions, Violations =  530
Routed  15/27 Partitions, Violations =  537
Routed  16/27 Partitions, Violations =  534
Routed  17/27 Partitions, Violations =  537
Routed  18/27 Partitions, Violations =  545
Routed  19/27 Partitions, Violations =  545
Routed  20/27 Partitions, Violations =  557
Routed  21/27 Partitions, Violations =  555
Routed  22/27 Partitions, Violations =  554
Routed  23/27 Partitions, Violations =  550
Routed  24/27 Partitions, Violations =  554
Routed  25/27 Partitions, Violations =  552
Routed  26/27 Partitions, Violations =  537
Routed  27/27 Partitions, Violations =  545

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      545
        Diff net spacing : 236
        Double pattern hard mask space : 38
        Double pattern soft mask space : 1
        Less than minimum area : 69
        Local double pattern cycle : 2
        Off-grid : 53
        Same net spacing : 1
        Same net via-cut spacing : 33
        Short : 112

[Iter 5] Elapsed real time: 0:00:32 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:33 total=0:00:33
[Iter 5] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 5] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 5 with 27 parts

Start DR iteration 6: non-uniform partition
Routed  1/29 Partitions, Violations =   555
Routed  2/29 Partitions, Violations =   554
Routed  3/29 Partitions, Violations =   568
Routed  4/29 Partitions, Violations =   560
Routed  5/29 Partitions, Violations =   570
Routed  6/29 Partitions, Violations =   575
Routed  7/29 Partitions, Violations =   576
Routed  8/29 Partitions, Violations =   568
Routed  9/29 Partitions, Violations =   560
Routed  10/29 Partitions, Violations =  556
Routed  11/29 Partitions, Violations =  553
Routed  12/29 Partitions, Violations =  556
Routed  13/29 Partitions, Violations =  552
Routed  14/29 Partitions, Violations =  548
Routed  15/29 Partitions, Violations =  543
Routed  16/29 Partitions, Violations =  547
Routed  17/29 Partitions, Violations =  548
Routed  18/29 Partitions, Violations =  541
Routed  19/29 Partitions, Violations =  544
Routed  20/29 Partitions, Violations =  546
Routed  21/29 Partitions, Violations =  550
Routed  22/29 Partitions, Violations =  548
Routed  23/29 Partitions, Violations =  546
Routed  24/29 Partitions, Violations =  530
Routed  25/29 Partitions, Violations =  521
Routed  26/29 Partitions, Violations =  533
Routed  27/29 Partitions, Violations =  537
Routed  28/29 Partitions, Violations =  541
Routed  29/29 Partitions, Violations =  533

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      533
        Diff net spacing : 237
        Double pattern hard mask space : 34
        Double pattern soft mask space : 3
        End of line enclosure : 1
        Less than minimum area : 67
        Off-grid : 45
        Same net via-cut spacing : 30
        Short : 116

[Iter 6] Elapsed real time: 0:00:44 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[Iter 6] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 6] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 6 with 29 parts

Start DR iteration 7: non-uniform partition
Routed  1/29 Partitions, Violations =   532
Routed  2/29 Partitions, Violations =   519
Routed  3/29 Partitions, Violations =   511
Routed  4/29 Partitions, Violations =   510
Routed  5/29 Partitions, Violations =   522
Routed  6/29 Partitions, Violations =   513
Routed  7/29 Partitions, Violations =   522
Routed  8/29 Partitions, Violations =   503
Routed  9/29 Partitions, Violations =   501
Routed  10/29 Partitions, Violations =  506
Routed  11/29 Partitions, Violations =  497
Routed  12/29 Partitions, Violations =  505
Routed  13/29 Partitions, Violations =  511
Routed  14/29 Partitions, Violations =  515
Routed  15/29 Partitions, Violations =  512
Routed  16/29 Partitions, Violations =  510
Routed  17/29 Partitions, Violations =  514
Routed  18/29 Partitions, Violations =  507
Routed  19/29 Partitions, Violations =  525
Routed  20/29 Partitions, Violations =  545
Routed  21/29 Partitions, Violations =  561
Routed  22/29 Partitions, Violations =  565
Routed  23/29 Partitions, Violations =  566
Routed  24/29 Partitions, Violations =  563
Routed  25/29 Partitions, Violations =  560
Routed  26/29 Partitions, Violations =  573
Routed  27/29 Partitions, Violations =  567
Routed  28/29 Partitions, Violations =  560
Routed  29/29 Partitions, Violations =  551

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      551
        Diff net spacing : 229
        Double pattern hard mask space : 46
        Double pattern soft mask space : 2
        Less than minimum area : 63
        Off-grid : 47
        Same net via-cut spacing : 33
        Short : 131

[Iter 7] Elapsed real time: 0:00:57 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:58 total=0:00:58
[Iter 7] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 7] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 7 with 29 parts

Start DR iteration 8: non-uniform partition
Routed  1/25 Partitions, Violations =   557
Routed  2/25 Partitions, Violations =   553
Routed  3/25 Partitions, Violations =   551
Routed  4/25 Partitions, Violations =   554
Routed  5/25 Partitions, Violations =   561
Routed  6/25 Partitions, Violations =   548
Routed  7/25 Partitions, Violations =   554
Routed  8/25 Partitions, Violations =   563
Routed  9/25 Partitions, Violations =   548
Routed  10/25 Partitions, Violations =  554
Routed  11/25 Partitions, Violations =  555
Routed  12/25 Partitions, Violations =  560
Routed  13/25 Partitions, Violations =  549
Routed  14/25 Partitions, Violations =  563
Routed  15/25 Partitions, Violations =  562
Routed  16/25 Partitions, Violations =  561
Routed  17/25 Partitions, Violations =  554
Routed  18/25 Partitions, Violations =  529
Routed  19/25 Partitions, Violations =  528
Routed  20/25 Partitions, Violations =  537
Routed  21/25 Partitions, Violations =  519
Routed  22/25 Partitions, Violations =  519
Routed  23/25 Partitions, Violations =  533
Routed  24/25 Partitions, Violations =  520
Routed  25/25 Partitions, Violations =  519

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      519
        Diff net spacing : 228
        Double pattern hard mask space : 27
        End of line enclosure : 2
        Less than minimum area : 68
        Off-grid : 46
        Same net via-cut spacing : 34
        Short : 114

[Iter 8] Elapsed real time: 0:01:09 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:01:09 total=0:01:09
[Iter 8] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 8] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 8 with 25 parts

Start DR iteration 9: non-uniform partition
Routed  1/25 Partitions, Violations =   526
Routed  2/25 Partitions, Violations =   527
Routed  3/25 Partitions, Violations =   531
Routed  4/25 Partitions, Violations =   536
Routed  5/25 Partitions, Violations =   529
Routed  6/25 Partitions, Violations =   538
Routed  7/25 Partitions, Violations =   526
Routed  8/25 Partitions, Violations =   534
Routed  9/25 Partitions, Violations =   556
Routed  10/25 Partitions, Violations =  553
Routed  11/25 Partitions, Violations =  535
Routed  12/25 Partitions, Violations =  538
Routed  13/25 Partitions, Violations =  537
Routed  14/25 Partitions, Violations =  545
Routed  15/25 Partitions, Violations =  545
Routed  16/25 Partitions, Violations =  539
Routed  17/25 Partitions, Violations =  550
Routed  18/25 Partitions, Violations =  543
Routed  19/25 Partitions, Violations =  546
Routed  20/25 Partitions, Violations =  562
Routed  21/25 Partitions, Violations =  562
Routed  22/25 Partitions, Violations =  562
Routed  23/25 Partitions, Violations =  563
Routed  24/25 Partitions, Violations =  555
Routed  25/25 Partitions, Violations =  555

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      555
        Diff net spacing : 234
        Double pattern hard mask space : 35
        Double pattern soft mask space : 3
        End of line enclosure : 3
        Less than minimum area : 74
        Off-grid : 51
        Same net spacing : 1
        Same net via-cut spacing : 40
        Short : 114

[Iter 9] Elapsed real time: 0:01:22 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:01:23 total=0:01:23
[Iter 9] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 9] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 9 with 25 parts

Start DR iteration 10: non-uniform partition
Routed  1/23 Partitions, Violations =   553
Routed  2/23 Partitions, Violations =   546
Routed  3/23 Partitions, Violations =   543
Routed  4/23 Partitions, Violations =   557
Routed  5/23 Partitions, Violations =   552
Routed  6/23 Partitions, Violations =   545
Routed  7/23 Partitions, Violations =   549
Routed  8/23 Partitions, Violations =   561
Routed  9/23 Partitions, Violations =   564
Routed  10/23 Partitions, Violations =  561
Routed  11/23 Partitions, Violations =  562
Routed  12/23 Partitions, Violations =  586
Routed  13/23 Partitions, Violations =  578
Routed  14/23 Partitions, Violations =  571
Routed  15/23 Partitions, Violations =  563
Routed  16/23 Partitions, Violations =  565
Routed  17/23 Partitions, Violations =  552
Routed  18/23 Partitions, Violations =  550
Routed  19/23 Partitions, Violations =  552
Routed  20/23 Partitions, Violations =  547
Routed  21/23 Partitions, Violations =  549
Routed  22/23 Partitions, Violations =  559
Routed  23/23 Partitions, Violations =  562

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      562
        Diff net spacing : 229
        Double pattern hard mask space : 48
        End of line enclosure : 1
        Less than minimum area : 66
        Off-grid : 47
        Same net spacing : 2
        Same net via-cut spacing : 37
        Short : 132

[Iter 10] Elapsed real time: 0:01:36 
[Iter 10] Elapsed cpu  time: sys=0:00:00 usr=0:01:38 total=0:01:38
[Iter 10] Stage (MB): Used   63  Alloctr   63  Proc    0 
[Iter 10] Total (MB): Used   95  Alloctr   97  Proc 5410 

End DR iteration 10 with 23 parts

Stop DR since not converging

Information: Filtered 34 drcs of internal-only type. (ZRT-323)
[DR] Elapsed real time: 0:01:36 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:01:38 total=0:01:38
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   33  Alloctr   34  Proc 5410 
[DR: Done] Elapsed real time: 0:01:36 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:01:38 total=0:01:38
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   33  Alloctr   34  Proc 5410 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 73 aligned/redundant DRCs. (ZRT-305)

DR finished with 489 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      489
        Diff net spacing : 223
        Double pattern hard mask space : 15
        End of line enclosure : 1
        Less than minimum area : 66
        Off-grid : 47
        Same net spacing : 2
        Same net via-cut spacing : 37
        Short : 98



Total Wire Length =                    340 micron
Total Number of Contacts =             303
Total Number of Wires =                458
Total Number of PtConns =              35
Total Number of Routed Wires =       458
Total Routed Wire Length =           333 micron
Total Number of Routed Contacts =       303
        Layer               M1 :          0 micron
        Layer               M2 :         60 micron
        Layer               M3 :        195 micron
        Layer               M4 :         85 micron
        Layer               M5 :          0 micron
        Layer               M6 :          0 micron
        Layer               M7 :          0 micron
        Layer               M8 :          0 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA34SQ_C :         13
        Via     VIA34SQ_C(rot) :         15
        Via        VIA34BAR1_C :          1
        Via          VIA34LG_C :          1
        Via       VIA34SQ(rot) :          4
        Via   VIA3_34SQ_C(rot) :          2
        Via          VIA3_34SQ :          4
        Via     VIA3_34SQ(rot) :         44
        Via          VIA23SQ_C :        206
        Via        VIA2_33SQ_C :          3
        Via        VIA23_3SQ_C :          8
        Via      VIA2_33_3SQ_C :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 303 vias)
 
    Layer VIA2       =  0.00% (0      / 219     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (219     vias)
    Layer VIA3       =  0.00% (0      / 84      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (84      vias)
 
  Total double via conversion rate    =  0.00% (0 / 303 vias)
 
    Layer VIA2       =  0.00% (0      / 219     vias)
    Layer VIA3       =  0.00% (0      / 84      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 303 vias)
 
    Layer VIA2       =  0.00% (0      / 219     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (219     vias)
    Layer VIA3       =  0.00% (0      / 84      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (84      vias)
 

Total number of nets = 2035
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 489
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: Ending clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-05-01 19:03:13 / Session: 2.12 hr / Command: 0.04 hr / Memory: 1412 MB (FLW-8100)

Information: Ending clock_opt / route_clock (FLW-8001)
Information: Time: 2025-05-01 19:03:13 / Session: 2.12 hr / Command: 0.04 hr / Memory: 1412 MB (FLW-8100)

Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-05-01 19:03:13 / Session: 2.12 hr / Command: 0.04 hr / Memory: 1412 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2035 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112232 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.441106 ohm/um, via_r = 0.396601 ohm/cut, c = 0.121827 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2033, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2033, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   353 s (  0.10 hr )  ELAPSE:  7641 s (  2.12 hr )  MEM-PEAK:  1411 MB
Warning: Cannot find any max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 2035 signal nets.

Clock-opt timing update complete          CPU:   353 s (  0.10 hr )  ELAPSE:  7641 s (  2.12 hr )  MEM-PEAK:  1411 MB
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.2489     6.5335     63   0.0176     1.4727    148
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 299436.969
    2   *   0.2489     6.5335   6.5335     63   0.0176     1.4727    148        0     0.0000        0 299436.969
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.2489     6.5335   6.5335     63   0.0176     1.4727    148        0     0.0000        0 299436.969       854.01       1934
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.2489     6.5335   6.5335     63   0.0176     1.4727    148        0        0 299436.969       854.01       1934
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Clock-opt initialization complete         CPU:   357 s (  0.10 hr )  ELAPSE:  7645 s (  2.12 hr )  MEM-PEAK:  1411 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)


Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0200 seconds to load 1934 cell instances into cellmap, 18 cells are off site row
Moveable cells: 1934; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2035 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2036 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.7360, cell height 0.6000, cell area 0.4416 for total 1934 placed and application fixed cells
Clock-opt optimization Phase 21 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              2.12      1411
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 22 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              2.12      1411
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 22 Iter  2         6.51        6.51      1.39         5        854.01   299436.97        1934              2.12      1411
Clock-opt optimization Phase 22 Iter  3         6.51        6.51      1.39         5        854.01   299436.97        1934              2.12      1411

Clock-opt optimization Phase 23 Iter  1         6.51        6.51      1.39         5        854.01   299436.97        1934              2.12      1411

CCL: Total Usage Adjustment : 1
INFO: Derive row count 5 from GR congestion map (23/4)
INFO: Derive col count 5 from GR congestion map (23/4)
Convert timing mode ...
Clock-opt optimization Phase 24 Iter  1         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  2         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  3         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  4         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 24 Iter  5         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  6         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  7         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  8         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter  9         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 10         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 11         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 12         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 13         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 14         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 15         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 16         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 17         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 18         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter 19         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 20         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 21         6.51        6.51      1.39         5        854.01   297098.69        1934              2.13      1411
Clock-opt optimization Phase 24 Iter 22         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 23         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 24         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 25         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 26         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 27         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 28         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 29         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411
Clock-opt optimization Phase 24 Iter 30         6.51        6.51      1.39         5        854.01   297098.69        1934              2.14      1411


Clock-opt optimization Phase 26 Iter  1         4.14        4.14      1.39         5        939.30   337250.50        2286              2.14      1411
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 27 Iter  1         4.04        4.04      1.39         5        918.30   323042.41        2287              2.15      1411

Clock-opt optimization Phase 28 Iter  1         4.04        4.04      1.33         5        908.53   318525.34        2252              2.15      1411
Clock-opt optimization Phase 28 Iter  2         4.04        4.04      1.33         5        908.53   318525.34        2252              2.15      1411

Clock-opt optimization Phase 29 Iter  1         4.04        4.04      1.33         5        911.46   306460.56        2252              2.15      1411
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Clock-opt optimization Phase 29 Iter  2         4.04        4.04      1.33         5        911.46   306460.56        2252              2.15      1411
Clock-opt optimization Phase 29 Iter  3         4.04        4.04      1.33         5        911.46   306460.56        2252              2.15      1411

Clock-opt optimization Phase 30 Iter  1         3.97        3.97      1.37         5        911.46   306460.56        2252              2.15      1411
Clock-opt optimization Phase 30 Iter  2         3.97        3.97      1.37         5        911.46   306460.56        2252              2.15      1411
Clock-opt optimization Phase 30 Iter  3         3.97        3.97      1.37         5        911.46   306460.56        2252              2.15      1411
Clock-opt optimization Phase 30 Iter  4         3.97        3.97      1.37         5        911.46   306460.56        2252              2.15      1411




Clock-opt optimization Phase 34 Iter  1         3.97        3.97      0.09         5        956.35   319494.53        2405              2.15      1411
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 2405 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2725 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2726 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
Information: Current block utilization is '0.84600', effective utilization is '0.84535'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_cells_on_soft_blockages                :        true                

Start transferring placement data.
Warning: To enable pin track alignment feature, both "place.legalize.enable_advanced_legalizer" and "place.legalize.enable_advanced_legalizer_cellmap" app options need to be set to true
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Snapped 2405 standard cells to the nearest cellrow to improve the accuracy of congestion analysis. 18 cells remain unaligned.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5410 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Read DB] Total (MB): Used   44  Alloctr   45  Proc 5410 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   46  Proc 5410 
Net statistics:
Total number of nets     = 2476
Number of nets to route  = 2416
Number of single or zero port nets = 2
58 nets are fully connected,
 of which 58 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build All Nets] Total (MB): Used   46  Alloctr   47  Proc 5410 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.32     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   46  Alloctr   47  Proc 5410 
Net Count 2416, Total HPWL 8570 microns
HPWL   0 ~  100 microns: Net Count     2416     Total HPWL       8570 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   46  Alloctr   47  Proc 5410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  150  Alloctr  151  Proc 5410 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:01 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  151  Alloctr  152  Proc 5410 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4679 Max = 20 GRCs =   895 (84.59%)
Initial. H routing: Overflow =   846 Max = 16 (GRCs =  2) GRCs =   256 (48.39%)
Initial. V routing: Overflow =  3832 Max = 20 (GRCs =  1) GRCs =   639 (120.79%)
Initial. M1         Overflow =   284 Max =  8 (GRCs =  3) GRCs =   102 (19.28%)
Initial. M2         Overflow =   613 Max = 16 (GRCs =  1) GRCs =   153 (28.92%)
Initial. M3         Overflow =  3541 Max = 20 (GRCs =  1) GRCs =   525 (99.24%)
Initial. M4         Overflow =   231 Max = 16 (GRCs =  1) GRCs =   102 (19.28%)
Initial. M5         Overflow =     7 Max =  3 (GRCs =  1) GRCs =    12 (2.27%)
Initial. M6         Overflow =     1 Max =  1 (GRCs =  1) GRCs =     1 (0.19%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 9207.57
Initial. Layer M1 wire length = 715.92
Initial. Layer M2 wire length = 1830.60
Initial. Layer M3 wire length = 660.59
Initial. Layer M4 wire length = 1950.80
Initial. Layer M5 wire length = 3024.78
Initial. Layer M6 wire length = 867.37
Initial. Layer M7 wire length = 151.83
Initial. Layer M8 wire length = 5.68
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 18060
Initial. Via VIA12SQ_C count = 7669
Initial. Via VIA23SQ_C count = 3942
Initial. Via VIA34SQ_C count = 3196
Initial. Via VIA45SQ count = 2614
Initial. Via VIA56SQ count = 567
Initial. Via VIA67SQ_C count = 67
Initial. Via VIA78SQ_C count = 5
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu May  1 19:04:53 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:00 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  151  Alloctr  152  Proc 5410 
phase1. Routing result:
phase1. Both Dirs: Overflow =  5548 Max = 20 GRCs =  1105 (104.44%)
phase1. H routing: Overflow =  2114 Max = 16 (GRCs =  2) GRCs =   493 (93.19%)
phase1. V routing: Overflow =  3434 Max = 20 (GRCs =  1) GRCs =   612 (115.69%)
phase1. M1         Overflow =   240 Max =  8 (GRCs =  1) GRCs =    87 (16.45%)
phase1. M2         Overflow =  1943 Max = 16 (GRCs =  1) GRCs =   448 (84.69%)
phase1. M3         Overflow =  3194 Max = 20 (GRCs =  1) GRCs =   525 (99.24%)
phase1. M4         Overflow =   170 Max = 16 (GRCs =  1) GRCs =    45 (8.51%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 9605.15
phase1. Layer M1 wire length = 713.60
phase1. Layer M2 wire length = 2302.64
phase1. Layer M3 wire length = 622.97
phase1. Layer M4 wire length = 1577.40
phase1. Layer M5 wire length = 2891.47
phase1. Layer M6 wire length = 1139.53
phase1. Layer M7 wire length = 307.46
phase1. Layer M8 wire length = 37.52
phase1. Layer M9 wire length = 12.55
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 17716
phase1. Via VIA12SQ_C count = 7656
phase1. Via VIA23SQ_C count = 3592
phase1. Via VIA34SQ_C count = 2903
phase1. Via VIA45SQ count = 2574
phase1. Via VIA56SQ count = 829
phase1. Via VIA67SQ_C count = 139
phase1. Via VIA78SQ_C count = 19
phase1. Via VIA89_C count = 4
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  107  Alloctr  107  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  151  Alloctr  152  Proc 5410 

Congestion utilization per direction:
Average vertical track utilization   = 45.37 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization = 42.95 %
Peak    horizontal track utilization = 109.76 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  151  Alloctr  152  Proc 5410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:03 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[GR: Done] Stage (MB): Used  144  Alloctr  144  Proc    0 
[GR: Done] Total (MB): Used  151  Alloctr  152  Proc 5410 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5410 
Using per-layer congestion maps for congestion reduction.
Information: 26.84% of design has horizontal routing density above target_routing_density of 0.80.
Information: 84.12% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 1.20 instead. (PLACE-029)
Information: Reducing cell density for 38.3% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.85 to 0.89. (PLACE-030)
Corner Scaling is off, multiplier is 1.000000
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
Using default layer M4
nplLib: sample lib cell area 1.420800
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
ORB: Nominal = 0.0053281  Design MT = inf  Target = 0.0293230 (5.503 nominal)  MaxRC = 0.020201
Information: Activity propagation will be performed for scenario func_slow.
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)

 **** Information : No. of simulation cycles = 6 ****
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)

Warning: a large fraction of the nets have zero toggle rate (53.9208%)

****** eLpp weights (with caps)
Number of nets: 2474, of which 2473 non-clock nets
Number of nets with 0 toggle rate: 1334
Max toggle rate = 6.66667, average toggle rate = 0.10699
Max non-clock toggle rate = 1.73096
eLpp weight range = (0, 23.7786)
*** 254 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  PostEffort  
Number of nets with non-default weights: 2474
Amt power = 0.1
Non-default weight range: (0.9, 7.27786)
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Auto Density Control is used. (PLACE-098)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 1.0877e+08
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 5 
Moved 2249 out of 2405 cells, ratio = 0.935135
Total displacement = 4192.131836(um)
Max displacement = 6.651200(um), copt_h_inst_2771 (4.514000, 6.600000, 4) => (7.846200, 9.919000, 4)
Displacement histogram:
  0 ~  10% cells displacement <=      0.56(um)
  0 ~  20% cells displacement <=      0.88(um)
  0 ~  30% cells displacement <=      1.17(um)
  0 ~  40% cells displacement <=      1.42(um)
  0 ~  50% cells displacement <=      1.67(um)
  0 ~  60% cells displacement <=      1.98(um)
  0 ~  70% cells displacement <=      2.30(um)
  0 ~  80% cells displacement <=      2.72(um)
  0 ~  90% cells displacement <=      3.40(um)
  0 ~ 100% cells displacement <=      6.65(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2476 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112341 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123137 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2474, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 34 Iter  2         3.98        3.98      0.09         5        956.35   319494.53        2405              2.15      1411
INFO: total number of constant pins: 0
INFO: constant pins which are scan-pins: 0
INFO: constant pins that are not scan-pins: 0
Clock-opt optimization Phase 34 Iter  3         3.98        3.98      0.09         5        956.35   319494.53        2405              2.15      1411
Clock-opt optimization Phase 34 Iter  4         3.98        3.98      0.09         5        956.35   319494.53        2405              2.15      1411
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 2405 cell instances into cellmap, 2249 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2725 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2726 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 57 total shapes.
Layer M2: cached 0 shapes out of 164 total shapes.
Layer M3: cached 92 shapes out of 332 total shapes.
Cached 5244 vias out of 5547 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 136 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         2387        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2387
number of references:               136
number of site rows:                 56
number of locations attempted:    43565
number of locations failed:        1414  (3.2%)

Legality of references at locations:
21 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   231       2525       592 ( 23.4%)       1445       293 ( 20.3%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    17        256       103 ( 40.2%)         80        37 ( 46.2%)  SAEDRVT14_FDP_V2LP_0P5
     7        152        70 ( 46.1%)         40        28 ( 70.0%)  SAEDRVT14_EN3_1
     8         73        23 ( 31.5%)        105        32 ( 30.5%)  SAEDRVT14_MUXI2_U_0P5
     9        119        31 ( 26.1%)         31        11 ( 35.5%)  SAEDRVT14_EO2_1
     3         40        16 ( 40.0%)         48        21 ( 43.8%)  SAEDRVT14_ND2_CDC_4
     8        112        21 ( 18.8%)         16         6 ( 37.5%)  SAEDRVT14_EN2_1
     5         80        19 ( 23.8%)         16         7 ( 43.8%)  SAEDRVT14_EN3_2
     3         31        13 ( 41.9%)         31        13 ( 41.9%)  SAEDRVT14_OAI21_V1_4
     2         24        13 ( 54.2%)         16         5 ( 31.2%)  SAEDRVT14_EO3_1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     7        152        70 ( 46.1%)         40        28 ( 70.0%)  SAEDRVT14_EN3_1
     1         16         8 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_EO2_0P5
     2         24        13 ( 54.2%)         16         5 ( 31.2%)  SAEDRVT14_EO3_1
     3         40        16 ( 40.0%)         48        21 ( 43.8%)  SAEDRVT14_ND2_CDC_4
     3         31        13 ( 41.9%)         31        13 ( 41.9%)  SAEDRVT14_OAI21_V1_4
    17        256       103 ( 40.2%)         80        37 ( 46.2%)  SAEDRVT14_FDP_V2LP_0P5
     1          8         3 ( 37.5%)          8         3 ( 37.5%)  SAEDRVT14_INV_S_6
     8         73        23 ( 31.5%)        105        32 ( 30.5%)  SAEDRVT14_MUXI2_U_0P5
     9        119        31 ( 26.1%)         31        11 ( 35.5%)  SAEDRVT14_EO2_1
     5         80        19 ( 23.8%)         16         7 ( 43.8%)  SAEDRVT14_EN3_2

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2387 (21395 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.243 um ( 0.40 row height)
rms weighted cell displacement:   0.243 um ( 0.40 row height)
max cell displacement:            1.469 um ( 2.45 row height)
avg cell displacement:            0.189 um ( 0.32 row height)
avg weighted cell displacement:   0.189 um ( 0.32 row height)
number of cells moved:             2279
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: enc/dequantSamp_reg[11] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.8931,1.4375)
  Legal location: (30.784,2.4)
  Displacement:   1.469 um ( 2.45 row height)
Cell: U1112 (SAEDRVT14_AO22_0P5)
  Input location: (32.534,14.3755)
  Legal location: (32.782,13.2)
  Displacement:   1.201 um ( 2.00 row height)
Cell: U2113 (SAEDRVT14_OAI22_0P5)
  Input location: (31.4735,2.5429)
  Legal location: (30.636,3)
  Displacement:   0.954 um ( 1.59 row height)
Cell: U2050 (SAEDRVT14_INV_0P5)
  Input location: (33.2756,6.913)
  Legal location: (33.374,6)
  Displacement:   0.918 um ( 1.53 row height)
Cell: DP_OP_85J1_126_8300/U7 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (30.5262,1.4987)
  Legal location: (29.674,1.2)
  Displacement:   0.903 um ( 1.51 row height)
Cell: enc/dequantSamp_reg[9] (SAEDRVT14_FDPRBQ_V2LP_0P5)
  Input location: (31.8931,3.4393)
  Legal location: (31.006,3.6)
  Displacement:   0.902 um ( 1.50 row height)
Cell: DP_OP_85J1_126_8300/U6 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (31.8995,2.5831)
  Legal location: (31.154,3)
  Displacement:   0.854 um ( 1.42 row height)
Cell: U1975 (SAEDRVT14_INV_0P5)
  Input location: (30.0706,1.3475)
  Legal location: (29.674,0.6)
  Displacement:   0.846 um ( 1.41 row height)
Cell: ctmTdsLR_1_2589 (SAEDRVT14_MUXI2_U_0P5)
  Input location: (26.3615,17.9171)
  Legal location: (25.53,18)
  Displacement:   0.836 um ( 1.39 row height)
Cell: U2023 (SAEDRVT14_EO2_V1_0P75)
  Input location: (28.0547,1.2264)
  Legal location: (27.454,1.8)
  Displacement:   0.831 um ( 1.38 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 2279 out of 2405 cells, ratio = 0.947609
Total displacement = 614.155823(um)
Max displacement = 2.071600(um), enc/dequantSamp_reg[11] (33.669102, 2.037500, 2) => (32.560001, 3.000000, 2)
Displacement histogram:
  0 ~  10% cells displacement <=      0.07(um)
  0 ~  20% cells displacement <=      0.12(um)
  0 ~  30% cells displacement <=      0.17(um)
  0 ~  40% cells displacement <=      0.21(um)
  0 ~  50% cells displacement <=      0.25(um)
  0 ~  60% cells displacement <=      0.29(um)
  0 ~  70% cells displacement <=      0.33(um)
  0 ~  80% cells displacement <=      0.39(um)
  0 ~  90% cells displacement <=      0.49(um)
  0 ~ 100% cells displacement <=      2.07(um)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2476 nets, 0 global routed, 1 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: The RC mode used is CTO for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2474, routed nets = 1, across physical hierarchy nets = 0, parasitics cached nets = 2474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0600 seconds to build cellmap data
Total 0.0300 seconds to load 2405 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2725 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2726 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
Clock-opt optimization Phase 36 Iter  1         4.08        4.08      0.09         5        956.35   319373.22        2405              2.15      1411

Clock-opt optimization Phase 37 Iter  1         4.08        4.08      0.09         5        956.35   319373.22        2405              2.15      1411

Information: Ending clock_opt / final_opto (FLW-8001)
Information: Time: 2025-05-01 19:05:00 / Session: 2.15 hr / Command: 0.07 hr / Memory: 1412 MB (FLW-8100)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization complete                 4.08        4.08      0.09         5        956.35   319373.22        2405              2.15      1411
Co-efficient Ratio Summary:
4.193421629005  6.578038725859  2.479639839396  7.744183840401  0.485050001088  3.179565962774  5.567228254587  2.894454387461  6.565921217863  9.017937505874  3.123513496708  9.863414900974  6.078216364085
2.744208365073  8.318115256026  9.699225678102  2.464629250064  1.382370222951  9.387184158609  3.142433906669  0.968752789964  6.613180723294  4.146578793224  7.895291504987  2.191110504719  0.963827541094
2.700148467731  3.840450616569  3.750206605288  7.663454142299  6.212201168685  7.759678502957  7.862257556717  0.402387977150  0.032845095897  0.596111512371  4.720120982667  7.205110913282  8.278444798268
1.183725114847  3.334436050363  5.867609383741  7.173890685364  9.669819990496  7.591487476077  7.632110893266  7.679078063326  9.831314288630  1.878805817928  3.259915939304  1.226255438449  7.050543894780
2.403928173631  6.139852544054  4.100210066110  1.274718589655  4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.645085124449  6.381651053032  9.187567422495
0.513656796621  5.027570618562  6.119813446103  6.181472312107  1.581675365776  7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.491391598274  3.368469795017  4.897204949020
6.860149244452  2.000104051691  9.095345907689  2.197041709512  0.915900067443  5.466092308426  8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.601659608653  7.173418119633  9.939655108373
3.617852796460  8.946772280998  1.169969185043  4.529942956262  3.090979400459  5.580726273164  1.131301563510  0.721709625254  7.515947417690  0.649322209371  1.036974639388  5.811594067382  5.826823283342
4.349383216212  0.216216561653  9.612142075863  7.311152082104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.359359521353  5.426406047076  2.804108878631  1.265493452200
0.417760337310  1.833872018327  6.448557380424  4.848379412548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.533686236298  2.764651370557  9.324309338770
1.551199903774  2.300508855961  0.754685683415  1.961427711696  2.781303341418  3.355375155650  9.437909893602  9.136702642545  9.020209208464  9.978471495117  7.486390320812  3.171259122544  9.815013140044
4.331414651915  0.413524537607  3.309910741955  7.452794506103  1.902827924529  5.623407259547  7.269363008696  3.367403103784  7.093641515702  7.411336156476  6.963945734300  5.239540322100  4.802272047382
3.894401472048  4.531610822988  1.605155060449  8.173735247963  9.287277774418  7.540401048505  0.000353317956  5.833784556721  4.754587289445  4.387461656592  1.240588951793  7.505867240716  0.800151586343
9.509851616028  3.964085687066  8.341123244457  5.604902969922  5.026083246462  3.950064138237  0.221226938718  4.029619314242  9.406669096875  2.789964661318  0.756919464657  8.793217617984  8.918330819113
5.103696005439  4.141094674253  8.443881788284  0.064445375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717040238  7.977150003284  5.027191299236  1.512362200361  7.396010420513
5.512169836909  1.398268519885  5.190997734956  6.408249586760  9.731622718021  4.385364099342  9.999775459148  7.347087763210  6.393266767907  8.063326983131  4.219482611155  5.817918176449  2.343754322627
0.037326714106  0.494780537751  8.173631900344  2.544059410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.956913216132  3.652825108082  2.538899838167
6.652919927808  4.022495348724  6.796621899116  0.618567611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.897974011298  8.682336083613  8.902624536848
4.394994498872  1.549020973473  9.244452597479  4.051696909534  5.907689210504  1.709512128645  0.067457946609  2.308426814269  0.055883460719  3.265224824446  3.724103306637  0.705442204649  6.012003917343
3.718510902017  2.708373658488  2.772683181370  2.637657116996  9.532707453243  6.656262308279  9.409796658072  6.136993113139  7.763510072170  9.625254751594  7.448539417057  2.209366736024  1.043753081151
9.666269591734  0.883342721631  3.292435318324  6.918312961214  2.422527731115  6.782104082351  9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.582202588050  9.521348175077  3.451441780412
3.477518135691  0.052200338479  0.313533470080  2.465086644855  7.737188484837  3.112548293680  1.055033867149  4.124225421230  5.316610900762  7.270112330810  7.109391913862  1.109970486795  3.640663776467
6.979434941582  6.938770442812  9.989997527753  8.202620075468  5.030179196142  1.411696278130  3.341418335537  5.155650943790  9.893602913670  2.642545902020  9.239303340962  1.495102371066  7.734287817127
4.721421990879  0.740044831592  4.637138449703  4.984366630991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.103784709364  1.546639062908  6.156461229745  6.976890023956
5.921087499595  9.647382787891  1.463832851512  0.419347460515  5.657803817373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.210372759511  1.656587756007  3.901933250587
4.310467099370  3.986343358336  1.607812794859  5.274425134112  3.831811560490  7.969922502608  3.246462395006  4.138237022122  6.938718402961  9.314242940666  9.027702599761  4.661303607640  4.414897379322
4.787635800198  2.219113918710  6.096373812550  4.270019144388  1.384045006444  0.375020605316  9.766345884229  9.621220116795  0.775967847396  7.786224305671  7.071165018580  0.003279134800  7.059851651237
1.470128748966  2.720513959667  9.827835537277  8.118377819099  7.333443640824  4.586760973162  2.717389438536  4.966981999976  1.759148734708  7.763210639326  6.798834127107  6.983126053184  0.187020081792

Clock-opt final QoR
___________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1939     4.0845     53   0.0132     0.1071     31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 319373.219
    2   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt
    *   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219       956.35       2405
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0        0 319373.219       956.35       2405

Clock-opt command complete                CPU:   462 s (  0.13 hr )  ELAPSE:  7748 s (  2.15 hr )  MEM-PEAK:  1411 MB
Clock-opt command statistics  CPU=108 sec (0.03 hr) ELAPSED=107 sec (0.03 hr) MEM-PEAK=1.378 GB
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Global-route-opt command begin                   CPU:   462 s (  0.13 hr )  ELAPSE:  7748 s (  2.15 hr )  MEM-PEAK:  1411 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted

Global-route-opt timing update complete          CPU:   462 s (  0.13 hr )  ELAPSE:  7748 s (  2.15 hr )  MEM-PEAK:  1411 MB
INFO: Propagating Switching Activities
Information: Activity for scenario func_slow was cached, no propagation required. (POW-005)
Information: Activity for scenario func_fast was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 

Global-route-opt initial QoR
____________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1939     4.0845     53   0.0132     0.1071     31
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 319373.219
    2   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0     0.0000        0 319373.219       956.35       2405        206        389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt initial QoR Summary    0.1939     4.0845   4.0845     53   0.0132     0.1071     31        0        0 319373.219       956.35       2405
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 1 threads
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Global-route-opt initialization complete         CPU:   466 s (  0.13 hr )  ELAPSE:  7752 s (  2.15 hr )  MEM-PEAK:  1411 MB
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 2405 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2405; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2473 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2474 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6628, cell height 0.6000, cell area 0.3977 for total 2405 placed and application fixed cells
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO

Global-route-opt optimization Phase 1 Iter  1          5.90        5.90      0.11         -        956.35   319373.22        2405              2.15      1411
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5410 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
soft rule _snps_autoNdr_power_3_8_wire is redundant
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   37  Alloctr   37  Proc    0 
[End of Read DB] Total (MB): Used   44  Alloctr   45  Proc 5410 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   45  Alloctr   46  Proc 5410 
Net statistics:
Total number of nets     = 2476
Number of nets to route  = 2472
Number of single or zero port nets = 2
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
2 nets are fully connected,
 of which 2 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   47  Alloctr   47  Proc 5410 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.26     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   47  Alloctr   48  Proc 5410 
Net Count 2472, Total HPWL 8449 microns
HPWL   0 ~  100 microns: Net Count     2472     Total HPWL       8449 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   47  Alloctr   48  Proc 5410 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  223  Alloctr  224  Proc 5410 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used  224  Alloctr  225  Proc 5410 
Initial. Routing result:
Initial. Both Dirs: Overflow =  4602 Max = 16 GRCs =   827 (78.17%)
Initial. H routing: Overflow =   730 Max = 16 (GRCs =  3) GRCs =   180 (34.03%)
Initial. V routing: Overflow =  3872 Max = 16 (GRCs =  1) GRCs =   647 (122.31%)
Initial. M1         Overflow =   314 Max = 10 (GRCs =  1) GRCs =   115 (21.74%)
Initial. M2         Overflow =   624 Max = 16 (GRCs =  3) GRCs =   106 (20.04%)
Initial. M3         Overflow =  3555 Max = 16 (GRCs =  1) GRCs =   526 (99.43%)
Initial. M4         Overflow =   105 Max =  8 (GRCs =  1) GRCs =    74 (13.99%)
Initial. M5         Overflow =     2 Max =  1 (GRCs =  6) GRCs =     6 (1.13%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8477.99
Initial. Layer M1 wire length = 834.56
Initial. Layer M2 wire length = 1814.28
Initial. Layer M3 wire length = 632.56
Initial. Layer M4 wire length = 1731.82
Initial. Layer M5 wire length = 2799.19
Initial. Layer M6 wire length = 517.94
Initial. Layer M7 wire length = 147.63
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 17399
Initial. Via VIA12SQ_C count = 7856
Initial. Via VIA23SQ_C count = 3774
Initial. Via VIA34SQ_C count = 2950
Initial. Via VIA45SQ count = 2444
Initial. Via VIA56SQ count = 323
Initial. Via VIA67SQ_C count = 52
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu May  1 19:05:06 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  224  Alloctr  225  Proc 5410 
phase1. Routing result:
phase1. Both Dirs: Overflow =  4368 Max = 17 GRCs =   851 (80.43%)
phase1. H routing: Overflow =   846 Max = 17 (GRCs =  1) GRCs =   229 (43.29%)
phase1. V routing: Overflow =  3521 Max = 16 (GRCs =  1) GRCs =   622 (117.58%)
phase1. M1         Overflow =   260 Max =  8 (GRCs =  3) GRCs =    96 (18.15%)
phase1. M2         Overflow =   782 Max = 17 (GRCs =  1) GRCs =   200 (37.81%)
phase1. M3         Overflow =  3261 Max = 16 (GRCs =  1) GRCs =   526 (99.43%)
phase1. M4         Overflow =    64 Max =  8 (GRCs =  1) GRCs =    29 (5.48%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8901.17
phase1. Layer M1 wire length = 840.80
phase1. Layer M2 wire length = 2260.33
phase1. Layer M3 wire length = 676.07
phase1. Layer M4 wire length = 1483.91
phase1. Layer M5 wire length = 2708.29
phase1. Layer M6 wire length = 685.82
phase1. Layer M7 wire length = 245.95
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 16874
phase1. Via VIA12SQ_C count = 7840
phase1. Via VIA23SQ_C count = 3480
phase1. Via VIA34SQ_C count = 2627
phase1. Via VIA45SQ count = 2356
phase1. Via VIA56SQ count = 472
phase1. Via VIA67SQ_C count = 99
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu May  1 19:05:07 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  224  Alloctr  225  Proc 5410 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3660 Max = 14 GRCs =  1082 (102.27%)
phase2. H routing: Overflow =  1857 Max = 14 (GRCs =  1) GRCs =   489 (92.44%)
phase2. V routing: Overflow =  1803 Max =  9 (GRCs =  3) GRCs =   593 (112.10%)
phase2. M1         Overflow =   258 Max =  8 (GRCs =  3) GRCs =    95 (17.96%)
phase2. M2         Overflow =  1801 Max = 14 (GRCs =  1) GRCs =   470 (88.85%)
phase2. M3         Overflow =  1545 Max =  9 (GRCs =  3) GRCs =   498 (94.14%)
phase2. M4         Overflow =    56 Max =  6 (GRCs =  1) GRCs =    19 (3.59%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 9139.67
phase2. Layer M1 wire length = 840.15
phase2. Layer M2 wire length = 2419.98
phase2. Layer M3 wire length = 444.29
phase2. Layer M4 wire length = 1431.45
phase2. Layer M5 wire length = 2860.50
phase2. Layer M6 wire length = 814.09
phase2. Layer M7 wire length = 329.20
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 17663
phase2. Via VIA12SQ_C count = 7840
phase2. Via VIA23SQ_C count = 3376
phase2. Via VIA34SQ_C count = 2934
phase2. Via VIA45SQ count = 2767
phase2. Via VIA56SQ count = 601
phase2. Via VIA67SQ_C count = 145
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu May  1 19:05:09 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  224  Alloctr  225  Proc 5410 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3614 Max = 13 GRCs =  1079 (101.98%)
phase3. H routing: Overflow =  1760 Max = 13 (GRCs =  3) GRCs =   487 (92.06%)
phase3. V routing: Overflow =  1853 Max = 10 (GRCs =  1) GRCs =   592 (111.91%)
phase3. M1         Overflow =   252 Max =  8 (GRCs =  3) GRCs =    94 (17.77%)
phase3. M2         Overflow =  1700 Max = 13 (GRCs =  3) GRCs =   468 (88.47%)
phase3. M3         Overflow =  1601 Max = 10 (GRCs =  1) GRCs =   498 (94.14%)
phase3. M4         Overflow =    60 Max =  6 (GRCs =  1) GRCs =    19 (3.59%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8908.66
phase3. Layer M1 wire length = 839.65
phase3. Layer M2 wire length = 2211.85
phase3. Layer M3 wire length = 365.80
phase3. Layer M4 wire length = 1612.27
phase3. Layer M5 wire length = 2826.04
phase3. Layer M6 wire length = 616.91
phase3. Layer M7 wire length = 434.64
phase3. Layer M8 wire length = 1.50
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 17938
phase3. Via VIA12SQ_C count = 7836
phase3. Via VIA23SQ_C count = 3424
phase3. Via VIA34SQ_C count = 3105
phase3. Via VIA45SQ count = 2895
phase3. Via VIA56SQ count = 474
phase3. Via VIA67SQ_C count = 202
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  180  Alloctr  179  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  224  Alloctr  225  Proc 5410 

Congestion utilization per direction:
Average vertical track utilization   = 36.93 %
Peak    vertical track utilization   = 77.50 %
Average horizontal track utilization = 35.88 %
Peak    horizontal track utilization = 90.24 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  224  Alloctr  225  Proc 5410 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:06 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[GR: Done] Stage (MB): Used  217  Alloctr  217  Proc    0 
[GR: Done] Total (MB): Used  224  Alloctr  225  Proc 5410 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:06 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5410 
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2476 nets, 2472 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.835294
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2474, routed nets = 2472, across physical hierarchy nets = 0, parasitics cached nets = 2474, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Global-route-opt route-global QoR
_________________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    1   8        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.2116     5.9579    151   0.0128     0.0783     20
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        3 319373.219
    2   *   0.2116     5.9579   5.9579    151   0.0128     0.0783     20        0     0.0000        3 319373.219
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.2116     5.9579   5.9579    151   0.0128     0.0783     20        0     0.0000        3 319373.219       956.35       2405        206        389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt route-global QoR Summary   0.2116     5.9579   5.9579    151   0.0128     0.0783     20        0        3 319373.219       956.35       2405

Global-route-opt Global-routing complete         CPU:   473 s (  0.13 hr )  ELAPSE:  7759 s (  2.16 hr )  MEM-PEAK:  1411 MB

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 9 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.26     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 4 Iter  1          8.60        8.60      0.08        14        956.35   319373.22        2405              2.16      1411

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 5 Iter  1          8.60        8.60      0.08        14        954.00   318733.56        2397              2.16      1411
Global-route-opt optimization Phase 5 Iter  2          8.60        8.60      0.08        14        954.00   318733.56        2397              2.16      1411
Global-route-opt optimization Phase 5 Iter  3          8.60        8.60      0.08        14        954.00   318733.56        2397              2.16      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 5 Iter  4          8.60        8.60      0.08        14        954.00   318733.56        2397              2.16      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 5 Iter  5          8.60        8.60      0.08        14        954.00   318733.56        2397              2.16      1411
Global-route-opt optimization Phase 5 Iter  6          8.60        8.60      0.08        14        954.00   318733.56        2397              2.16      1411

Global-route-opt optimization Phase 6 Iter  1          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Global-route-opt optimization Phase 6 Iter  2          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Global-route-opt optimization Phase 6 Iter  3          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Global-route-opt optimization Phase 6 Iter  4          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 6 Iter  5          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Global-route-opt optimization Phase 6 Iter  6          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 6 Iter  7          8.60        8.60      0.08        14        954.49   318901.56        2398              2.16      1411
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)


Global-route-opt optimization Phase 8 Iter  1          6.52        6.52      0.08        14        964.61   327141.00        2398              2.16      1411
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.038340, elapsed 0.038431, speed up 0.997632.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 47, DR 488), data (VR 2, GR 11885, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3733 total shapes.
Layer M2: cached 0 shapes out of 4434 total shapes.
Layer M3: cached 92 shapes out of 769 total shapes.
Cached 5244 vias out of 23514 total vias.
Number of Site types in the design = 1
Total power = 1.391406, Leakage = 0.000654, Internal = 1.114843, Switching = 0.275909
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.201656, TNS = -4.515149, NVP = 54
 Design (hold) WNHS = -0.012839, TNHS = -0.096507, NHVP = 21

    Scenario func_slow  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_slow  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
    Scenario func_slow
       Path Group clk  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.202, TNS = -4.515, NVP = 54, UNWEIGHTED_TNS = -4.515, WNHS = -0.013, TNHS = -0.097, NHVP = 21, UNWEIGHTED_TNHS = -0.097, R2R(wns=nan, tns=-4.515149, nvp=54)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.391406, Leakage = 0.000654, Internal = 1.114843, Switching = 0.275909

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          0
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          0
        # Failed main graph committ          =          0
        # Successful main graph commit      =          0
        # NumCTCells changed               =          0


        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9981

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.201656, TNS = -4.515149, NVP = 54
 Design (hold) WNHS = -0.012839, TNHS = -0.096507, NHVP = 21

    Scenario func_slow  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_slow  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
    Scenario func_slow
       Path Group clk  WNS = -0.201656, TNS = -4.515149, NVP = 54
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.012839, TNHS = -0.096507, NHVP = 21
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.202, TNS = -4.515, NVP = 54, UNWEIGHTED_TNS = -4.515, WNHS = -0.013, TNHS = -0.097, NHVP = 21, UNWEIGHTED_TNHS = -0.097, R2R(wns=nan, tns=-4.515149, nvp=54)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.90 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.391406, Leakage = 0.000654, Internal = 1.114843, Switching = 0.275909

Information: There is no DRC violation or all DRC violations are not fixable.
Commit #1 accepted 1 out of 1, tns improved from 4.515149 to 4.492409, 0.504907 percent 
Commit #2 not accepted, out of 1
Commit #3 accepted 1 out of 1, tns improved from 4.492409 to 4.480088, 0.274639 percent 
Commit #4 accepted 1 out of 1, tns improved from 4.480088 to 4.462827, 0.386038 percent 
Commit #5 not accepted, out of 1

    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =          7
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =          2
        # Failed main graph committ          =          2
        # Successful main graph commit      =          3
        # Subgraph evaluation success rate in percent =     0.7143
        # Sg2Main acceptance ratio in percent      =     0.6000
        # NumCTCells changed               =          0

        # Number of cells sized                =          5
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:00s
        # Total elapsed time              = 00h:00m:00s
        # Flow total speed up             =     0.9979
        # Commit CPU time                 = 00h:00m:00s
        # Commit elapsed time             = 00h:00m:00s
        # Commit speed up                 =     0.9980
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9980
        # Sg CPU time                     = 00h:00m:00s
        # Sg elapsed time                 = 00h:00m:00s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9978

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.201103, TNS = -4.462827, NVP = 54
 Design (hold) WNHS = -0.012839, TNHS = -0.097551, NHVP = 22

    Scenario func_slow  WNS = -0.201103, TNS = -4.462827, NVP = 54
    Scenario func_slow  WNHS = -0.012839, TNHS = -0.097551, NHVP = 22
    Scenario func_slow
       Path Group clk  WNS = -0.201103, TNS = -4.462827, NVP = 54
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.012839, TNHS = -0.097551, NHVP = 22
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.201, TNS = -4.463, NVP = 54, UNWEIGHTED_TNS = -4.463, WNHS = -0.013, TNHS = -0.098, NHVP = 22, UNWEIGHTED_TNHS = -0.098, R2R(wns=nan, tns=-4.462827, nvp=54)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 164.95 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.391501, Leakage = 0.000655, Internal = 1.114944, Switching = 0.275903
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 1.827263, elapsed 1.841858, speed up 0.992076.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 9 Iter  1          6.38        6.38      0.08        14        964.66   327325.56        2398              2.16      1411
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 10 Iter  1         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter  2         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter  3         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter  4         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter  5         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter  6         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 10 Iter  7         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Global-route-opt optimization Phase 10 Iter  8         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter  9         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter 10         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 10 Iter 11         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Global-route-opt optimization Phase 10 Iter 12         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Global-route-opt optimization Phase 10 Iter 13         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 10 Iter 14         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 10 Iter 15         6.06        6.06      0.08        14        965.01   328736.47        2398              2.16      1411
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)


Global-route-opt optimization Phase 12 Iter  1         5.73        5.73      0.08        14        976.38   338778.66        2398              2.16      1411
Global-route-opt optimization Phase 12 Iter  2         5.73        5.73      0.08        14        976.38   338778.66        2398              2.16      1411

Global-route-opt optimization Phase 13 Iter  1         5.73        5.73      0.01        14        979.40   340008.88        2405              2.16      1411
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   No CTS related app option is set.

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_CDC_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_7
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_U_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_UCDC_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_L4D100_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_R2V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_BUF_PS_6
   saed14rvt_tt0p8v25c/SAEDRVT14_DEL_PR2V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_3
   saed14rvt_tt0p8v25c/SAEDRVT14_AOBUF_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_ECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_0P75
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_10
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_16
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1P5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_20
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_5
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_7
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_S_9
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_1
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_2
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_4
   saed14rvt_tt0p8v25c/SAEDRVT14_AOINV_IW_6
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_12
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_1
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_2
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_3
   saed14rvt_tt0p8v25c/SAEDRVT14_INV_PS_6
There is no CTS reference for ICG cells

register reference list:
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_6
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPRB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSBQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSQB_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPS_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_tt0p8v25c/SAEDRVT14_CKINVGTPLT_V7_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDND2NQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNQOR2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDOR2PQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_3
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_6
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_8
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPQ_V1_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPRSQB_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDP_V2LP_2
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_4
   saed14rvt_tt0p8v25c/SAEDRVT14_ISOFSDPQ_PECO_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN2_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_1
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_2
   saed14rvt_tt0p8v25c/SAEDRVT14_FSDN4_V2_4
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ_2
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_1
   saed14rvt_tt0p8v25c/SAEDRVT14_LSRDPQ4_2
   saed14rvt_tt0p8v25c/SAEDRVT14_SRLD_3

Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD initialization runtime: cpu 0.038609, elapsed 0.038261, speed up 1.009095.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
CCD: using 1 threads
CTSSC route status detected: clock (VR 0, GR 47, DR 488), data (VR 2, GR 11971, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Number of Site types in the design = 1
Total power = 1.408734, Leakage = 0.000680, Internal = 1.122247, Switching = 0.285807
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.192395, TNS = -3.969580, NVP = 50
 Design (hold) WNHS = -0.011350, TNHS = -0.013218, NHVP = 3

    Scenario func_slow  WNS = -0.192395, TNS = -3.969580, NVP = 50
    Scenario func_slow  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
    Scenario func_slow
       Path Group clk  WNS = -0.192395, TNS = -3.969580, NVP = 50
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.192, TNS = -3.970, NVP = 50, UNWEIGHTED_TNS = -3.970, WNHS = -0.011, TNHS = -0.013, NHVP = 3, UNWEIGHTED_TNHS = -0.013, R2R(wns=nan, tns=-3.969580, nvp=50)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 165.30 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.408734, Leakage = 0.000680, Internal = 1.122247, Switching = 0.285807
1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|1,1|
    Optimization Summary                

-------------------------------------------------

        # Drivers Attempted               =        136
        # Skipped during isValid and estimate          =          0
        # Failed subgraph evaluation           =        102
        # Failed main graph committ          =          0
        # Successful main graph commit      =         34
        # Subgraph evaluation success rate in percent =     0.2500
        # Sg2Main acceptance ratio in percent      =     1.0000
        # NumCTCells changed               =          0

        # Number of cells sized                =         34
        # Number of cells added                =          0
        # Number of cells removed                =          0

        # Total CPU time                  = 00h:00m:08s
        # Total elapsed time              = 00h:00m:08s
        # Flow total speed up             =     0.9976
        # Commit CPU time                 = 00h:00m:01s
        # Commit elapsed time             = 00h:00m:01s
        # Commit speed up                 =     0.9966
        # Generator CPU time              = 00h:00m:00s
        # Generator elapsed time          = 00h:00m:00s
        # Generator speed up              =     0.9979
        # Filter CPU time                 = 00h:00m:02s
        # Filter elapsed time             = 00h:00m:02s
        # Filter speed up                 =     0.9979
        # Sg CPU time                     = 00h:00m:03s
        # Sg elapsed time                 = 00h:00m:03s
        # Sg speed up                     =     0.9976
        # The rest of flow speed up       =     0.9978

-------------------------------------------------


CCD: After power optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.192395, TNS = -3.969934, NVP = 50
 Design (hold) WNHS = -0.011350, TNHS = -0.013218, NHVP = 3

    Scenario func_slow  WNS = -0.192395, TNS = -3.969934, NVP = 50
    Scenario func_slow  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
    Scenario func_slow
       Path Group clk  WNS = -0.192395, TNS = -3.969934, NVP = 50
    Scenario func_fast
    Scenario func_slow
       Path Group clk  WNHS = -0.011350, TNHS = -0.013218, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.192, TNS = -3.970, NVP = 50, UNWEIGHTED_TNS = -3.970, WNHS = -0.011, TNHS = -0.013, NHVP = 3, UNWEIGHTED_TNHS = -0.013, R2R(wns=nan, tns=-3.969934, nvp=50)
CCD-QoR: Area: Clock Repeater Area (count) = 0.00 (0), Clock std Cell Area (count) = 0.00 (0), Flop Area (count) = 166.50 (155), Latch Area (count) = 0.00 (0)
CCD-QoR: Power: Total power = 1.408594, Leakage = 0.000686, Internal = 1.122199, Switching = 0.285710
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
Number of Site types in the design = 1
 CCD flow runtime: cpu 9.471226, elapsed 9.497763, speed up 0.997206.
Mark clock trees...
Marking clock synthesized attributes


Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Global-route-opt optimization Phase 14 Iter  1         5.64        5.64      0.01        14        980.60   343029.84        2405              2.17      1415
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Global-route-opt optimization Phase 15 Iter  1         5.63        5.63      0.01        14        982.19   347580.50        2405              2.17      1415
Global-route-opt optimization Phase 15 Iter  2         5.63        5.63      0.01        14        982.19   347580.50        2405              2.17      1415

Global-route-opt optimization Phase 16 Iter  1         5.62        5.62      0.01        14        978.29   343979.28        2405              2.17      1415

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 17 Iter  1         5.62        5.62      0.01        14        975.84   343023.41        2397              2.17      1415
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)

Global-route-opt optimization Phase 18 Iter  1         5.62        5.62      0.01        14        976.02   343065.53        2398              2.17      1415


Global-route-opt optimization Phase 20 Iter  1         5.62        5.62      0.01        14        975.58   342941.56        2396              2.17      1415
Global-route-opt optimization Phase 20 Iter  2         5.62        5.62      0.01        14        975.58   342941.56        2396              2.17      1415



Global-route-opt route preserve complete         CPU:   524 s (  0.15 hr )  ELAPSE:  7810 s (  2.17 hr )  MEM-PEAK:  1415 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3891 total shapes.
Layer M2: cached 0 shapes out of 4531 total shapes.
Layer M3: cached 92 shapes out of 777 total shapes.
Cached 5244 vias out of 23690 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 161 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         2379        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2379
number of references:               161
number of site rows:                 56
number of locations attempted:    29441
number of locations failed:        1046  (3.6%)

Legality of references at locations:
37 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   174       1329       293 ( 22.0%)        613       114 ( 18.6%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    15        168        82 ( 48.8%)         64        27 ( 42.2%)  SAEDRVT14_FDP_V2LP_2
    39        328        87 ( 26.5%)        112        21 ( 18.8%)  SAEDRVT14_FDPRBQ_V2LP_2
     5         64        26 ( 40.6%)         40        18 ( 45.0%)  SAEDRVT14_OAI21_V1_4
     9         87        28 ( 32.2%)         39        15 ( 38.5%)  SAEDRVT14_EO2_1
     8         64        24 ( 37.5%)         40        15 ( 37.5%)  SAEDRVT14_ND2_CDC_4
    13        103        32 ( 31.1%)         40         7 ( 17.5%)  SAEDRVT14_FDPRBQ_V2LP_1
     8         57        17 ( 29.8%)         80        20 ( 25.0%)  SAEDRVT14_MUXI2_U_0P5
     1         16         9 ( 56.2%)         24        15 ( 62.5%)  SAEDRVT14_OAI21_V1_6
     1         24        17 ( 70.8%)          8         5 ( 62.5%)  SAEDRVT14_EN3_U_0P5

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1         24        17 ( 70.8%)          8         5 ( 62.5%)  SAEDRVT14_EN3_U_0P5
     1         16        10 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EO3_1
     1         16         9 ( 56.2%)         24        15 ( 62.5%)  SAEDRVT14_OAI21_V1_6
     1          8         4 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_ND3B_2
     1          8         4 ( 50.0%)          8         4 ( 50.0%)  SAEDRVT14_NR2_ISO_4
    15        168        82 ( 48.8%)         64        27 ( 42.2%)  SAEDRVT14_FDP_V2LP_2
     5         64        26 ( 40.6%)         40        18 ( 45.0%)  SAEDRVT14_OAI21_V1_4
     8         64        24 ( 37.5%)         40        15 ( 37.5%)  SAEDRVT14_ND2_CDC_4
     1          8         4 ( 50.0%)         16         5 ( 31.2%)  SAEDRVT14_NR2_MM_4
     5         40        15 ( 37.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_1

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2379 (21868 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.103 um ( 0.17 row height)
rms weighted cell displacement:   0.103 um ( 0.17 row height)
max cell displacement:            1.220 um ( 2.03 row height)
avg cell displacement:            0.041 um ( 0.07 row height)
avg weighted cell displacement:   0.041 um ( 0.07 row height)
number of cells moved:              580
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_3_1426 (SAEDRVT14_NR2_ISO_1)
  Input location: (8.14,6)
  Legal location: (8.362,7.2)
  Displacement:   1.220 um ( 2.03 row height)
Cell: copt_h_inst_2681 (SAEDRVT14_BUF_S_0P5)
  Input location: (15.392,13.8)
  Legal location: (14.504,14.4)
  Displacement:   1.072 um ( 1.79 row height)
Cell: ctmTdsLR_1_1403 (SAEDRVT14_NR2_MM_1)
  Input location: (13.172,5.4)
  Legal location: (13.764,4.8)
  Displacement:   0.843 um ( 1.40 row height)
Cell: U1912 (SAEDRVT14_INV_S_0P5)
  Input location: (3.774,28.2)
  Legal location: (4.292,27.6)
  Displacement:   0.793 um ( 1.32 row height)
Cell: ctmTdsLR_10_748 (SAEDRVT14_INV_S_0P5)
  Input location: (11.988,25.2)
  Legal location: (11.618,24.6)
  Displacement:   0.705 um ( 1.17 row height)
Cell: ctmTdsLR_7_605 (SAEDRVT14_INV_S_0P75)
  Input location: (7.844,6)
  Legal location: (7.474,6.6)
  Displacement:   0.705 um ( 1.17 row height)
Cell: U1948 (SAEDRVT14_INV_S_0P5)
  Input location: (1.85,12.6)
  Legal location: (2.22,12)
  Displacement:   0.705 um ( 1.17 row height)
Cell: ctmTdsLR_9_557 (SAEDRVT14_ND2_CDC_2)
  Input location: (11.248,2.4)
  Legal location: (10.952,1.8)
  Displacement:   0.669 um ( 1.12 row height)
Cell: U1151 (SAEDRVT14_INV_2)
  Input location: (13.32,9)
  Legal location: (13.024,9.6)
  Displacement:   0.669 um ( 1.12 row height)
Cell: ctmTdsLR_6_631 (SAEDRVT14_INV_S_0P5)
  Input location: (9.028,9)
  Legal location: (9.25,9.6)
  Displacement:   0.640 um ( 1.07 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Legalization succeeded.
Total Legalizer CPU: 1.868
Total Legalizer Wall Time: 1.383
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   526 s (  0.15 hr )  ELAPSE:  7812 s (  2.17 hr )  MEM-PEAK:  1415 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =  1946 

No. doRoutes           =   223 
No. doUnroutes         =   283 
No. redoRoutes         =     3 
No. redoUnroutes       =     5 
No. undoRoutes         =   223 
No. undoUnroutes       =   284 
No. commitRoutes       =     2 
No. commitUnroutes     =     3 
No. uncommitRoutes     =     1 
No. uncommitUnroutes   =     2 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Thu May  1 19:06:04 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 1505/2398
Ground net VSS                1505/2397
--------------------------------------------------------------------------------
Information: connections of 1785 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5413 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   53  Alloctr   53  Proc    0 
[End of Read DB] Total (MB): Used   60  Alloctr   61  Proc 5413 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   62  Alloctr   63  Proc 5413 
Net statistics:
Total number of nets     = 2468
Number of nets to route  = 2464
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
2045 nets are fully connected,
 of which 2 are detail routed and 2042 are global routed.
1 nets have non-default rule _snps_autoNdr_power
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   62  Alloctr   64  Proc 5413 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.22     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 5413 
Net Count 2464, Total HPWL 8772 microns
HPWL   0 ~  100 microns: Net Count     2464     Total HPWL       8772 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 5413 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  239  Alloctr  240  Proc 5413 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3412 Max = 12 GRCs =  1027 (97.07%)
Initial. H routing: Overflow =  1489 Max = 12 (GRCs =  4) GRCs =   455 (86.01%)
Initial. V routing: Overflow =  1923 Max = 11 (GRCs =  2) GRCs =   572 (108.13%)
Initial. M1         Overflow =   170 Max =  6 (GRCs =  2) GRCs =    75 (14.18%)
Initial. M2         Overflow =  1425 Max = 12 (GRCs =  4) GRCs =   434 (82.04%)
Initial. M3         Overflow =  1753 Max = 11 (GRCs =  2) GRCs =   497 (93.95%)
Initial. M4         Overflow =    64 Max =  8 (GRCs =  1) GRCs =    21 (3.97%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8883.55
Initial. Layer M1 wire length = 765.69
Initial. Layer M2 wire length = 2080.55
Initial. Layer M3 wire length = 505.35
Initial. Layer M4 wire length = 1743.02
Initial. Layer M5 wire length = 2700.39
Initial. Layer M6 wire length = 640.75
Initial. Layer M7 wire length = 446.31
Initial. Layer M8 wire length = 1.50
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 17808
Initial. Via VIA12SQ_C count = 7693
Initial. Via VIA23SQ_C count = 3633
Initial. Via VIA34SQ_C count = 3081
Initial. Via VIA45SQ count = 2703
Initial. Via VIA56SQ count = 495
Initial. Via VIA67SQ_C count = 201
Initial. Via VIA78SQ_C count = 2
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu May  1 19:06:06 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3325 Max = 13 GRCs =  1030 (97.35%)
phase1. H routing: Overflow =  1452 Max = 13 (GRCs =  1) GRCs =   456 (86.20%)
phase1. V routing: Overflow =  1873 Max = 10 (GRCs =  1) GRCs =   574 (108.51%)
phase1. M1         Overflow =   170 Max =  6 (GRCs =  1) GRCs =    75 (14.18%)
phase1. M2         Overflow =  1408 Max = 13 (GRCs =  1) GRCs =   440 (83.18%)
phase1. M3         Overflow =  1703 Max = 10 (GRCs =  1) GRCs =   499 (94.33%)
phase1. M4         Overflow =    44 Max =  7 (GRCs =  1) GRCs =    16 (3.02%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8777.33
phase1. Layer M1 wire length = 765.98
phase1. Layer M2 wire length = 2008.88
phase1. Layer M3 wire length = 619.99
phase1. Layer M4 wire length = 1767.12
phase1. Layer M5 wire length = 2790.64
phase1. Layer M6 wire length = 577.16
phase1. Layer M7 wire length = 247.56
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 17101
phase1. Via VIA12SQ_C count = 7642
phase1. Via VIA23SQ_C count = 3584
phase1. Via VIA34SQ_C count = 2835
phase1. Via VIA45SQ count = 2529
phase1. Via VIA56SQ count = 399
phase1. Via VIA67SQ_C count = 112
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu May  1 19:06:08 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:01 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3355 Max = 13 GRCs =  1036 (97.92%)
phase2. H routing: Overflow =  1480 Max = 13 (GRCs =  1) GRCs =   461 (87.15%)
phase2. V routing: Overflow =  1875 Max = 10 (GRCs =  1) GRCs =   575 (108.70%)
phase2. M1         Overflow =   168 Max =  6 (GRCs =  1) GRCs =    74 (13.99%)
phase2. M2         Overflow =  1430 Max = 13 (GRCs =  1) GRCs =   444 (83.93%)
phase2. M3         Overflow =  1707 Max = 10 (GRCs =  1) GRCs =   501 (94.71%)
phase2. M4         Overflow =    50 Max =  6 (GRCs =  1) GRCs =    17 (3.21%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8822.13
phase2. Layer M1 wire length = 766.90
phase2. Layer M2 wire length = 1993.60
phase2. Layer M3 wire length = 413.58
phase2. Layer M4 wire length = 1650.03
phase2. Layer M5 wire length = 2878.58
phase2. Layer M6 wire length = 706.58
phase2. Layer M7 wire length = 412.88
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 18155
phase2. Via VIA12SQ_C count = 7641
phase2. Via VIA23SQ_C count = 3589
phase2. Via VIA34SQ_C count = 3225
phase2. Via VIA45SQ count = 2978
phase2. Via VIA56SQ count = 531
phase2. Via VIA67SQ_C count = 191
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu May  1 19:06:09 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3327 Max = 12 GRCs =  1022 (96.60%)
phase3. H routing: Overflow =  1488 Max = 12 (GRCs =  2) GRCs =   460 (86.96%)
phase3. V routing: Overflow =  1839 Max = 10 (GRCs =  1) GRCs =   562 (106.24%)
phase3. M1         Overflow =   137 Max =  6 (GRCs =  1) GRCs =    60 (11.34%)
phase3. M2         Overflow =  1436 Max = 12 (GRCs =  2) GRCs =   443 (83.74%)
phase3. M3         Overflow =  1701 Max = 10 (GRCs =  1) GRCs =   502 (94.90%)
phase3. M4         Overflow =    52 Max =  6 (GRCs =  1) GRCs =    17 (3.21%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8830.28
phase3. Layer M1 wire length = 767.94
phase3. Layer M2 wire length = 2005.93
phase3. Layer M3 wire length = 407.57
phase3. Layer M4 wire length = 1625.29
phase3. Layer M5 wire length = 2828.92
phase3. Layer M6 wire length = 720.57
phase3. Layer M7 wire length = 467.11
phase3. Layer M8 wire length = 6.94
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 18202
phase3. Via VIA12SQ_C count = 7625
phase3. Via VIA23SQ_C count = 3583
phase3. Via VIA34SQ_C count = 3226
phase3. Via VIA45SQ count = 2974
phase3. Via VIA56SQ count = 563
phase3. Via VIA67SQ_C count = 227
phase3. Via VIA78SQ_C count = 4
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 

Congestion utilization per direction:
Average vertical track utilization   = 37.59 %
Peak    vertical track utilization   = 77.50 %
Average horizontal track utilization = 35.70 %
Peak    horizontal track utilization = 87.80 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5413 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used  232  Alloctr  232  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5413 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5413 

Global-route-opt Incremental Global-routing complete  CPU:   534 s (  0.15 hr )  ELAPSE:  7819 s (  2.17 hr )  MEM-PEAK:  1415 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2468 nets, 2464 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.835294
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2466, routed nets = 2464, across physical hierarchy nets = 0, parasitics cached nets = 2466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Rebuilding Cell-Density Map
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Total 0.0300 seconds to load 2397 cell instances into cellmap, 18 cells are off site row
Moveable cells: 2397; Application fixed cells: 0; Macro cells: 0; User fixed cells: 0
0 out of 2465 data nets is detail routed, 1 out of 1 clock nets is detail routed and total 2466 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.6796, cell height 0.6000, cell area 0.4077 for total 2397 placed and application fixed cells
runtime_assert false
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (0 0) (336700 336000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1]
APS-MCMM: Hold scenario grouping = [0 1]
APS-MCMM: Leakage scenario grouping = [0 1]
APS-MCMM: Dynamic scenario grouping = [0 1]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8000 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.8000
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario func_slow (Mode func Corner slow)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.22     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Created 1 thread routing service with costIdx = 3. 
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
Mgr Thread-server 0: Ctor 
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
GR Routing Service: loadPermBufBlockages 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)

INFO: GRE flow is enabled.


Global-route-opt optimization Phase 25 Iter  1         5.92        5.92      0.04        14        977.35   343193.41        2397              2.17      1415
Global-route-opt optimization Phase 25 Iter  2         5.92        5.92      0.04        14        977.35   343193.41        2397              2.17      1415
Global-route-opt optimization Phase 25 Iter  3         5.92        5.92      0.04        14        977.35   343193.41        2397              2.17      1415
Global-route-opt optimization Phase 25 Iter  4         5.92        5.92      0.04        14        977.35   343193.41        2397              2.17      1415
Global-route-opt optimization Phase 25 Iter  5         5.92        5.92      0.04        14        977.35   343193.41        2397              2.17      1415

Global-route-opt optimization Phase 26 Iter  1         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Global-route-opt optimization Phase 26 Iter  2         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  3         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  4         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  5         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  6         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  7         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  8         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter  9         5.77        5.77      0.04        14        979.40   345865.50        2397              2.17      1415
Global-route-opt optimization Phase 26 Iter 10         5.77        5.77      0.04        14        979.40   345865.50        2397              2.18      1415
Global-route-opt optimization Phase 26 Iter 11         5.77        5.77      0.04        14        979.40   345865.50        2397              2.18      1415

Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 27 Iter  1         5.77        5.77      0.04        14        981.04   346595.22        2397              2.18      1415
Global-route-opt optimization Phase 27 Iter  2         5.77        5.77      0.04        14        981.04   346595.22        2397              2.18      1415
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 27 Iter  3         5.77        5.77      0.04        14        981.04   346595.22        2397              2.18      1415
Corner Scaling is off, multiplier is 1.000000
Using default layer M4
nplLib: sample lib cell area 1.420800
nplLib: sample lib cell leakage 0.000002
maxCornerId = 2
corner=slow, tran factor=1.0000 (0.0293 / 0.0293)
corner=fast, tran factor=0.8849 (0.0259 / 0.0293)
bmap: stepx = 30000
Core Area = 12 X 12 ()
Global-route-opt optimization Phase 27 Iter  4         5.77        5.77      0.04        14        981.04   346595.22        2397              2.18      1415
Global-route-opt optimization Phase 27 Iter  5         5.77        5.77      0.04        14        981.04   346595.22        2397              2.18      1415

Global-route-opt optimization Phase 28 Iter  1         5.72        5.72      0.04        14        981.04   346595.22        2397              2.18      1415
Global-route-opt optimization Phase 28 Iter  2         5.72        5.72      0.04        14        981.04   346595.22        2397              2.18      1415



Global-route-opt optimization complete                 5.72        5.72      0.03        14        982.50   348059.00        2397              2.18      1415

Global-route-opt route preserve complete         CPU:   549 s (  0.15 hr )  ELAPSE:  7834 s (  2.18 hr )  MEM-PEAK:  1415 MB
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3752 total shapes.
Layer M2: cached 0 shapes out of 4421 total shapes.
Layer M3: cached 92 shapes out of 769 total shapes.
Cached 5244 vias out of 23649 total vias.

Legalizing Top Level Design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0700 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 168 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.


Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     1131.31         2379        Yes DEFAULT_VA

Optimizing attract points
    Done attract points (0 sec)
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   2379
number of references:               168
number of site rows:                 56
number of locations attempted:    28682
number of locations failed:         964  (3.4%)

Legality of references at locations:
38 references had failures.

Worst 10 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
   174       1297       288 ( 22.2%)        597       108 ( 18.1%)  SAEDRVT14_FDPRBQ_V2LP_0P5
    39        336        90 ( 26.8%)        104        18 ( 17.3%)  SAEDRVT14_FDPRBQ_V2LP_2
    15        128        60 ( 46.9%)         40         9 ( 22.5%)  SAEDRVT14_FDP_V2LP_2
    10         88        34 ( 38.6%)         64        25 ( 39.1%)  SAEDRVT14_ND2_CDC_4
    13        111        32 ( 28.8%)         48        10 ( 20.8%)  SAEDRVT14_FDPRBQ_V2LP_1
     9         71        21 ( 29.6%)         47        19 ( 40.4%)  SAEDRVT14_EO2_1
     6         48        17 ( 35.4%)         40        17 ( 42.5%)  SAEDRVT14_OAI21_V1_4
     8         57        17 ( 29.8%)         56        17 ( 30.4%)  SAEDRVT14_MUXI2_U_0P5
     5         39        14 ( 35.9%)         24        11 ( 45.8%)  SAEDRVT14_NR2_4
     6         48        17 ( 35.4%)          0         0 (  0.0%)  SAEDRVT14_EN3_1

Worst 10 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EN3_U_0P5
     1          8         5 ( 62.5%)          0         0 (  0.0%)  SAEDRVT14_EO3_1
     1          8         6 ( 75.0%)          8         3 ( 37.5%)  SAEDRVT14_OAI21_V1_6
     1          8         4 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_AOI21_V1_4
     1          8         4 ( 50.0%)          0         0 (  0.0%)  SAEDRVT14_ND3B_2
     2         24        10 ( 41.7%)          0         0 (  0.0%)  SAEDRVT14_EO2_0P5
    15        128        60 ( 46.9%)         40         9 ( 22.5%)  SAEDRVT14_FDP_V2LP_2
     5         39        14 ( 35.9%)         24        11 ( 45.8%)  SAEDRVT14_NR2_4
    10         88        34 ( 38.6%)         64        25 ( 39.1%)  SAEDRVT14_ND2_CDC_4
     6         48        17 ( 35.4%)         40        17 ( 42.5%)  SAEDRVT14_OAI21_V1_4

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        2379 (21984 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.058 um ( 0.10 row height)
rms weighted cell displacement:   0.058 um ( 0.10 row height)
max cell displacement:            0.896 um ( 1.49 row height)
avg cell displacement:            0.013 um ( 0.02 row height)
avg weighted cell displacement:   0.013 um ( 0.02 row height)
number of cells moved:              184
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmTdsLR_2_2457 (SAEDRVT14_NR2_ISO_1)
  Input location: (2.738,28.2)
  Legal location: (3.404,27.6)
  Displacement:   0.896 um ( 1.49 row height)
Cell: ZBUF_5_inst_267 (SAEDRVT14_BUF_U_0P5)
  Input location: (12.284,8.4)
  Legal location: (11.692,7.8)
  Displacement:   0.843 um ( 1.40 row height)
Cell: ctmTdsLR_1_2585 (SAEDRVT14_INV_S_0P5)
  Input location: (3.404,27.6)
  Legal location: (3.256,27)
  Displacement:   0.618 um ( 1.03 row height)
Cell: ctmTdsLR_4_1006 (SAEDRVT14_ND2_CDC_0P5)
  Input location: (6.216,9)
  Legal location: (6.29,8.4)
  Displacement:   0.605 um ( 1.01 row height)
Cell: U1240 (SAEDRVT14_INV_S_1P5)
  Input location: (12.728,8.4)
  Legal location: (12.654,7.8)
  Displacement:   0.605 um ( 1.01 row height)
Cell: U1189 (SAEDRVT14_ND2_0P5)
  Input location: (6.216,22.2)
  Legal location: (6.216,21.6)
  Displacement:   0.600 um ( 1.00 row height)
Cell: ctmTdsLR_2_2451 (SAEDRVT14_NR2_ISO_1)
  Input location: (2.442,28.2)
  Legal location: (3.034,28.2)
  Displacement:   0.592 um ( 0.99 row height)
Cell: ZBUF_6889_inst_220 (SAEDRVT14_BUF_ECO_1)
  Input location: (1.998,28.2)
  Legal location: (2.59,28.2)
  Displacement:   0.592 um ( 0.99 row height)
Cell: U905 (SAEDRVT14_NR2_2)
  Input location: (1.48,28.2)
  Legal location: (2.072,28.2)
  Displacement:   0.592 um ( 0.99 row height)
Cell: U922 (SAEDRVT14_ND2_CDC_4)
  Input location: (0.666,28.2)
  Legal location: (1.258,28.2)
  Displacement:   0.592 um ( 0.99 row height)

Legalization succeeded.
Total Legalizer CPU: 1.290
Total Legalizer Wall Time: 1.305
----------------------------------------------------------------

Global-route-opt legalization complete           CPU:   550 s (  0.15 hr )  ELAPSE:  7835 s (  2.18 hr )  MEM-PEAK:  1415 MB
rtapi Thread-server 0: shutdown 
Mgr Thread-server 0: Dtor 
Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 

No. startProblems      =   458 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

rtapi Thread-server 0: Dtor 
GR Routing Service: Stopped IMRD 
Terminated routing service. 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
****************************************
Report : Power/Ground Connection Summary
Design : CIC_ADPCM_Wrapper
Version: S-2021.06-SP4
Date   : Thu May  1 19:06:28 2025
****************************************
P/G net name                  P/G pin count(previous/current)
--------------------------------------------------------------------------------
Power net VDD                 2398/2398
Ground net VSS                2397/2397
--------------------------------------------------------------------------------
Information: connections of 0 power/ground pin(s) are created or changed.
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    7  Proc 5413 
Printing options for 'route.common.*'
common.verbose_level                                    :        0                   

Printing options for 'route.global.*'
global.force_rerun_after_global_route_opt               :        true                
global.timing_driven                                    :        false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:01 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Read DB] Stage (MB): Used   53  Alloctr   54  Proc    0 
[End of Read DB] Total (MB): Used   61  Alloctr   62  Proc 5413 
Constructing data structure ...
Information: Double patterning layer M1 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M2 will be routed with target utilization ratio of 80 per cent. (ZRT-138)
Information: Double patterning layer M3 will be routed with target utilization ratio of 85 per cent. (ZRT-138)
Information: Non-DPT layer M4 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M5 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M6 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M7 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M8 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer M9 will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Information: Non-DPT layer MRDL will be routed with target utilization ratio of 100 per cent. (ZRT-138)
Global cell size is adjusted to 2.5 times of standard cell row height.
Design statistics:
Design Bounding Box (0.00,0.00,33.67,33.60)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.15
layer M2, dir Hor, min width = 0.034, min space = 0.04 pitch = 0.3
layer M3, dir Ver, min width = 0.034, min space = 0.04 pitch = 0.3
layer M4, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M5, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M6, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M7, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer M8, dir Hor, min width = 0.06, min space = 0.04 pitch = 0.12
layer M9, dir Ver, min width = 0.06, min space = 0.04 pitch = 0.12
layer MRDL, dir Hor, min width = 2, min space = 2 pitch = 0.6
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   62  Alloctr   63  Proc 5413 
Net statistics:
Total number of nets     = 2468
Number of nets to route  = 2464
Number of single or zero port nets = 2
Number of nets with min-layer-mode soft = 1
Number of nets with min-layer-mode soft-cost-low = 1
2344 nets are fully connected,
 of which 2 are detail routed and 2341 are global routed.
1 nets have non-default rule _snps_autoNdr_power
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   63  Alloctr   64  Proc 5413 
Average gCell capacity  0.00     on layer (1)    M1
Average gCell capacity  1.21     on layer (2)    M2
Average gCell capacity  3.39     on layer (3)    M3
Average gCell capacity  12.13    on layer (4)    M4
Average gCell capacity  12.13    on layer (5)    M5
Average gCell capacity  12.13    on layer (6)    M6
Average gCell capacity  12.13    on layer (7)    M7
Average gCell capacity  12.13    on layer (8)    M8
Average gCell capacity  12.13    on layer (9)    M9
Average gCell capacity  2.39     on layer (10)   MRDL
Average number of tracks per gCell 9.78  on layer (1)    M1
Average number of tracks per gCell 4.91  on layer (2)    M2
Average number of tracks per gCell 4.91  on layer (3)    M3
Average number of tracks per gCell 12.22         on layer (4)    M4
Average number of tracks per gCell 12.22         on layer (5)    M5
Average number of tracks per gCell 12.22         on layer (6)    M6
Average number of tracks per gCell 12.22         on layer (7)    M7
Average number of tracks per gCell 12.22         on layer (8)    M8
Average number of tracks per gCell 12.22         on layer (9)    M9
Average number of tracks per gCell 2.48  on layer (10)   MRDL
Number of gCells = 5290
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   63  Alloctr   64  Proc 5413 
Net Count 2464, Total HPWL 8832 microns
HPWL   0 ~  100 microns: Net Count     2464     Total HPWL       8832 microns
HPWL 100 ~  200 microns: Net Count        0     Total HPWL          0 microns
HPWL 200 ~  300 microns: Net Count        0     Total HPWL          0 microns
HPWL 300 ~  400 microns: Net Count        0     Total HPWL          0 microns
HPWL 400 ~  500 microns: Net Count        0     Total HPWL          0 microns
HPWL 500 ~  600 microns: Net Count        0     Total HPWL          0 microns
HPWL 600 ~  700 microns: Net Count        0     Total HPWL          0 microns
HPWL 700 ~  800 microns: Net Count        0     Total HPWL          0 microns
HPWL 800 ~  900 microns: Net Count        0     Total HPWL          0 microns
HPWL 900 ~ 1000 microns: Net Count        0     Total HPWL          0 microns
HPWL     > 1000 microns: Net Count        0     Total HPWL          0 microns
Number of user frozen nets = 0
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   63  Alloctr   64  Proc 5413 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  239  Alloctr  240  Proc 5413 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
Initial. Routing result:
Initial. Both Dirs: Overflow =  3144 Max = 12 GRCs =   982 (92.82%)
Initial. H routing: Overflow =  1362 Max = 12 (GRCs =  1) GRCs =   453 (85.63%)
Initial. V routing: Overflow =  1782 Max = 10 (GRCs =  1) GRCs =   529 (100.00%)
Initial. M1         Overflow =    59 Max =  6 (GRCs =  1) GRCs =    27 (5.10%)
Initial. M2         Overflow =  1310 Max = 12 (GRCs =  1) GRCs =   436 (82.42%)
Initial. M3         Overflow =  1723 Max = 10 (GRCs =  1) GRCs =   502 (94.90%)
Initial. M4         Overflow =    52 Max =  6 (GRCs =  1) GRCs =    17 (3.21%)
Initial. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8795.49
Initial. Layer M1 wire length = 753.77
Initial. Layer M2 wire length = 1982.22
Initial. Layer M3 wire length = 441.23
Initial. Layer M4 wire length = 1630.62
Initial. Layer M5 wire length = 2792.23
Initial. Layer M6 wire length = 721.77
Initial. Layer M7 wire length = 466.72
Initial. Layer M8 wire length = 6.94
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 18053
Initial. Via VIA12SQ_C count = 7533
Initial. Via VIA23SQ_C count = 3618
Initial. Via VIA34SQ_C count = 3201
Initial. Via VIA45SQ count = 2908
Initial. Via VIA56SQ count = 563
Initial. Via VIA67SQ_C count = 226
Initial. Via VIA78SQ_C count = 4
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Thu May  1 19:06:30 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:01 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:01 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
phase1. Routing result:
phase1. Both Dirs: Overflow =  3120 Max = 12 GRCs =   983 (92.91%)
phase1. H routing: Overflow =  1359 Max = 12 (GRCs =  3) GRCs =   451 (85.26%)
phase1. V routing: Overflow =  1761 Max = 10 (GRCs =  2) GRCs =   532 (100.57%)
phase1. M1         Overflow =    69 Max =  6 (GRCs =  1) GRCs =    34 (6.43%)
phase1. M2         Overflow =  1313 Max = 12 (GRCs =  3) GRCs =   434 (82.04%)
phase1. M3         Overflow =  1691 Max = 10 (GRCs =  2) GRCs =   498 (94.14%)
phase1. M4         Overflow =    46 Max =  5 (GRCs =  1) GRCs =    17 (3.21%)
phase1. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 8738.34
phase1. Layer M1 wire length = 750.05
phase1. Layer M2 wire length = 1993.95
phase1. Layer M3 wire length = 633.39
phase1. Layer M4 wire length = 1749.48
phase1. Layer M5 wire length = 2741.19
phase1. Layer M6 wire length = 576.16
phase1. Layer M7 wire length = 294.12
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 16996
phase1. Via VIA12SQ_C count = 7512
phase1. Via VIA23SQ_C count = 3577
phase1. Via VIA34SQ_C count = 2831
phase1. Via VIA45SQ count = 2549
phase1. Via VIA56SQ count = 407
phase1. Via VIA67SQ_C count = 120
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Thu May  1 19:06:31 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:02 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
phase2. Routing result:
phase2. Both Dirs: Overflow =  3134 Max = 12 GRCs =   992 (93.76%)
phase2. H routing: Overflow =  1379 Max = 12 (GRCs =  3) GRCs =   456 (86.20%)
phase2. V routing: Overflow =  1755 Max = 10 (GRCs =  1) GRCs =   536 (101.32%)
phase2. M1         Overflow =    69 Max =  6 (GRCs =  1) GRCs =    34 (6.43%)
phase2. M2         Overflow =  1327 Max = 12 (GRCs =  3) GRCs =   439 (82.99%)
phase2. M3         Overflow =  1685 Max = 10 (GRCs =  1) GRCs =   502 (94.90%)
phase2. M4         Overflow =    52 Max =  5 (GRCs =  1) GRCs =    17 (3.21%)
phase2. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 8802.26
phase2. Layer M1 wire length = 750.05
phase2. Layer M2 wire length = 2003.89
phase2. Layer M3 wire length = 411.00
phase2. Layer M4 wire length = 1699.82
phase2. Layer M5 wire length = 2877.80
phase2. Layer M6 wire length = 656.91
phase2. Layer M7 wire length = 399.32
phase2. Layer M8 wire length = 3.46
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 17973
phase2. Via VIA12SQ_C count = 7520
phase2. Via VIA23SQ_C count = 3576
phase2. Via VIA34SQ_C count = 3225
phase2. Via VIA45SQ count = 2954
phase2. Via VIA56SQ count = 504
phase2. Via VIA67SQ_C count = 192
phase2. Via VIA78SQ_C count = 2
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Thu May  1 19:06:33 2025
Number of partitions: 1 (1 x 1)
[rtOvlpParts] Elapsed real time: 0:00:02 
[rtOvlpParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 
phase3. Routing result:
phase3. Both Dirs: Overflow =  3142 Max = 12 GRCs =   992 (93.76%)
phase3. H routing: Overflow =  1386 Max = 12 (GRCs =  3) GRCs =   456 (86.20%)
phase3. V routing: Overflow =  1755 Max = 10 (GRCs =  1) GRCs =   536 (101.32%)
phase3. M1         Overflow =    67 Max =  6 (GRCs =  1) GRCs =    33 (6.24%)
phase3. M2         Overflow =  1334 Max = 12 (GRCs =  3) GRCs =   439 (82.99%)
phase3. M3         Overflow =  1688 Max = 10 (GRCs =  1) GRCs =   503 (95.09%)
phase3. M4         Overflow =    52 Max =  5 (GRCs =  1) GRCs =    17 (3.21%)
phase3. M5         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max =  0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 8808.13
phase3. Layer M1 wire length = 751.48
phase3. Layer M2 wire length = 2002.10
phase3. Layer M3 wire length = 403.84
phase3. Layer M4 wire length = 1644.83
phase3. Layer M5 wire length = 2856.84
phase3. Layer M6 wire length = 704.81
phase3. Layer M7 wire length = 441.05
phase3. Layer M8 wire length = 3.18
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 18062
phase3. Via VIA12SQ_C count = 7521
phase3. Via VIA23SQ_C count = 3578
phase3. Via VIA34SQ_C count = 3237
phase3. Via VIA45SQ count = 2971
phase3. Via VIA56SQ count = 539
phase3. Via VIA67SQ_C count = 214
phase3. Via VIA78SQ_C count = 2
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:06 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[End of Whole Chip Routing] Stage (MB): Used  178  Alloctr  178  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  239  Alloctr  240  Proc 5413 

Congestion utilization per direction:
Average vertical track utilization   = 37.09 %
Peak    vertical track utilization   = 74.42 %
Average horizontal track utilization = 35.07 %
Peak    horizontal track utilization = 87.80 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5413 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:07 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[GR: Done] Stage (MB): Used  232  Alloctr  232  Proc    0 
[GR: Done] Total (MB): Used  239  Alloctr  240  Proc 5413 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:07 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[End of Global Routing] Stage (MB): Used   29  Alloctr   29  Proc    0 
[End of Global Routing] Total (MB): Used   36  Alloctr   37  Proc 5413 

Global-route-opt Incremental Global-routing complete  CPU:   558 s (  0.16 hr )  ELAPSE:  7843 s (  2.18 hr )  MEM-PEAK:  1415 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
Co-efficient Ratio Summary:
4.193421614432  6.578038571181  2.479639685628  7.744182840401  0.485050001669  3.179565843498  5.567217854587  2.894454387461  6.565921217863  9.017937505874  3.135507121708  9.863424134172  6.078363464085
2.744208350400  8.318115002358  9.699225424434  2.464628250064  1.382370222532  9.387184039323  3.142422506669  0.968752789964  6.613180723294  4.146578793224  7.807285239987  2.191120738917  0.963974641094  2.700168043881  3.840488964440
3.750206074223  7.663458337977  6.212201652638  7.759683573967  7.862243057991  0.402387974976  0.032847095897  0.596111512371  4.701287396892  7.205135812169  8.209288619033  1.183710725218  3.334676908244  5.867629331622  7.173822285364
9.669819910825  7.591487832765  7.632106888944  7.679083163326  9.831314289814  1.878805814744  3.230074343539  1.226270037326  7.050450494780  2.403928473631  6.160789865829  4.100205691431  1.274958089655  4.570766253063  5.624806708820
7.826857274732  4.759133903941  5.409027411055  2.609838752834  0.626142538674  6.381676652919  9.187474022495  0.513656796621  5.027570618562  6.119813746103  6.112309633972  1.581660990097  7.486281322107  9.584582069756  2.041755287119
3.921160888492  0.650488124451  9.472458444515  3.368495494994  4.897111540204  6.860149241278  2.000106051691  9.095345907689  2.197041709512  0.915900367443  5.497865654676  8.142685455883  4.607322965224  8.244472594567  3.504808605451
1.682716033942  7.173433244621  9.939562234484  3.617850372683  8.946772637652  1.169969532707  4.529946656262  3.090979409795  5.580726136993  1.131397763510  0.752599771404  7.515932855430  0.649551009371  1.017040943513  5.811547566269
5.826730803408  4.349383643927  0.216216369809  9.612147822527  7.311156782104  0.823519141628  0.356161286693  8.022019569284  2.603132585844  5.024802551363  1.381063621353  5.407559812358  2.804352277518  1.265319952200  0.417798213533
1.833872485147  6.448557188670  4.848373563030  2.936806455033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.796380079434  9.324202399827  1.551328789997  2.300517102625  0.754613930179
1.961421431706  2.781303782109  3.355375596341  9.437904293602  9.136702643729  9.020209218502  9.978473695117  7.467457734047  3.171274721421  9.815920740044  4.363146183388  0.413510349962  3.309149998619  7.452707106103  1.902855824529
5.623407268083  7.269363417577  3.367403512665  7.093646715702  7.411336156476  6.944246976650  5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.637928293678  8.173726748086  9.287406574418  7.540410948505  0.000381217956
5.833784565961  4.754587575352  4.387461942409  1.217868901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.059850001087  3.950051765999  0.221455738718  4.029628214242  9.406697996875
2.789964670558  0.723294700564  8.793224073542  8.918117219113  5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.190727530582  8.473954313986  3.056946840238  7.977169903284  5.095825959611
1.512371489368  7.396892016420  5.512169113742  1.398263118372  5.190997334627  6.408244597381  9.731624417389  4.385364966981  9.999761759148  7.347087763210  6.326033522522  8.063313510893  4.288869987880  5.817937223007  2.343567022627
0.037326714285  0.494780536240  8.173631909833  2.544059410021  0.066110128506  8.589655458396  6.653063862487  8.808820782685  7.253678475913  3.418263540902  7.950377047482  3.652821991283  2.538814138167  6.652939518747  4.022423951365
6.796621510604  0.618562901136  3.446103908392  2.312101958167  5.365776749739  1.822107959778  2.469756504172  7.387119392116  0.867338065048  8.682345947245  8.936701210113  4.394982438269  1.549260186014  9.244472800010  4.051629809534
5.907689227651  1.709512370474  0.067443825583  2.308420614269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  2.732021311785  2.772671003964  2.637892616996  9.532727052994  6.656290209097
9.409795566918  6.136993492287  7.763510351228  9.625258551594  7.417690065024  2.209371115867  1.043516181151  9.666269582673  0.883342434938  3.292435021621  6.942604889339  2.422514559795  6.782344582351  9.141648635616  1.286621702201
9.569284278259  2.585844881588  2.551363414033  9.521357340756  3.451201281504  3.477518130694  0.052203641776  0.313533183387  2.465081644855  7.737188484837  3.146840533205  1.055020341518  4.124454121230  5.316629700762  7.270140230810
7.178452578683  1.109985130572  3.640423555565  6.979438732421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  5.189956496815  9.893699515810  2.642774702020  9.208473797847  1.495146746745
7.734047325063  4.721421260690  0.740044712249  4.637132841352  4.984361330991  0.198619745279  8.206103190282  7.924529562340  7.259547726936  3.008696336740  3.137978855514  1.515799298976  6.156605294424  6.976669223956  5.921015380218
9.647382397386  1.463832732269  0.419342449613  5.657807617373  0.247963928727  7.774418754040  1.048505000035  3.317956583378  4.556721475458  7.289445438746  1.680786277936  3.901780207320  4.310696680093  3.986352650985  1.607840296408
5.274420842058  3.831811849598  7.969922881706  3.246466195006  4.138237023214  6.938718416025  9.314245540666  9.096875278996  4.661318072329  4.414657879322  4.711829947061  2.219100067102  6.096502014109  4.270023544388  1.384073906444
0.375020613254  9.766345163323  9.621220495899  0.775961647396  7.786224306706  7.040238798242  0.003284009589  7.059611151237  1.470128739689  2.720513551216  9.851144479441  8.118369244426  7.333672340824  4.586779773162  2.717317338536
4.966981907814  1.759148013802  7.763210918420  6.767901606332  6.983131428863  0.187880581792  8.323007234353  9.122627003732  6.705045049478  0.240392817363  1.647294594020  4.410018731048  0.127600558965  5.457083465306  3.562415780882
0.782685734721  8.475913740693  3.540902191404  7.260988865283  4.062614254911  4.638167668026  9.918748602249  5.051365679662  1.502757061856  2.611981344610  3.642456571835  7.158154261904  6.748833882210  7.958465046975  6.204100638711
9.392116095197  8.065048267001  5.947245299017  9.336844939499  4.489711154902  0.686014924445  2.200010405169  1.909534590768  9.219704170951  2.091590006744  3.570918570467  6.814256730915  3.460948026522  4.824455179456  7.350415970545
1.168271610556  8.717343660513  0.993956569599  3.361789177268  3.894677263765  2.116996953270  7.452994665626  2.309097940979  5.558072613699  3.113139776351  0.006656412525  4.751581670338  0.064161920937  1.101712904351  3.581189866626
9.582673097645  2.434938615319  5.021621987907  7.961218142252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480255136  3.169584473900  3.540744448081  1.280641047751  8.126549805220  0.041704931353
3.183387255819  1.644855069884  8.484837607320  8.293684005503  3.867149412422  5.421230531661  0.900762727011  2.330810717845  2.560747110998  5.851474364042  3.200016118718  4.932419796738  0.155348698999  7.230069620262  5.075496403017
9.196142150470  6.278130620217  8.335537801631  0.943794889360  2.913670265308  5.902020924169  4.997848649511  7.746745773404  7.317127472142  1.981592074004  4.467790984588  8.041340591397  1.330120719861  9.745288620610  3.190210692452
9.562340734260  7.726936696011  6.336740606520  4.709368051570  2.741133616791  6.694424699055  0.523956092108  7.480218964738  2.389440146383  2.453161041934  2.194310465780  3.817361274178  3.928956477441  8.754059904850  5.000063231795
6.583378464988  1.475458014196  5.438746451801  2.121780290179  3.750587431046  7.080093398634  3.950985160781  2.396408527442  0.834112383181  1.560490796992  2.536403224646  2.395094663205  7.022351393871  8.402970731424  2.940694809687
5.278996475447  8.072329737617  7.879322764915  5.891815121911  3.510369609637  3.414109427001  4.844388138404  5.006444037502  0.605316976634  5.884229962122  0.140590977596  7.847384928004  4.305800404023  8.797724800328  4.509517605961
Information: The stitching and editing of coupling caps is turned OFF for design 'cic:CIC_ADPCM_Wrapper.design'. (TIM-125)
Information: Design CIC_ADPCM_Wrapper has 2468 nets, 2464 global routed, 0 detail routed. (NEX-024)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
NEX: gr/dr coup map average coverRate for layer#1: 0.835294
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'CIC_ADPCM_Wrapper'. (NEX-022)
Information: Design Average RC for design CIC_ADPCM_Wrapper  (NEX-011)
Information: r = 1.759018 ohm/um, via_r = 0.534242 ohm/cut, c = 0.112947 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.440375 ohm/um, via_r = 0.394861 ohm/cut, c = 0.123963 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 2466, routed nets = 2464, across physical hierarchy nets = 0, parasitics cached nets = 2466, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Global-route-opt final QoR
__________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1        -          -      -   0.0000     0.0000      0
    1   2        -          -      -   0.0000     0.0000      0
    1   3        -          -      -   0.0000     0.0000      0
    1   4        -          -      -   0.0000     0.0000      0
    1   5        -          -      -   0.0000     0.0000      0
    1   6        -          -      -   0.0000     0.0000      0
    1   7        -          -      -   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.1986     4.0507     51   0.0120     0.0276      7
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *        -          -        -      -   0.0000     0.0000      0        0     0.0000        0 348059.000
    2   *   0.1986     4.0507   4.0507     51   0.0120     0.0276      7        0     0.0000        0 348059.000
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.1986     4.0507   4.0507     51   0.0120     0.0276      7        0     0.0000        0 348059.000       982.50       2397        198        389
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Global-route-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Global-route-opt final QoR Summary      0.1986     4.0507   4.0507     51   0.0120     0.0276      7        0        0 348059.000       982.50       2397

Global-route-opt command complete                CPU:   559 s (  0.16 hr )  ELAPSE:  7844 s (  2.18 hr )  MEM-PEAK:  1415 MB
Global-route-opt command statistics  CPU=97 sec (0.03 hr) ELAPSED=96 sec (0.03 hr) MEM-PEAK=1.382 GB
1
Information: Running auto PG connection. (NDM-099)
Information: Ending 'clock_opt' (FLW-8001)
Information: Time: 2025-05-01 19:06:36 / Session: 2.18 hr / Command: 0.10 hr / Memory: 1415 MB (FLW-8100)
1
icc2_shell> route_auto
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-05-01 19:07:46 / Session: 2.20 hr / Command: 0.00 hr / Memory: 1415 MB (FLW-8100)
Information: The net parasitics of block CIC_ADPCM_Wrapper are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   41  Alloctr   42  Proc 5413 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 0
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Number of wires with overlap after iteration 0 = 20185 of 25827


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   44  Alloctr   45  Proc 5413 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

Assign Vertical partitions, iteration 1
Routed partition 1/12       
Routed partition 2/12       
Routed partition 3/12       
Routed partition 4/12       
Routed partition 5/12       
Routed partition 6/12       
Routed partition 7/12       
Routed partition 8/12       
Routed partition 9/12       
Routed partition 10/12      
Routed partition 11/12      
Routed partition 12/12      

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   44  Alloctr   45  Proc 5413 

Number of wires with overlap after iteration 1 = 14891 of 23537


Wire length and via report:
---------------------------
Number of M1 wires: 1665                  : 0
Number of M2 wires: 7814                 VIA12SQ_C: 7651
Number of M3 wires: 6733                 VIA23SQ_C: 7377
Number of M4 wires: 4492                 VIA34SQ_C: 5116
Number of M5 wires: 2358                 VIA45SQ: 3635
Number of M6 wires: 343                  VIA56SQ: 571
Number of M7 wires: 129                  VIA67SQ_C: 222
Number of M8 wires: 3            VIA78SQ_C: 5
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 23537             vias: 24577

Total M1 wire length: 130.3
Total M2 wire length: 2150.4
Total M3 wire length: 2105.9
Total M4 wire length: 3029.0
Total M5 wire length: 2947.9
Total M6 wire length: 662.9
Total M7 wire length: 412.0
Total M8 wire length: 4.2
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 11442.6

Longest M1 wire length: 1.0
Longest M2 wire length: 2.7
Longest M3 wire length: 2.6
Longest M4 wire length: 8.7
Longest M5 wire length: 15.2
Longest M6 wire length: 12.2
Longest M7 wire length: 19.8
Longest M8 wire length: 3.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Info: numNewViaInsted = 0 
Warning: Shape {294060 10866 294400 12170} on layer M1 is not on min manufacturing grid. Snap it to {294060 10860 294400 12170}. The shape belongs to Net: n995. (ZRT-543)
Warning: Shape {314930 188830 315270 189852} on layer M1 is not on min manufacturing grid. Snap it to {314930 188830 315270 189860}. The shape belongs to Net: n995. (ZRT-543)
Warning: Shape {286350 215830 286690 217748} on layer M1 is not on min manufacturing grid. Snap it to {286350 215830 286690 217750}. The shape belongs to Net: enc/sampDiff[1]. (ZRT-543)
Warning: Shape {285410 215830 285750 216968} on layer M1 is not on min manufacturing grid. Snap it to {285410 215830 285750 216970}. The shape belongs to Net: enc/N178. (ZRT-543)
Warning: Shape {321950 215830 322290 217399} on layer M1 is not on min manufacturing grid. Snap it to {321950 215830 322290 217400}. The shape belongs to Net: C40/DATA2_0. (ZRT-543)
Warning: Shape {287350 215830 287690 217748} on layer M1 is not on min manufacturing grid. Snap it to {287350 215830 287690 217750}. The shape belongs to Net: n1247. (ZRT-543)
Warning: Shape {320830 164830 321170 166281} on layer M1 is not on min manufacturing grid. Snap it to {320830 164830 321170 166290}. The shape belongs to Net: n977. (ZRT-543)
Warning: Shape {328330 118540 329229 118880} on layer M1 is not on min manufacturing grid. Snap it to {328330 118540 329230 118880}. The shape belongs to Net: n975. (ZRT-543)
Warning: Shape {327747 68830 328670 69170} on layer M1 is not on min manufacturing grid. Snap it to {327740 68830 328670 69170}. The shape belongs to Net: C40/DATA2_14. (ZRT-543)
Warning: Shape {322220 164830 322560 165561} on layer M1 is not on min manufacturing grid. Snap it to {322220 164830 322560 165570}. The shape belongs to Net: n733. (ZRT-543)
Warning: Shape {209169 218210 210170 218550} on layer M1 is not on min manufacturing grid. Snap it to {209160 218210 210170 218550}. The shape belongs to Net: enc/prePredSamp[17]. (ZRT-543)
Warning: Shape {332375 26490 333170 26830} on layer M1 is not on min manufacturing grid. Snap it to {332370 26490 333170 26830}. The shape belongs to Net: n939. (ZRT-543)
Warning: Shape {317334 14210 318170 14550} on layer M1 is not on min manufacturing grid. Snap it to {317330 14210 318170 14550}. The shape belongs to Net: n949. (ZRT-543)
Warning: Shape {313330 189580 314207 189920} on layer M1 is not on min manufacturing grid. Snap it to {313330 189580 314210 189920}. The shape belongs to Net: C40/DATA2_2. (ZRT-543)
Warning: Shape {319330 217900 320282 218240} on layer M1 is not on min manufacturing grid. Snap it to {319330 217900 320290 218240}. The shape belongs to Net: n989. (ZRT-543)
Warning: Shape {314830 13950 315554 14290} on layer M1 is not on min manufacturing grid. Snap it to {314830 13950 315560 14290}. The shape belongs to Net: C40/DATA2_11. (ZRT-543)
Warning: Shape {292330 9150 293335 9490} on layer M1 is not on min manufacturing grid. Snap it to {292330 9150 293340 9490}. The shape belongs to Net: n953. (ZRT-543)
Warning: Shape {326830 17100 327694 17440} on layer M1 is not on min manufacturing grid. Snap it to {326830 17100 327700 17440}. The shape belongs to Net: C40/DATA2_12. (ZRT-543)
Warning: Shape {329830 26490 330595 26830} on layer M1 is not on min manufacturing grid. Snap it to {329830 26490 330600 26830}. The shape belongs to Net: C40/DATA2_13. (ZRT-543)
Warning: Shape {206830 215830 207170 218746} on layer M1 is not on min manufacturing grid. Snap it to {206830 215830 207170 218750}. The shape belongs to Net: n1013. (ZRT-543)

[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   40  Alloctr   42  Proc 5413 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   51  Alloctr   53  Proc 5413 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   4508
Routed  2/36 Partitions, Violations =   11588
Routed  3/36 Partitions, Violations =   16453
Routed  4/36 Partitions, Violations =   19870
Routed  5/36 Partitions, Violations =   23056
Routed  6/36 Partitions, Violations =   28093
Routed  7/36 Partitions, Violations =   29563
Routed  8/36 Partitions, Violations =   32537
Routed  9/36 Partitions, Violations =   37632
Routed  10/36 Partitions, Violations =  39288
Routed  11/36 Partitions, Violations =  42053
Routed  12/36 Partitions, Violations =  44675
Routed  13/36 Partitions, Violations =  48936
Routed  14/36 Partitions, Violations =  50782
Routed  15/36 Partitions, Violations =  53015
Routed  16/36 Partitions, Violations =  57413
Routed  17/36 Partitions, Violations =  60650
Routed  18/36 Partitions, Violations =  63164
Routed  19/36 Partitions, Violations =  67212
Routed  20/36 Partitions, Violations =  69495
Routed  21/36 Partitions, Violations =  71026
Routed  22/36 Partitions, Violations =  73673
Routed  23/36 Partitions, Violations =  76159
Routed  24/36 Partitions, Violations =  82622
Routed  25/36 Partitions, Violations =  86341
Routed  26/36 Partitions, Violations =  91443
Routed  27/36 Partitions, Violations =  95019
Routed  28/36 Partitions, Violations =  96576
Routed  29/36 Partitions, Violations =  99382
Routed  30/36 Partitions, Violations =  102233
Routed  31/36 Partitions, Violations =  103143
Routed  32/36 Partitions, Violations =  105213
Routed  33/36 Partitions, Violations =  109243
Routed  34/36 Partitions, Violations =  109509
Routed  35/36 Partitions, Violations =  110786
Routed  36/36 Partitions, Violations =  111706

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      111706
        Crossing top-cell boundary : 22
        Diff net spacing : 10663
        Diff net via-cut spacing : 2916
        Double pattern hard mask space : 16317
        Double pattern mask propagation end : 13
        Double pattern soft mask space : 187
        Edge-line via spacing : 3
        End of line enclosure : 655
        Less than minimum area : 1453
        Less than minimum enclosed area : 23
        Less than minimum width : 59
        Local double pattern cycle : 1685
        Off-grid : 2805
        Protrusion length : 669
        Same net spacing : 2241
        Same net via-cut spacing : 380
        Short : 71615

[Iter 0] Elapsed real time: 0:05:34 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:05:37 total=0:05:38
[Iter 0] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 0 with 36 parts

Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   111714
Routed  2/36 Partitions, Violations =   111703
Routed  3/36 Partitions, Violations =   111743
Routed  4/36 Partitions, Violations =   111556
Routed  5/36 Partitions, Violations =   111450
Routed  6/36 Partitions, Violations =   111277
Routed  7/36 Partitions, Violations =   111155
Routed  8/36 Partitions, Violations =   111349
Routed  9/36 Partitions, Violations =   111259
Routed  10/36 Partitions, Violations =  111353
Routed  11/36 Partitions, Violations =  111511
Routed  12/36 Partitions, Violations =  111033
Routed  13/36 Partitions, Violations =  110839
Routed  14/36 Partitions, Violations =  110562
Routed  15/36 Partitions, Violations =  110638
Routed  16/36 Partitions, Violations =  110731
Routed  17/36 Partitions, Violations =  110769
Routed  18/36 Partitions, Violations =  110719
Routed  19/36 Partitions, Violations =  110566
Routed  20/36 Partitions, Violations =  110319
Routed  21/36 Partitions, Violations =  110091
Routed  22/36 Partitions, Violations =  109733
Routed  23/36 Partitions, Violations =  109660
Routed  24/36 Partitions, Violations =  109662
Routed  25/36 Partitions, Violations =  108847
Routed  26/36 Partitions, Violations =  108044
Routed  27/36 Partitions, Violations =  107884
Routed  28/36 Partitions, Violations =  107990
Routed  29/36 Partitions, Violations =  107760
Routed  30/36 Partitions, Violations =  107906
Routed  31/36 Partitions, Violations =  108034
Routed  32/36 Partitions, Violations =  108106
Routed  33/36 Partitions, Violations =  108537
Routed  34/36 Partitions, Violations =  108217
Routed  35/36 Partitions, Violations =  107585
Routed  36/36 Partitions, Violations =  107460

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      107460
        Crossing top-cell boundary : 22
        Diff net spacing : 9841
        Diff net via-cut spacing : 2756
        Double pattern hard mask space : 16976
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 167
        End of line enclosure : 704
        Less than minimum area : 1274
        Less than minimum enclosed area : 18
        Less than minimum width : 57
        Local double pattern cycle : 1814
        Off-grid : 2344
        Protrusion length : 629
        Same net spacing : 2347
        Same net via-cut spacing : 236
        Short : 68269

[Iter 1] Elapsed real time: 0:12:15 
[Iter 1] Elapsed cpu  time: sys=0:00:04 usr=0:12:21 total=0:12:25
[Iter 1] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 1] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   107614
Routed  2/36 Partitions, Violations =   107450
Routed  3/36 Partitions, Violations =   107390
Routed  4/36 Partitions, Violations =   107319
Routed  5/36 Partitions, Violations =   107186
Routed  6/36 Partitions, Violations =   107465
Routed  7/36 Partitions, Violations =   107542
Routed  8/36 Partitions, Violations =   107296
Routed  9/36 Partitions, Violations =   107136
Routed  10/36 Partitions, Violations =  106800
Routed  11/36 Partitions, Violations =  106655
Routed  12/36 Partitions, Violations =  106545
Routed  13/36 Partitions, Violations =  106428
Routed  14/36 Partitions, Violations =  106190
Routed  15/36 Partitions, Violations =  106387
Routed  16/36 Partitions, Violations =  105993
Routed  17/36 Partitions, Violations =  106175
Routed  18/36 Partitions, Violations =  106403
Routed  19/36 Partitions, Violations =  105581
Routed  20/36 Partitions, Violations =  105678
Routed  21/36 Partitions, Violations =  104861
Routed  22/36 Partitions, Violations =  104246
Routed  23/36 Partitions, Violations =  104157
Routed  24/36 Partitions, Violations =  103676
Routed  25/36 Partitions, Violations =  103467
Routed  26/36 Partitions, Violations =  102897
Routed  27/36 Partitions, Violations =  103538
Routed  28/36 Partitions, Violations =  103390
Routed  29/36 Partitions, Violations =  103279
Routed  30/36 Partitions, Violations =  102973
Routed  31/36 Partitions, Violations =  102531
Routed  32/36 Partitions, Violations =  101331
Routed  33/36 Partitions, Violations =  101403
Routed  34/36 Partitions, Violations =  101466
Routed  35/36 Partitions, Violations =  100747
Routed  36/36 Partitions, Violations =  100561

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100561
        Crossing top-cell boundary : 18
        Diff net spacing : 10048
        Diff net via-cut spacing : 2325
        Double pattern hard mask space : 15832
        Double pattern mask propagation end : 7
        Double pattern soft mask space : 178
        Edge-line via spacing : 7
        End of line enclosure : 622
        Less than minimum area : 1197
        Less than minimum enclosed area : 16
        Less than minimum width : 51
        Local double pattern cycle : 1785
        Off-grid : 2298
        Protrusion length : 778
        Same net spacing : 2334
        Same net via-cut spacing : 235
        Short : 62830

[Iter 2] Elapsed real time: 0:20:30 
[Iter 2] Elapsed cpu  time: sys=0:00:08 usr=0:20:38 total=0:20:47
[Iter 2] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 2 with 36 parts

Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   100679
Routed  2/36 Partitions, Violations =   101078
Routed  3/36 Partitions, Violations =   101584
Routed  4/36 Partitions, Violations =   101030
Routed  5/36 Partitions, Violations =   101011
Routed  6/36 Partitions, Violations =   100606
Routed  7/36 Partitions, Violations =   100722
Routed  8/36 Partitions, Violations =   100091
Routed  9/36 Partitions, Violations =   100371
Routed  10/36 Partitions, Violations =  100244
Routed  11/36 Partitions, Violations =  100390
Routed  12/36 Partitions, Violations =  100303
Routed  13/36 Partitions, Violations =  100281
Routed  14/36 Partitions, Violations =  100466
Routed  15/36 Partitions, Violations =  100582
Routed  16/36 Partitions, Violations =  100573
Routed  17/36 Partitions, Violations =  100817
Routed  18/36 Partitions, Violations =  100811
Routed  19/36 Partitions, Violations =  100560
Routed  20/36 Partitions, Violations =  100801
Routed  21/36 Partitions, Violations =  100183
Routed  22/36 Partitions, Violations =  100227
Routed  23/36 Partitions, Violations =  100435
Routed  24/36 Partitions, Violations =  100791
Routed  25/36 Partitions, Violations =  99569
Routed  26/36 Partitions, Violations =  99175
Routed  27/36 Partitions, Violations =  99075
Routed  28/36 Partitions, Violations =  99266
Routed  29/36 Partitions, Violations =  99592
Routed  30/36 Partitions, Violations =  99946
Routed  31/36 Partitions, Violations =  99849
Routed  32/36 Partitions, Violations =  99630
Routed  33/36 Partitions, Violations =  99477
Routed  34/36 Partitions, Violations =  99265
Routed  35/36 Partitions, Violations =  99162
Routed  36/36 Partitions, Violations =  99177

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99177
        Crossing top-cell boundary : 18
        Diff net spacing : 10781
        Diff net via-cut spacing : 2200
        Double pattern hard mask space : 16084
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 100
        Edge-line via spacing : 5
        End of line enclosure : 712
        Less than minimum area : 997
        Less than minimum enclosed area : 27
        Less than minimum width : 56
        Local double pattern cycle : 1771
        Off-grid : 2367
        Protrusion length : 660
        Same net spacing : 2299
        Same net via-cut spacing : 223
        Short : 60869

[Iter 3] Elapsed real time: 0:30:14 
[Iter 3] Elapsed cpu  time: sys=0:00:14 usr=0:30:24 total=0:30:39
[Iter 3] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 3 with 36 parts

Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   99120
Routed  2/36 Partitions, Violations =   98716
Routed  3/36 Partitions, Violations =   98783
Routed  4/36 Partitions, Violations =   98748
Routed  5/36 Partitions, Violations =   98610
Routed  6/36 Partitions, Violations =   98459
Routed  7/36 Partitions, Violations =   98530
Routed  8/36 Partitions, Violations =   98451
Routed  9/36 Partitions, Violations =   98353
Routed  10/36 Partitions, Violations =  98294
Routed  11/36 Partitions, Violations =  98407
Routed  12/36 Partitions, Violations =  98241
Routed  13/36 Partitions, Violations =  98137
Routed  14/36 Partitions, Violations =  97468
Routed  15/36 Partitions, Violations =  97740
Routed  16/36 Partitions, Violations =  97526
Routed  17/36 Partitions, Violations =  97422
Routed  18/36 Partitions, Violations =  97265
Routed  19/36 Partitions, Violations =  97275
Routed  20/36 Partitions, Violations =  97486
Routed  21/36 Partitions, Violations =  97358
Routed  22/36 Partitions, Violations =  97470
Routed  23/36 Partitions, Violations =  97178
Routed  24/36 Partitions, Violations =  97230
Routed  25/36 Partitions, Violations =  97545
Routed  26/36 Partitions, Violations =  97310
Routed  27/36 Partitions, Violations =  97029
Routed  28/36 Partitions, Violations =  96846
Routed  29/36 Partitions, Violations =  96535
Routed  30/36 Partitions, Violations =  96700
Routed  31/36 Partitions, Violations =  96668
Routed  32/36 Partitions, Violations =  96459
Routed  33/36 Partitions, Violations =  96274
Routed  34/36 Partitions, Violations =  96252
Routed  35/36 Partitions, Violations =  96556
Routed  36/36 Partitions, Violations =  96400

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96400
        Crossing top-cell boundary : 24
        Diff net spacing : 9815
        Diff net via-cut spacing : 2153
        Double pattern hard mask space : 16513
        Double pattern mask propagation end : 8
        Double pattern soft mask space : 156
        Edge-line via spacing : 4
        End of line enclosure : 528
        Less than minimum area : 1077
        Less than minimum enclosed area : 23
        Less than minimum width : 49
        Local double pattern cycle : 1630
        Off-grid : 2398
        Protrusion length : 742
        Same net spacing : 2131
        Same net via-cut spacing : 208
        Short : 58941

[Iter 4] Elapsed real time: 0:42:22 
[Iter 4] Elapsed cpu  time: sys=0:00:22 usr=0:40:58 total=0:41:20
[Iter 4] Stage (MB): Used   74  Alloctr   73  Proc    0 
[Iter 4] Total (MB): Used  114  Alloctr  116  Proc 5413 

End DR iteration 4 with 36 parts

Start DR iteration 5: uniform partition
Routed  1/42 Partitions, Violations =   96090
Routed  2/42 Partitions, Violations =   96240
Routed  3/42 Partitions, Violations =   96396
Routed  4/42 Partitions, Violations =   96527
Routed  5/42 Partitions, Violations =   96454
Routed  6/42 Partitions, Violations =   96517
Routed  7/42 Partitions, Violations =   96658
Routed  8/42 Partitions, Violations =   96901
Routed  9/42 Partitions, Violations =   96741
Routed  10/42 Partitions, Violations =  96781
Routed  11/42 Partitions, Violations =  96850
Routed  12/42 Partitions, Violations =  96886
Routed  13/42 Partitions, Violations =  96973
Routed  14/42 Partitions, Violations =  96840
Routed  15/42 Partitions, Violations =  96805
Routed  16/42 Partitions, Violations =  96524
Routed  17/42 Partitions, Violations =  96685
Routed  18/42 Partitions, Violations =  96736
Routed  19/42 Partitions, Violations =  96830
Routed  20/42 Partitions, Violations =  96658
Routed  21/42 Partitions, Violations =  96639
Routed  22/42 Partitions, Violations =  96352
Routed  23/42 Partitions, Violations =  96354
Routed  24/42 Partitions, Violations =  96545
Routed  25/42 Partitions, Violations =  96631
Routed  26/42 Partitions, Violations =  96763
Routed  27/42 Partitions, Violations =  96851
Routed  28/42 Partitions, Violations =  97244
Routed  29/42 Partitions, Violations =  97086
Routed  30/42 Partitions, Violations =  96688
Routed  31/42 Partitions, Violations =  96689
Routed  32/42 Partitions, Violations =  96326
Routed  33/42 Partitions, Violations =  96167
Routed  34/42 Partitions, Violations =  96224
Routed  35/42 Partitions, Violations =  95895
Routed  36/42 Partitions, Violations =  95925
Routed  37/42 Partitions, Violations =  96128
Routed  38/42 Partitions, Violations =  96340
Routed  39/42 Partitions, Violations =  96520
Routed  40/42 Partitions, Violations =  96539
Routed  41/42 Partitions, Violations =  96614
Routed  42/42 Partitions, Violations =  96663

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96663
        Crossing top-cell boundary : 14
        Diff net spacing : 9965
        Diff net via-cut spacing : 2105
        Double pattern hard mask space : 16551
        Double pattern mask propagation end : 12
        Double pattern soft mask space : 199
        Edge-line via spacing : 3
        End of line enclosure : 524
        Less than minimum area : 1111
        Less than minimum enclosed area : 27
        Less than minimum width : 45
        Local double pattern cycle : 1651
        Off-grid : 2360
        Protrusion length : 645
        Same net spacing : 2160
        Same net via-cut spacing : 191
        Short : 59100

[Iter 5] Elapsed real time: 0:54:32 
[Iter 5] Elapsed cpu  time: sys=0:00:29 usr=0:53:09 total=0:53:39
[Iter 5] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 5] Total (MB): Used  114  Alloctr  116  Proc 5413 

End DR iteration 5 with 42 parts

Start DR iteration 6: uniform partition
Routed  1/49 Partitions, Violations =   96897
Routed  2/49 Partitions, Violations =   96985
Routed  3/49 Partitions, Violations =   97046
Routed  4/49 Partitions, Violations =   97307
Routed  5/49 Partitions, Violations =   97340
Routed  6/49 Partitions, Violations =   97475
Routed  7/49 Partitions, Violations =   97625
Routed  8/49 Partitions, Violations =   97712
Routed  9/49 Partitions, Violations =   97664
Routed  10/49 Partitions, Violations =  97588
Routed  11/49 Partitions, Violations =  97316
Routed  12/49 Partitions, Violations =  97476
Routed  13/49 Partitions, Violations =  97589
Routed  14/49 Partitions, Violations =  97974
Routed  15/49 Partitions, Violations =  98385
Routed  16/49 Partitions, Violations =  98984
Routed  17/49 Partitions, Violations =  99286
Routed  18/49 Partitions, Violations =  99084
Routed  19/49 Partitions, Violations =  99157
Routed  20/49 Partitions, Violations =  99278
Routed  21/49 Partitions, Violations =  99577
Routed  22/49 Partitions, Violations =  99380
Routed  23/49 Partitions, Violations =  99827
Routed  24/49 Partitions, Violations =  99601
Routed  25/49 Partitions, Violations =  99623
Routed  26/49 Partitions, Violations =  99479
Routed  27/49 Partitions, Violations =  99821
Routed  28/49 Partitions, Violations =  99710
Routed  29/49 Partitions, Violations =  99735
Routed  30/49 Partitions, Violations =  100001
Routed  31/49 Partitions, Violations =  100273
Routed  32/49 Partitions, Violations =  99943
Routed  33/49 Partitions, Violations =  100139
Routed  34/49 Partitions, Violations =  100080
Routed  35/49 Partitions, Violations =  100333
Routed  36/49 Partitions, Violations =  100565
Routed  37/49 Partitions, Violations =  100446
Routed  38/49 Partitions, Violations =  100384
Routed  39/49 Partitions, Violations =  101306
Routed  40/49 Partitions, Violations =  101217
Routed  41/49 Partitions, Violations =  100857
Routed  42/49 Partitions, Violations =  100846
Routed  43/49 Partitions, Violations =  101024
Routed  44/49 Partitions, Violations =  101037
Routed  45/49 Partitions, Violations =  100957
Routed  46/49 Partitions, Violations =  100614
Routed  47/49 Partitions, Violations =  100528
Routed  48/49 Partitions, Violations =  100634
Routed  49/49 Partitions, Violations =  100629

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100629
        Crossing top-cell boundary : 15
        Diff net spacing : 10432
        Diff net via-cut spacing : 2320
        Double pattern hard mask space : 15847
        Double pattern mask propagation end : 2
        Double pattern soft mask space : 171
        Edge-line via spacing : 1
        End of line enclosure : 631
        Less than minimum area : 1205
        Less than minimum enclosed area : 28
        Less than minimum width : 43
        Local double pattern cycle : 1700
        Off-grid : 2445
        Protrusion length : 684
        Same net spacing : 2229
        Same net via-cut spacing : 212
        Short : 62664

[Iter 6] Elapsed real time: 1:09:42 
[Iter 6] Elapsed cpu  time: sys=0:00:41 usr=1:08:21 total=1:09:02
[Iter 6] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 6] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 6 with 49 parts

Start DR iteration 7: uniform partition
Routed  1/49 Partitions, Violations =   100542
Routed  2/49 Partitions, Violations =   100959
Routed  3/49 Partitions, Violations =   101516
Routed  4/49 Partitions, Violations =   101447
Routed  5/49 Partitions, Violations =   101187
Routed  6/49 Partitions, Violations =   101296
Routed  7/49 Partitions, Violations =   101193
Routed  8/49 Partitions, Violations =   100762
Routed  9/49 Partitions, Violations =   100890
Routed  10/49 Partitions, Violations =  101028
Routed  11/49 Partitions, Violations =  100832
Routed  12/49 Partitions, Violations =  100918
Routed  13/49 Partitions, Violations =  101103
Routed  14/49 Partitions, Violations =  100684
Routed  15/49 Partitions, Violations =  100686
Routed  16/49 Partitions, Violations =  99894
Routed  17/49 Partitions, Violations =  99949
Routed  18/49 Partitions, Violations =  99729
Routed  19/49 Partitions, Violations =  99895
Routed  20/49 Partitions, Violations =  99872
Routed  21/49 Partitions, Violations =  99974
Routed  22/49 Partitions, Violations =  100315
Routed  23/49 Partitions, Violations =  100297
Routed  24/49 Partitions, Violations =  100516
Routed  25/49 Partitions, Violations =  100308
Routed  26/49 Partitions, Violations =  100498
Routed  27/49 Partitions, Violations =  100616
Routed  28/49 Partitions, Violations =  100636
Routed  29/49 Partitions, Violations =  100429
Routed  30/49 Partitions, Violations =  100392
Routed  31/49 Partitions, Violations =  100457
Routed  32/49 Partitions, Violations =  100284
Routed  33/49 Partitions, Violations =  100290
Routed  34/49 Partitions, Violations =  100500
Routed  35/49 Partitions, Violations =  100369
Routed  36/49 Partitions, Violations =  100330
Routed  37/49 Partitions, Violations =  100270
Routed  38/49 Partitions, Violations =  100202
Routed  39/49 Partitions, Violations =  100229
Routed  40/49 Partitions, Violations =  100407
Routed  41/49 Partitions, Violations =  100460
Routed  42/49 Partitions, Violations =  100308
Routed  43/49 Partitions, Violations =  100310
Routed  44/49 Partitions, Violations =  100778
Routed  45/49 Partitions, Violations =  100838
Routed  46/49 Partitions, Violations =  100761
Routed  47/49 Partitions, Violations =  100601
Routed  48/49 Partitions, Violations =  100210
Routed  49/49 Partitions, Violations =  100398

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100398
        Crossing top-cell boundary : 20
        Diff net spacing : 10281
        Diff net via-cut spacing : 2329
        Double pattern hard mask space : 15353
        Double pattern mask propagation end : 10
        Double pattern soft mask space : 178
        Edge-line via spacing : 3
        End of line enclosure : 675
        Less than minimum area : 1275
        Less than minimum enclosed area : 21
        Less than minimum width : 44
        Local double pattern cycle : 1709
        Off-grid : 2449
        Protrusion length : 682
        Same net spacing : 2235
        Same net via-cut spacing : 212
        Short : 62922

[Iter 7] Elapsed real time: 1:26:58 
[Iter 7] Elapsed cpu  time: sys=0:00:55 usr=1:25:26 total=1:26:22
[Iter 7] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 7] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 7 with 49 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    99089
Checked 2/4 Partitions, Violations =    99250
Checked 3/4 Partitions, Violations =    100022
Checked 4/4 Partitions, Violations =    100592

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    100592
Checked 2/4 Partitions, Violations =    100594
Checked 3/4 Partitions, Violations =    100596
Checked 4/4 Partitions, Violations =    100598
[DRC CHECK] Elapsed real time: 1:27:08 
[DRC CHECK] Elapsed cpu  time: sys=0:00:55 usr=1:25:36 total=1:26:31
[DRC CHECK] Stage (MB): Used   72  Alloctr   75  Proc    0 
[DRC CHECK] Total (MB): Used  113  Alloctr  117  Proc 5413 
Start DR iteration 8: uniform partition
Routed  1/49 Partitions, Violations =   101199
Routed  2/49 Partitions, Violations =   101793
Routed  3/49 Partitions, Violations =   102045
Routed  4/49 Partitions, Violations =   102123
Routed  5/49 Partitions, Violations =   101785
Routed  6/49 Partitions, Violations =   101827
Routed  7/49 Partitions, Violations =   101663
Routed  8/49 Partitions, Violations =   101456
Routed  9/49 Partitions, Violations =   101542
Routed  10/49 Partitions, Violations =  101287
Routed  11/49 Partitions, Violations =  101145
Routed  12/49 Partitions, Violations =  100992
Routed  13/49 Partitions, Violations =  100958
Routed  14/49 Partitions, Violations =  100920
Routed  15/49 Partitions, Violations =  101607
Routed  16/49 Partitions, Violations =  102396
Routed  17/49 Partitions, Violations =  102410
Routed  18/49 Partitions, Violations =  102299
Routed  19/49 Partitions, Violations =  101416
Routed  20/49 Partitions, Violations =  101508
Routed  21/49 Partitions, Violations =  100944
Routed  22/49 Partitions, Violations =  100787
Routed  23/49 Partitions, Violations =  100904
Routed  24/49 Partitions, Violations =  101212
Routed  25/49 Partitions, Violations =  101183
Routed  26/49 Partitions, Violations =  100965
Routed  27/49 Partitions, Violations =  100865
Routed  28/49 Partitions, Violations =  100937
Routed  29/49 Partitions, Violations =  100804
Routed  30/49 Partitions, Violations =  100463
Routed  31/49 Partitions, Violations =  100443
Routed  32/49 Partitions, Violations =  100326
Routed  33/49 Partitions, Violations =  100622
Routed  34/49 Partitions, Violations =  100864
Routed  35/49 Partitions, Violations =  100839
Routed  36/49 Partitions, Violations =  100815
Routed  37/49 Partitions, Violations =  100250
Routed  38/49 Partitions, Violations =  100348
Routed  39/49 Partitions, Violations =  100565
Routed  40/49 Partitions, Violations =  100495
Routed  41/49 Partitions, Violations =  100526
Routed  42/49 Partitions, Violations =  100305
Routed  43/49 Partitions, Violations =  100329
Routed  44/49 Partitions, Violations =  100802
Routed  45/49 Partitions, Violations =  100685
Routed  46/49 Partitions, Violations =  100669
Routed  47/49 Partitions, Violations =  100736
Routed  48/49 Partitions, Violations =  100529
Routed  49/49 Partitions, Violations =  100449

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100449
        Crossing top-cell boundary : 45
        Diff net spacing : 10492
        Diff net via-cut spacing : 2266
        Double pattern hard mask space : 15889
        Double pattern soft mask space : 96
        Edge-line via spacing : 4
        End of line enclosure : 641
        Less than minimum area : 1044
        Less than minimum enclosed area : 26
        Less than minimum width : 45
        Local double pattern cycle : 1667
        Off-grid : 2433
        Protrusion length : 643
        Same net spacing : 2151
        Same net via-cut spacing : 219
        Short : 62788

[Iter 8] Elapsed real time: 1:46:41 
[Iter 8] Elapsed cpu  time: sys=0:01:13 usr=1:45:09 total=1:46:23
[Iter 8] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 8] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 8 with 49 parts

Start DR iteration 9: uniform partition
Routed  1/49 Partitions, Violations =   100544
Routed  2/49 Partitions, Violations =   100670
Routed  3/49 Partitions, Violations =   100623
Routed  4/49 Partitions, Violations =   100788
Routed  5/49 Partitions, Violations =   100730
Routed  6/49 Partitions, Violations =   100694
Routed  7/49 Partitions, Violations =   100914
Routed  8/49 Partitions, Violations =   100911
Routed  9/49 Partitions, Violations =   100747
Routed  10/49 Partitions, Violations =  100524
Routed  11/49 Partitions, Violations =  100206
Routed  12/49 Partitions, Violations =  100232
Routed  13/49 Partitions, Violations =  100186
Routed  14/49 Partitions, Violations =  100179
Routed  15/49 Partitions, Violations =  100176
Routed  16/49 Partitions, Violations =  100073
Routed  17/49 Partitions, Violations =  100451
Routed  18/49 Partitions, Violations =  100301
Routed  19/49 Partitions, Violations =  100397
Routed  20/49 Partitions, Violations =  100419
Routed  21/49 Partitions, Violations =  99924
Routed  22/49 Partitions, Violations =  99525
Routed  23/49 Partitions, Violations =  99120
Routed  24/49 Partitions, Violations =  98706
Routed  25/49 Partitions, Violations =  98284
Routed  26/49 Partitions, Violations =  98190
Routed  27/49 Partitions, Violations =  98057
Routed  28/49 Partitions, Violations =  98002
Routed  29/49 Partitions, Violations =  98233
Routed  30/49 Partitions, Violations =  97958
Routed  31/49 Partitions, Violations =  97826
Routed  32/49 Partitions, Violations =  97672
Routed  33/49 Partitions, Violations =  97709
Routed  34/49 Partitions, Violations =  97746
Routed  35/49 Partitions, Violations =  97653
Routed  36/49 Partitions, Violations =  97296
Routed  37/49 Partitions, Violations =  97415
Routed  38/49 Partitions, Violations =  97515
Routed  39/49 Partitions, Violations =  97502
Routed  40/49 Partitions, Violations =  97767
Routed  41/49 Partitions, Violations =  97783
Routed  42/49 Partitions, Violations =  97116
Routed  43/49 Partitions, Violations =  97125
Routed  44/49 Partitions, Violations =  97359
Routed  45/49 Partitions, Violations =  97329
Routed  46/49 Partitions, Violations =  96856
Routed  47/49 Partitions, Violations =  96756
Routed  48/49 Partitions, Violations =  96665
Routed  49/49 Partitions, Violations =  96845

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96845
        Crossing top-cell boundary : 36
        Diff net spacing : 10511
        Diff net via-cut spacing : 2154
        Double pattern hard mask space : 14960
        Double pattern soft mask space : 78
        Edge-line via spacing : 1
        End of line enclosure : 575
        Less than minimum area : 977
        Less than minimum enclosed area : 22
        Less than minimum width : 30
        Local double pattern cycle : 1770
        Off-grid : 2372
        Protrusion length : 652
        Same net spacing : 2283
        Same net via-cut spacing : 218
        Short : 60206

[Iter 9] Elapsed real time: 2:08:49 
[Iter 9] Elapsed cpu  time: sys=0:01:33 usr=2:07:17 total=2:08:51
[Iter 9] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 9] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 9 with 49 parts

Start DR iteration 10: uniform partition
Routed  1/36 Partitions, Violations =   96791
Routed  2/36 Partitions, Violations =   97081
Routed  3/36 Partitions, Violations =   97242
Routed  4/36 Partitions, Violations =   97195
Routed  5/36 Partitions, Violations =   97097
Routed  6/36 Partitions, Violations =   96851
Routed  7/36 Partitions, Violations =   96326
Routed  8/36 Partitions, Violations =   96102
Routed  9/36 Partitions, Violations =   96016
Routed  10/36 Partitions, Violations =  95885
Routed  11/36 Partitions, Violations =  95634
Routed  12/36 Partitions, Violations =  95884
Routed  13/36 Partitions, Violations =  95889
Routed  14/36 Partitions, Violations =  95904
Routed  15/36 Partitions, Violations =  95863
Routed  16/36 Partitions, Violations =  96044
Routed  17/36 Partitions, Violations =  96135
Routed  18/36 Partitions, Violations =  96210
Routed  19/36 Partitions, Violations =  96492
Routed  20/36 Partitions, Violations =  96532
Routed  21/36 Partitions, Violations =  96305
Routed  22/36 Partitions, Violations =  96282
Routed  23/36 Partitions, Violations =  96042
Routed  24/36 Partitions, Violations =  95235
Routed  25/36 Partitions, Violations =  95166
Routed  26/36 Partitions, Violations =  95560
Routed  27/36 Partitions, Violations =  95445
Routed  28/36 Partitions, Violations =  94974
Routed  29/36 Partitions, Violations =  94832
Routed  30/36 Partitions, Violations =  94739
Routed  31/36 Partitions, Violations =  94495
Routed  32/36 Partitions, Violations =  94476
Routed  33/36 Partitions, Violations =  94341
Routed  34/36 Partitions, Violations =  94576
Routed  35/36 Partitions, Violations =  94907
Routed  36/36 Partitions, Violations =  94654

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94654
        Crossing top-cell boundary : 37
        Diff net spacing : 9650
        Diff net via-cut spacing : 2055
        Double pattern hard mask space : 14596
        Double pattern soft mask space : 177
        Edge-line via spacing : 2
        End of line enclosure : 519
        Less than minimum area : 1095
        Less than minimum enclosed area : 25
        Less than minimum width : 25
        Local double pattern cycle : 1753
        Off-grid : 2459
        Protrusion length : 649
        Same net spacing : 2304
        Same net via-cut spacing : 220
        Short : 59088

[Iter 10] Elapsed real time: 2:24:36 
[Iter 10] Elapsed cpu  time: sys=0:01:48 usr=2:23:04 total=2:24:52
[Iter 10] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 10] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 10 with 36 parts

Start DR iteration 11: uniform partition
Routed  1/36 Partitions, Violations =   94589
Routed  2/36 Partitions, Violations =   94519
Routed  3/36 Partitions, Violations =   94493
Routed  4/36 Partitions, Violations =   94705
Routed  5/36 Partitions, Violations =   94737
Routed  6/36 Partitions, Violations =   94804
Routed  7/36 Partitions, Violations =   94942
Routed  8/36 Partitions, Violations =   94705
Routed  9/36 Partitions, Violations =   94796
Routed  10/36 Partitions, Violations =  94866
Routed  11/36 Partitions, Violations =  95114
Routed  12/36 Partitions, Violations =  95130
Routed  13/36 Partitions, Violations =  95487
Routed  14/36 Partitions, Violations =  95678
Routed  15/36 Partitions, Violations =  95506
Routed  16/36 Partitions, Violations =  95875
Routed  17/36 Partitions, Violations =  95825
Routed  18/36 Partitions, Violations =  95998
Routed  19/36 Partitions, Violations =  96111
Routed  20/36 Partitions, Violations =  96016
Routed  21/36 Partitions, Violations =  96272
Routed  22/36 Partitions, Violations =  96462
Routed  23/36 Partitions, Violations =  96501
Routed  24/36 Partitions, Violations =  96234
Routed  25/36 Partitions, Violations =  96658
Routed  26/36 Partitions, Violations =  96865
Routed  27/36 Partitions, Violations =  97107
Routed  28/36 Partitions, Violations =  97212
Routed  29/36 Partitions, Violations =  97293
Routed  30/36 Partitions, Violations =  97313
Routed  31/36 Partitions, Violations =  97263
Routed  32/36 Partitions, Violations =  96969
Routed  33/36 Partitions, Violations =  96727
Routed  34/36 Partitions, Violations =  96775
Routed  35/36 Partitions, Violations =  96420
Routed  36/36 Partitions, Violations =  96370

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96370
        Crossing top-cell boundary : 39
        Diff net spacing : 10129
        Diff net via-cut spacing : 2130
        Double pattern hard mask space : 14552
        Double pattern soft mask space : 146
        Edge-line via spacing : 4
        End of line enclosure : 656
        Less than minimum area : 1158
        Less than minimum enclosed area : 18
        Less than minimum width : 38
        Local double pattern cycle : 1830
        Off-grid : 2417
        Protrusion length : 695
        Same net spacing : 2332
        Same net via-cut spacing : 231
        Short : 59995

[Iter 11] Elapsed real time: 2:41:50 
[Iter 11] Elapsed cpu  time: sys=0:02:06 usr=2:40:16 total=2:42:22
[Iter 11] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 11] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 11 with 36 parts

Start DR iteration 12: uniform partition
Routed  1/36 Partitions, Violations =   96613
Routed  2/36 Partitions, Violations =   96641
Routed  3/36 Partitions, Violations =   96547
Routed  4/36 Partitions, Violations =   96584
Routed  5/36 Partitions, Violations =   96488
Routed  6/36 Partitions, Violations =   96705
Routed  7/36 Partitions, Violations =   97044
Routed  8/36 Partitions, Violations =   97354
Routed  9/36 Partitions, Violations =   97090
Routed  10/36 Partitions, Violations =  97109
Routed  11/36 Partitions, Violations =  97198
Routed  12/36 Partitions, Violations =  96925
Routed  13/36 Partitions, Violations =  96862
Routed  14/36 Partitions, Violations =  97148
Routed  15/36 Partitions, Violations =  97260
Routed  16/36 Partitions, Violations =  97304
Routed  17/36 Partitions, Violations =  97093
Routed  18/36 Partitions, Violations =  96994
Routed  19/36 Partitions, Violations =  96219
Routed  20/36 Partitions, Violations =  95828
Routed  21/36 Partitions, Violations =  95735
Routed  22/36 Partitions, Violations =  95564
Routed  23/36 Partitions, Violations =  95383
Routed  24/36 Partitions, Violations =  95407
Routed  25/36 Partitions, Violations =  95113
Routed  26/36 Partitions, Violations =  95606
Routed  27/36 Partitions, Violations =  95421
Routed  28/36 Partitions, Violations =  95489
Routed  29/36 Partitions, Violations =  95171
Routed  30/36 Partitions, Violations =  94846
Routed  31/36 Partitions, Violations =  94564
Routed  32/36 Partitions, Violations =  94452
Routed  33/36 Partitions, Violations =  94185
Routed  34/36 Partitions, Violations =  94590
Routed  35/36 Partitions, Violations =  94301
Routed  36/36 Partitions, Violations =  94206

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94206
        Crossing top-cell boundary : 37
        Diff net spacing : 9846
        Diff net via-cut spacing : 2052
        Double pattern hard mask space : 13826
        Double pattern soft mask space : 160
        Edge-line via spacing : 3
        End of line enclosure : 619
        Less than minimum area : 1182
        Less than minimum enclosed area : 33
        Less than minimum width : 38
        Local double pattern cycle : 1848
        Off-grid : 2481
        Protrusion length : 736
        Same net spacing : 2412
        Same net via-cut spacing : 204
        Short : 58729

[Iter 12] Elapsed real time: 2:59:51 
[Iter 12] Elapsed cpu  time: sys=0:02:30 usr=2:58:08 total=3:00:39
[Iter 12] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 12] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 12 with 36 parts

Start DR iteration 13: uniform partition
Routed  1/36 Partitions, Violations =   94588
Routed  2/36 Partitions, Violations =   94566
Routed  3/36 Partitions, Violations =   94660
Routed  4/36 Partitions, Violations =   94990
Routed  5/36 Partitions, Violations =   95450
Routed  6/36 Partitions, Violations =   95583
Routed  7/36 Partitions, Violations =   95819
Routed  8/36 Partitions, Violations =   95904
Routed  9/36 Partitions, Violations =   96383
Routed  10/36 Partitions, Violations =  95932
Routed  11/36 Partitions, Violations =  96122
Routed  12/36 Partitions, Violations =  96104
Routed  13/36 Partitions, Violations =  95488
Routed  14/36 Partitions, Violations =  95772
Routed  15/36 Partitions, Violations =  96053
Routed  16/36 Partitions, Violations =  95884
Routed  17/36 Partitions, Violations =  95832
Routed  18/36 Partitions, Violations =  95786
Routed  19/36 Partitions, Violations =  95863
Routed  20/36 Partitions, Violations =  95912
Routed  21/36 Partitions, Violations =  95412
Routed  22/36 Partitions, Violations =  95312
Routed  23/36 Partitions, Violations =  95415
Routed  24/36 Partitions, Violations =  95262
Routed  25/36 Partitions, Violations =  95556
Routed  26/36 Partitions, Violations =  95445
Routed  27/36 Partitions, Violations =  95173
Routed  28/36 Partitions, Violations =  95041
Routed  29/36 Partitions, Violations =  94110
Routed  30/36 Partitions, Violations =  94322
Routed  31/36 Partitions, Violations =  94511
Routed  32/36 Partitions, Violations =  94487
Routed  33/36 Partitions, Violations =  94789
Routed  34/36 Partitions, Violations =  95071
Routed  35/36 Partitions, Violations =  94714
Routed  36/36 Partitions, Violations =  94676

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94676
        Crossing top-cell boundary : 50
        Diff net spacing : 9816
        Diff net via-cut spacing : 2084
        Double pattern hard mask space : 13945
        Double pattern soft mask space : 161
        Edge-line via spacing : 1
        End of line enclosure : 603
        Less than minimum area : 1167
        Less than minimum enclosed area : 35
        Less than minimum width : 40
        Local double pattern cycle : 1898
        Off-grid : 2538
        Protrusion length : 703
        Same net spacing : 2451
        Same net via-cut spacing : 224
        Short : 58960

[Iter 13] Elapsed real time: 3:18:52 
[Iter 13] Elapsed cpu  time: sys=0:02:55 usr=3:17:03 total=3:19:58
[Iter 13] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 13] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 13 with 36 parts

Start DR iteration 14: uniform partition
Routed  1/36 Partitions, Violations =   94849
Routed  2/36 Partitions, Violations =   95076
Routed  3/36 Partitions, Violations =   95021
Routed  4/36 Partitions, Violations =   94924
Routed  5/36 Partitions, Violations =   94687
Routed  6/36 Partitions, Violations =   94648
Routed  7/36 Partitions, Violations =   94811
Routed  8/36 Partitions, Violations =   94320
Routed  9/36 Partitions, Violations =   94413
Routed  10/36 Partitions, Violations =  94414
Routed  11/36 Partitions, Violations =  94410
Routed  12/36 Partitions, Violations =  94546
Routed  13/36 Partitions, Violations =  94236
Routed  14/36 Partitions, Violations =  94007
Routed  15/36 Partitions, Violations =  94024
Routed  16/36 Partitions, Violations =  94300
Routed  17/36 Partitions, Violations =  94211
Routed  18/36 Partitions, Violations =  94095
Routed  19/36 Partitions, Violations =  94351
Routed  20/36 Partitions, Violations =  94163
Routed  21/36 Partitions, Violations =  94105
Routed  22/36 Partitions, Violations =  94038
Routed  23/36 Partitions, Violations =  94136
Routed  24/36 Partitions, Violations =  93979
Routed  25/36 Partitions, Violations =  94118
Routed  26/36 Partitions, Violations =  93817
Routed  27/36 Partitions, Violations =  93974
Routed  28/36 Partitions, Violations =  93554
Routed  29/36 Partitions, Violations =  93443
Routed  30/36 Partitions, Violations =  93653
Routed  31/36 Partitions, Violations =  93637
Routed  32/36 Partitions, Violations =  93609
Routed  33/36 Partitions, Violations =  93400
Routed  34/36 Partitions, Violations =  93330
Routed  35/36 Partitions, Violations =  93204
Routed  36/36 Partitions, Violations =  93076

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93076
        Crossing top-cell boundary : 43
        Diff net spacing : 9690
        Diff net via-cut spacing : 1990
        Double pattern hard mask space : 14139
        Double pattern soft mask space : 150
        Edge-line via spacing : 9
        End of line enclosure : 587
        Less than minimum area : 1127
        Less than minimum enclosed area : 28
        Less than minimum width : 31
        Local double pattern cycle : 1921
        Off-grid : 2465
        Protrusion length : 689
        Same net spacing : 2503
        Same net via-cut spacing : 227
        Short : 57477

[Iter 14] Elapsed real time: 3:40:53 
[Iter 14] Elapsed cpu  time: sys=0:03:17 usr=3:39:02 total=3:42:19
[Iter 14] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 14] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 14 with 36 parts

Start DR iteration 15: uniform partition
Routed  1/42 Partitions, Violations =   92952
Routed  2/42 Partitions, Violations =   92594
Routed  3/42 Partitions, Violations =   92529
Routed  4/42 Partitions, Violations =   92338
Routed  5/42 Partitions, Violations =   92305
Routed  6/42 Partitions, Violations =   92224
Routed  7/42 Partitions, Violations =   92100
Routed  8/42 Partitions, Violations =   92223
Routed  9/42 Partitions, Violations =   92328
Routed  10/42 Partitions, Violations =  92441
Routed  11/42 Partitions, Violations =  92342
Routed  12/42 Partitions, Violations =  92203
Routed  13/42 Partitions, Violations =  92258
Routed  14/42 Partitions, Violations =  92362
Routed  15/42 Partitions, Violations =  92300
Routed  16/42 Partitions, Violations =  92178
Routed  17/42 Partitions, Violations =  92079
Routed  18/42 Partitions, Violations =  91923
Routed  19/42 Partitions, Violations =  91817
Routed  20/42 Partitions, Violations =  91757
Routed  21/42 Partitions, Violations =  91823
Routed  22/42 Partitions, Violations =  91817
Routed  23/42 Partitions, Violations =  91979
Routed  24/42 Partitions, Violations =  91977
Routed  25/42 Partitions, Violations =  92187
Routed  26/42 Partitions, Violations =  91983
Routed  27/42 Partitions, Violations =  92081
Routed  28/42 Partitions, Violations =  92020
Routed  29/42 Partitions, Violations =  91882
Routed  30/42 Partitions, Violations =  91998
Routed  31/42 Partitions, Violations =  92034
Routed  32/42 Partitions, Violations =  91951
Routed  33/42 Partitions, Violations =  91986
Routed  34/42 Partitions, Violations =  91846
Routed  35/42 Partitions, Violations =  91924
Routed  36/42 Partitions, Violations =  91435
Routed  37/42 Partitions, Violations =  91388
Routed  38/42 Partitions, Violations =  91266
Routed  39/42 Partitions, Violations =  91353
Routed  40/42 Partitions, Violations =  91213
Routed  41/42 Partitions, Violations =  91148
Routed  42/42 Partitions, Violations =  91071

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91071
        Crossing top-cell boundary : 35
        Diff net spacing : 9921
        Diff net via-cut spacing : 1851
        Double pattern hard mask space : 13708
        Double pattern soft mask space : 139
        Edge-line via spacing : 1
        End of line enclosure : 563
        Less than minimum area : 1162
        Less than minimum enclosed area : 21
        Less than minimum width : 43
        Local double pattern cycle : 1934
        Off-grid : 2566
        Protrusion length : 766
        Same net spacing : 2512
        Same net via-cut spacing : 235
        Short : 55614

[Iter 15] Elapsed real time: 4:04:04 
[Iter 15] Elapsed cpu  time: sys=0:03:40 usr=4:02:11 total=4:05:51
[Iter 15] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 15] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 15 with 42 parts

Stop DR since not converging

Information: Filtered 38593 drcs of internal-only type. (ZRT-323)
Information: Discarded 62 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 4:04:05 
[DR] Elapsed cpu  time: sys=0:03:40 usr=4:02:11 total=4:05:52
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   52  Alloctr   54  Proc 5413 
[DR: Done] Elapsed real time: 4:04:05 
[DR: Done] Elapsed cpu  time: sys=0:03:40 usr=4:02:11 total=4:05:52
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   54  Proc 5413 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 60730 aligned/redundant DRCs. (ZRT-305)

DR finished with 30341 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30341
        Crossing top-cell boundary : 29
        Diff net spacing : 3584
        Diff net via-cut spacing : 1849
        Double pattern hard mask space : 4523
        Double pattern soft mask space : 117
        Edge-line via spacing : 1
        End of line enclosure : 548
        Less than minimum area : 1162
        Less than minimum enclosed area : 21
        Less than minimum width : 21
        Local double pattern cycle : 1026
        Off-grid : 2182
        Protrusion length : 358
        Same net spacing : 1264
        Same net via-cut spacing : 235
        Short : 13421



Total Wire Length =                    13429 micron
Total Number of Contacts =             20000
Total Number of Wires =                24969
Total Number of PtConns =              7075
Total Number of Routed Wires =       24969
Total Routed Wire Length =           12012 micron
Total Number of Routed Contacts =       20000
        Layer                 M1 :        808 micron
        Layer                 M2 :       2702 micron
        Layer                 M3 :       2252 micron
        Layer                 M4 :       3425 micron
        Layer                 M5 :       3039 micron
        Layer                 M6 :        947 micron
        Layer                 M7 :        256 micron
        Layer                 M8 :          0 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA67SQ_C :         49
        Via       VIA67SQ_C(rot) :         15
        Via              VIA67SQ :         10
        Via         VIA67SQ(rot) :         44
        Via            VIA56SQ_C :        379
        Via       VIA56SQ_C(rot) :         49
        Via              VIA56SQ :        247
        Via         VIA45SQ(rot) :       2726
        Via            VIA34SQ_C :        459
        Via       VIA34SQ_C(rot) :       3741
        Via          VIA34BAR1_C :          5
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         20
        Via         VIA34SQ(rot) :        285
        Via     VIA3_34SQ_C(rot) :          7
        Via            VIA3_34SQ :          3
        Via       VIA3_34SQ(rot) :         18
        Via            VIA23SQ_C :       4874
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23BAR1_C :         66
        Via     VIA23BAR1_C(rot) :          3
        Via          VIA23BAR2_C :         13
        Via     VIA23BAR2_C(rot) :          1
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         98
        Via         VIA23SQ(rot) :         41
        Via          VIA2_33SQ_C :        270
        Via          VIA23_3SQ_C :         31
        Via        VIA2_33_3SQ_C :         22
        Via            VIA12SQ_C :        211
        Via       VIA12SQ_C(rot) :       5734
        Via          VIA12BAR1_C :        157
        Via     VIA12BAR1_C(rot) :         13
        Via          VIA12BAR2_C :          2
        Via            VIA12LG_C :         13
        Via       VIA12LG_C(rot) :          4
        Via              VIA12SQ :         16
        Via         VIA12SQ(rot) :         17
        Via       VIA12BAR2(rot) :          6
        Via     VIA1_32SQ_C(rot) :         10
        Via   VIA1_32_3SQ_C(rot) :        331

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 20000 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6514    vias)
    Layer VIA2       =  0.00% (0      / 5422    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5422    vias)
    Layer VIA3       =  0.00% (0      / 4545    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4545    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 
  Total double via conversion rate    =  0.00% (0 / 20000 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
    Layer VIA2       =  0.00% (0      / 5422    vias)
    Layer VIA3       =  0.00% (0      / 4545    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 20000 vias)
 
    Layer VIA1       =  0.00% (0      / 6514    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6514    vias)
    Layer VIA2       =  0.00% (0      / 5422    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (5422    vias)
    Layer VIA3       =  0.00% (0      / 4545    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (4545    vias)
    Layer VIA4       =  0.00% (0      / 2726    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2726    vias)
    Layer VIA5       =  0.00% (0      / 675     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (675     vias)
    Layer VIA6       =  0.00% (0      / 118     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (118     vias)
 

Total number of nets = 2468
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30341
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Extraction observers are detached as design net change threshold is reached.
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-05-01 23:11:59 / Session: 6.27 hr / Command: 4.07 hr / Memory: 1415 MB (FLW-8100)
icc2_shell> source ./scripts/insert_stdcell.tcl
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   54  Alloctr   55  Proc 5413 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 2214 out of 8110 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Technology Processing] Total (MB): Used   58  Alloctr   59  Proc 5413 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    54635
Routed  2/4 Partitions, Violations =    69739
Routed  3/4 Partitions, Violations =    82405
Routed  4/4 Partitions, Violations =    88628

RedundantVia finished with 88628 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      88628
        Crossing top-cell boundary : 36
        Diff net spacing : 9692
        Diff net via-cut spacing : 1851
        Double pattern hard mask space : 13492
        Double pattern soft mask space : 75
        Edge-line via spacing : 3
        End of line enclosure : 36
        Less than minimum area : 1200
        Less than minimum enclosed area : 32
        Less than minimum width : 43
        Local double pattern cycle : 1921
        Off-grid : 2459
        Protrusion length : 762
        Same net spacing : 2524
        Same net via-cut spacing : 234
        Short : 54268


Total Wire Length =                    12951 micron
Total Number of Contacts =             19993
Total Number of Wires =                23923
Total Number of PtConns =              6410
Total Number of Routed Wires =       23923
Total Routed Wire Length =           11730 micron
Total Number of Routed Contacts =       19993
        Layer                   M1 :        806 micron
        Layer                   M2 :       2651 micron
        Layer                   M3 :       1981 micron
        Layer                   M4 :       3334 micron
        Layer                   M5 :       2998 micron
        Layer                   M6 :        926 micron
        Layer                   M7 :        255 micron
        Layer                   M8 :          0 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via              VIA67SQ_C :         11
        Via         VIA67SQ_C(rot) :          1
        Via                VIA67SQ :          4
        Via           VIA67SQ(rot) :         11
        Via          VIA67SQ_C_1x2 :         10
        Via          VIA67SQ_C_2x1 :         61
        Via            VIA67SQ_1x2 :          1
        Via       VIA67SQ(rot)_2x1 :          3
        Via       VIA67SQ(rot)_1x2 :          3
        Via            VIA67SQ_2x1 :         13
        Via              VIA56SQ_C :        142
        Via         VIA56SQ_C(rot) :         16
        Via                VIA56SQ :         55
        Via            VIA56SQ_1x2 :        186
        Via            VIA56SQ_2x1 :        274
        Via           VIA45SQ(rot) :       1148
        Via            VIA45SQ_1x2 :        554
        Via       VIA45SQ(rot)_2x1 :         19
        Via       VIA45SQ(rot)_1x2 :         30
        Via            VIA45SQ_2x1 :        975
        Via              VIA34SQ_C :        361
        Via         VIA34SQ_C(rot) :       2391
        Via            VIA34BAR1_C :          4
        Via            VIA34BAR2_C :          2
        Via                VIA34SQ :         14
        Via           VIA34SQ(rot) :        172
        Via       VIA3_34SQ_C(rot) :          1
        Via         VIA3_34SQ(rot) :          4
        Via          VIA34SQ_C_1x2 :          2
        Via     VIA34SQ_C(rot)_2x1 :        375
        Via     VIA34SQ_C(rot)_1x2 :       1036
        Via          VIA34SQ_C_2x1 :          2
        Via            VIA34SQ_1x2 :         58
        Via       VIA34SQ(rot)_2x1 :         15
        Via       VIA34SQ(rot)_1x2 :         25
        Via            VIA34SQ_2x1 :         79
        Via              VIA23SQ_C :       4344
        Via         VIA23SQ_C(rot) :          1
        Via            VIA23BAR1_C :         38
        Via       VIA23BAR1_C(rot) :          3
        Via            VIA23BAR2_C :          9
        Via       VIA23BAR2_C(rot) :          1
        Via              VIA23LG_C :          1
        Via                VIA23SQ :         49
        Via           VIA23SQ(rot) :         23
        Via            VIA2_33SQ_C :        224
        Via            VIA23_3SQ_C :         22
        Via          VIA2_33_3SQ_C :          7
        Via          VIA23SQ_C_1x2 :        219
        Via     VIA23SQ_C(rot)_1x2 :          5
        Via          VIA23SQ_C_2x1 :         40
        Via        VIA23BAR1_C_1x2 :         20
        Via   VIA23BAR1_C(rot)_2x1 :          1
        Via   VIA23BAR1_C(rot)_1x2 :          1
        Via        VIA23BAR1_C_2x1 :          3
        Via        VIA23BAR2_C_1x2 :          8
        Via   VIA23BAR2_C(rot)_2x1 :          1
        Via        VIA23BAR2_C_2x1 :         12
        Via          VIA23LG_C_1x2 :          2
        Via     VIA23LG_C(rot)_1x2 :          4
        Via          VIA23LG_C_2x1 :          2
        Via            VIA23SQ_1x2 :          8
        Via       VIA23SQ(rot)_2x1 :          3
        Via       VIA23SQ(rot)_1x2 :        272
        Via            VIA23SQ_2x1 :         98
        Via              VIA12SQ_C :        202
        Via         VIA12SQ_C(rot) :       5659
        Via            VIA12BAR1_C :        152
        Via       VIA12BAR1_C(rot) :         13
        Via            VIA12BAR2_C :          2
        Via              VIA12LG_C :          8
        Via         VIA12LG_C(rot) :          4
        Via                VIA12SQ :         12
        Via           VIA12SQ(rot) :         17
        Via         VIA12BAR2(rot) :          6
        Via       VIA1_32SQ_C(rot) :          9
        Via     VIA1_32_3SQ_C(rot) :        325
        Via          VIA12SQ_C_2x1 :         22
        Via        VIA12BAR1_C_2x1 :         18
        Via        VIA12BAR2_C_2x1 :          5
        Via          VIA12LG_C_2x1 :          4
        Via            VIA12SQ_2x1 :         56

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 22.63% (4525 / 19993 vias)
 
    Layer VIA1       =  1.61% (105    / 6514    vias)
        Weight 1     =  1.61% (105     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.39% (6409    vias)
    Layer VIA2       = 12.89% (699    / 5421    vias)
        Weight 1     = 12.89% (699     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.11% (4722    vias)
    Layer VIA3       = 35.06% (1592   / 4541    vias)
        Weight 1     = 35.06% (1592    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 64.94% (2949    vias)
    Layer VIA4       = 57.89% (1578   / 2726    vias)
        Weight 1     = 57.89% (1578    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.11% (1148    vias)
    Layer VIA5       = 68.35% (460    / 673     vias)
        Weight 1     = 68.35% (460     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 31.65% (213     vias)
    Layer VIA6       = 77.12% (91     / 118     vias)
        Weight 1     = 77.12% (91      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 22.88% (27      vias)
 
  Total double via conversion rate    = 22.63% (4525 / 19993 vias)
 
    Layer VIA1       =  1.61% (105    / 6514    vias)
    Layer VIA2       = 12.89% (699    / 5421    vias)
    Layer VIA3       = 35.06% (1592   / 4541    vias)
    Layer VIA4       = 57.89% (1578   / 2726    vias)
    Layer VIA5       = 68.35% (460    / 673     vias)
    Layer VIA6       = 77.12% (91     / 118     vias)
 
  The optimized via conversion rate based on total routed via count = 22.63% (4525 / 19993 vias)
 
    Layer VIA1       =  1.61% (105    / 6514    vias)
        Weight 1     =  1.61% (105     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.39% (6409    vias)
    Layer VIA2       = 12.89% (699    / 5421    vias)
        Weight 1     = 12.89% (699     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.11% (4722    vias)
    Layer VIA3       = 35.06% (1592   / 4541    vias)
        Weight 1     = 35.06% (1592    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 64.94% (2949    vias)
    Layer VIA4       = 57.89% (1578   / 2726    vias)
        Weight 1     = 57.89% (1578    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 42.11% (1148    vias)
    Layer VIA5       = 68.35% (460    / 673     vias)
        Weight 1     = 68.35% (460     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 31.65% (213     vias)
    Layer VIA6       = 77.12% (91     / 118     vias)
        Weight 1     = 77.12% (91      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 22.88% (27      vias)
 

[RedundantVia] Elapsed real time: 0:01:00 
[RedundantVia] Elapsed cpu  time: sys=0:00:01 usr=0:01:00 total=0:01:01
[RedundantVia] Stage (MB): Used   76  Alloctr   77  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 5413 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:00 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:01:00 total=0:01:01
[Dr init] Stage (MB): Used   76  Alloctr   77  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 5413 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   89181
Routed  2/36 Partitions, Violations =   89704
Routed  3/36 Partitions, Violations =   90136
Routed  4/36 Partitions, Violations =   90894
Routed  5/36 Partitions, Violations =   91133
Routed  6/36 Partitions, Violations =   92096
Routed  7/36 Partitions, Violations =   92342
Routed  8/36 Partitions, Violations =   92856
Routed  9/36 Partitions, Violations =   93394
Routed  10/36 Partitions, Violations =  93623
Routed  11/36 Partitions, Violations =  94215
Routed  12/36 Partitions, Violations =  94535
Routed  13/36 Partitions, Violations =  95418
Routed  14/36 Partitions, Violations =  95782
Routed  15/36 Partitions, Violations =  96093
Routed  16/36 Partitions, Violations =  96711
Routed  17/36 Partitions, Violations =  97041
Routed  18/36 Partitions, Violations =  97063
Routed  19/36 Partitions, Violations =  97971
Routed  20/36 Partitions, Violations =  98393
Routed  21/36 Partitions, Violations =  98612
Routed  22/36 Partitions, Violations =  98926
Routed  23/36 Partitions, Violations =  99359
Routed  24/36 Partitions, Violations =  99675
Routed  25/36 Partitions, Violations =  100058
Routed  26/36 Partitions, Violations =  101023
Routed  27/36 Partitions, Violations =  101279
Routed  28/36 Partitions, Violations =  101342
Routed  29/36 Partitions, Violations =  101697
Routed  30/36 Partitions, Violations =  102146
Routed  31/36 Partitions, Violations =  102407
Routed  32/36 Partitions, Violations =  102835
Routed  33/36 Partitions, Violations =  103548
Routed  34/36 Partitions, Violations =  103756
Routed  35/36 Partitions, Violations =  103954
Routed  36/36 Partitions, Violations =  104163

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      104163
        Crossing top-cell boundary : 11
        Diff net spacing : 9685
        Diff net via-cut spacing : 2521
        Double pattern hard mask space : 16786
        Double pattern soft mask space : 181
        Edge-line via spacing : 3
        End of line enclosure : 610
        Less than minimum area : 1124
        Less than minimum enclosed area : 17
        Less than minimum width : 77
        Local double pattern cycle : 1717
        Off-grid : 2368
        Protrusion length : 636
        Same net spacing : 2248
        Same net via-cut spacing : 243
        Short : 65936

[Iter 1] Elapsed real time: 0:08:46 
[Iter 1] Elapsed cpu  time: sys=0:00:09 usr=0:08:45 total=0:08:54
[Iter 1] Stage (MB): Used  130  Alloctr  131  Proc    0 
[Iter 1] Total (MB): Used  174  Alloctr  175  Proc 5413 

End DR iteration 1 with 36 parts

Information: Merged away 100139 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   34524
Routed  2/36 Partitions, Violations =   35752
Routed  3/36 Partitions, Violations =   37606
Routed  4/36 Partitions, Violations =   39301
Routed  5/36 Partitions, Violations =   40392
Routed  6/36 Partitions, Violations =   41994
Routed  7/36 Partitions, Violations =   43371
Routed  8/36 Partitions, Violations =   45737
Routed  9/36 Partitions, Violations =   47136
Routed  10/36 Partitions, Violations =  48628
Routed  11/36 Partitions, Violations =  50960
Routed  12/36 Partitions, Violations =  53957
Routed  13/36 Partitions, Violations =  55686
Routed  14/36 Partitions, Violations =  59859
Routed  15/36 Partitions, Violations =  61556
Routed  16/36 Partitions, Violations =  63236
Routed  17/36 Partitions, Violations =  65821
Routed  18/36 Partitions, Violations =  67924
Routed  19/36 Partitions, Violations =  70727
Routed  20/36 Partitions, Violations =  72107
Routed  21/36 Partitions, Violations =  73835
Routed  22/36 Partitions, Violations =  75044
Routed  23/36 Partitions, Violations =  77576
Routed  24/36 Partitions, Violations =  79595
Routed  25/36 Partitions, Violations =  81928
Routed  26/36 Partitions, Violations =  83187
Routed  27/36 Partitions, Violations =  86812
Routed  28/36 Partitions, Violations =  88135
Routed  29/36 Partitions, Violations =  89246
Routed  30/36 Partitions, Violations =  89757
Routed  31/36 Partitions, Violations =  90897
Routed  32/36 Partitions, Violations =  93973
Routed  33/36 Partitions, Violations =  95828
Routed  34/36 Partitions, Violations =  97591
Routed  35/36 Partitions, Violations =  99547
Routed  36/36 Partitions, Violations =  99967

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99967
        Crossing top-cell boundary : 12
        Diff net spacing : 9951
        Diff net via-cut spacing : 2297
        Double pattern hard mask space : 16257
        Double pattern soft mask space : 173
        Edge-line via spacing : 3
        End of line enclosure : 675
        Less than minimum area : 1158
        Less than minimum enclosed area : 22
        Less than minimum width : 38
        Local double pattern cycle : 1818
        Off-grid : 2249
        Protrusion length : 678
        Same net spacing : 2343
        Same net via-cut spacing : 222
        Short : 62071

[Iter 2] Elapsed real time: 0:18:14 
[Iter 2] Elapsed cpu  time: sys=0:00:17 usr=0:18:13 total=0:18:31
[Iter 2] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 2] Total (MB): Used  173  Alloctr  175  Proc 5413 

End DR iteration 2 with 36 parts

Information: Merged away 95511 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   34071
Routed  2/36 Partitions, Violations =   35964
Routed  3/36 Partitions, Violations =   37223
Routed  4/36 Partitions, Violations =   38925
Routed  5/36 Partitions, Violations =   39802
Routed  6/36 Partitions, Violations =   41363
Routed  7/36 Partitions, Violations =   42977
Routed  8/36 Partitions, Violations =   44525
Routed  9/36 Partitions, Violations =   46878
Routed  10/36 Partitions, Violations =  48341
Routed  11/36 Partitions, Violations =  50276
Routed  12/36 Partitions, Violations =  53012
Routed  13/36 Partitions, Violations =  54775
Routed  14/36 Partitions, Violations =  56062
Routed  15/36 Partitions, Violations =  57539
Routed  16/36 Partitions, Violations =  61149
Routed  17/36 Partitions, Violations =  63626
Routed  18/36 Partitions, Violations =  65627
Routed  19/36 Partitions, Violations =  67736
Routed  20/36 Partitions, Violations =  69579
Routed  21/36 Partitions, Violations =  71056
Routed  22/36 Partitions, Violations =  73435
Routed  23/36 Partitions, Violations =  75277
Routed  24/36 Partitions, Violations =  76489
Routed  25/36 Partitions, Violations =  79018
Routed  26/36 Partitions, Violations =  80577
Routed  27/36 Partitions, Violations =  84662
Routed  28/36 Partitions, Violations =  85994
Routed  29/36 Partitions, Violations =  86739
Routed  30/36 Partitions, Violations =  87867
Routed  31/36 Partitions, Violations =  89293
Routed  32/36 Partitions, Violations =  91737
Routed  33/36 Partitions, Violations =  94255
Routed  34/36 Partitions, Violations =  95783
Routed  35/36 Partitions, Violations =  98102
Routed  36/36 Partitions, Violations =  98938

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      98938
        Crossing top-cell boundary : 9
        Diff net spacing : 10451
        Diff net via-cut spacing : 2189
        Double pattern hard mask space : 16295
        Double pattern soft mask space : 100
        Edge-line via spacing : 3
        End of line enclosure : 596
        Less than minimum area : 1037
        Less than minimum enclosed area : 24
        Less than minimum width : 50
        Local double pattern cycle : 1724
        Off-grid : 2366
        Protrusion length : 665
        Same net spacing : 2273
        Same net via-cut spacing : 219
        Short : 60937

[Iter 3] Elapsed real time: 0:28:55 
[Iter 3] Elapsed cpu  time: sys=0:00:28 usr=0:28:53 total=0:29:22
[Iter 3] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 3] Total (MB): Used  173  Alloctr  175  Proc 5413 

End DR iteration 3 with 36 parts

Information: Merged away 94673 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   34844
Routed  2/36 Partitions, Violations =   36512
Routed  3/36 Partitions, Violations =   39177
Routed  4/36 Partitions, Violations =   42220
Routed  5/36 Partitions, Violations =   43774
Routed  6/36 Partitions, Violations =   46198
Routed  7/36 Partitions, Violations =   47269
Routed  8/36 Partitions, Violations =   50104
Routed  9/36 Partitions, Violations =   51301
Routed  10/36 Partitions, Violations =  53802
Routed  11/36 Partitions, Violations =  55447
Routed  12/36 Partitions, Violations =  57274
Routed  13/36 Partitions, Violations =  58275
Routed  14/36 Partitions, Violations =  59287
Routed  15/36 Partitions, Violations =  60786
Routed  16/36 Partitions, Violations =  63217
Routed  17/36 Partitions, Violations =  64477
Routed  18/36 Partitions, Violations =  65442
Routed  19/36 Partitions, Violations =  66601
Routed  20/36 Partitions, Violations =  68433
Routed  21/36 Partitions, Violations =  69593
Routed  22/36 Partitions, Violations =  71275
Routed  23/36 Partitions, Violations =  72152
Routed  24/36 Partitions, Violations =  76289
Routed  25/36 Partitions, Violations =  78523
Routed  26/36 Partitions, Violations =  80267
Routed  27/36 Partitions, Violations =  81361
Routed  28/36 Partitions, Violations =  82917
Routed  29/36 Partitions, Violations =  84893
Routed  30/36 Partitions, Violations =  87424
Routed  31/36 Partitions, Violations =  88639
Routed  32/36 Partitions, Violations =  90931
Routed  33/36 Partitions, Violations =  92430
Routed  34/36 Partitions, Violations =  93651
Routed  35/36 Partitions, Violations =  95228
Routed  36/36 Partitions, Violations =  95975

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95975
        Crossing top-cell boundary : 15
        Diff net spacing : 10249
        Diff net via-cut spacing : 2041
        Double pattern hard mask space : 16617
        Double pattern soft mask space : 151
        Edge-line via spacing : 4
        End of line enclosure : 615
        Less than minimum area : 1004
        Less than minimum enclosed area : 23
        Less than minimum width : 58
        Local double pattern cycle : 1575
        Off-grid : 2326
        Protrusion length : 663
        Same net spacing : 2086
        Same net via-cut spacing : 204
        Short : 58344

[Iter 4] Elapsed real time: 0:41:17 
[Iter 4] Elapsed cpu  time: sys=0:00:41 usr=0:41:13 total=0:41:54
[Iter 4] Stage (MB): Used  129  Alloctr  130  Proc    0 
[Iter 4] Total (MB): Used  173  Alloctr  174  Proc 5413 

End DR iteration 4 with 36 parts

Information: Merged away 91185 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/36 Partitions, Violations =   33360
Routed  2/36 Partitions, Violations =   35629
Routed  3/36 Partitions, Violations =   36903
Routed  4/36 Partitions, Violations =   39815
Routed  5/36 Partitions, Violations =   42483
Routed  6/36 Partitions, Violations =   45084
Routed  7/36 Partitions, Violations =   46580
Routed  8/36 Partitions, Violations =   49789
Routed  9/36 Partitions, Violations =   50963
Routed  10/36 Partitions, Violations =  53678
Routed  11/36 Partitions, Violations =  55878
Routed  12/36 Partitions, Violations =  58032
Routed  13/36 Partitions, Violations =  59859
Routed  14/36 Partitions, Violations =  62730
Routed  15/36 Partitions, Violations =  63933
Routed  16/36 Partitions, Violations =  66224
Routed  17/36 Partitions, Violations =  67861
Routed  18/36 Partitions, Violations =  71164
Routed  19/36 Partitions, Violations =  72351
Routed  20/36 Partitions, Violations =  74074
Routed  21/36 Partitions, Violations =  75515
Routed  22/36 Partitions, Violations =  76493
Routed  23/36 Partitions, Violations =  77805
Routed  24/36 Partitions, Violations =  79556
Routed  25/36 Partitions, Violations =  81107
Routed  26/36 Partitions, Violations =  82312
Routed  27/36 Partitions, Violations =  83418
Routed  28/36 Partitions, Violations =  84721
Routed  29/36 Partitions, Violations =  86488
Routed  30/36 Partitions, Violations =  89032
Routed  31/36 Partitions, Violations =  90714
Routed  32/36 Partitions, Violations =  91946
Routed  33/36 Partitions, Violations =  93139
Routed  34/36 Partitions, Violations =  94071
Routed  35/36 Partitions, Violations =  94693
Routed  36/36 Partitions, Violations =  95365

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95365
        Crossing top-cell boundary : 14
        Diff net spacing : 9713
        Diff net via-cut spacing : 2125
        Double pattern hard mask space : 16474
        Double pattern soft mask space : 165
        Edge-line via spacing : 3
        End of line enclosure : 515
        Less than minimum area : 1026
        Less than minimum enclosed area : 24
        Less than minimum width : 58
        Local double pattern cycle : 1591
        Off-grid : 2281
        Protrusion length : 703
        Same net spacing : 2103
        Same net via-cut spacing : 205
        Short : 58365

[Iter 5] Elapsed real time: 0:54:50 
[Iter 5] Elapsed cpu  time: sys=0:00:54 usr=0:54:44 total=0:55:39
[Iter 5] Stage (MB): Used  129  Alloctr  130  Proc    0 
[Iter 5] Total (MB): Used  173  Alloctr  174  Proc 5413 

End DR iteration 5 with 36 parts

Stop DR since reached max number of iterations

Information: Filtered 39659 drcs of internal-only type. (ZRT-323)
Information: Discarded 30 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:54:50 
[DR] Elapsed cpu  time: sys=0:00:54 usr=0:54:45 total=0:55:40
[DR] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DR] Total (MB): Used  111  Alloctr  113  Proc 5413 

Redundant via insertion finished with 1 open nets, of which 0 are frozen
Information: Merged away 64243 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 31122 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      31122
        Crossing top-cell boundary : 13
        Diff net spacing : 3513
        Diff net via-cut spacing : 2117
        Double pattern hard mask space : 5462
        Double pattern soft mask space : 134
        Edge-line via spacing : 2
        End of line enclosure : 499
        Less than minimum area : 1026
        Less than minimum enclosed area : 24
        Less than minimum width : 30
        Local double pattern cycle : 848
        Off-grid : 1951
        Protrusion length : 314
        Same net spacing : 1032
        Same net via-cut spacing : 204
        Short : 13953



Total Wire Length =                    13330 micron
Total Number of Contacts =             19485
Total Number of Wires =                24335
Total Number of PtConns =              7087
Total Number of Routed Wires =       24335
Total Routed Wire Length =           11817 micron
Total Number of Routed Contacts =       19485
        Layer                 M1 :        984 micron
        Layer                 M2 :       2591 micron
        Layer                 M3 :       2183 micron
        Layer                 M4 :       3354 micron
        Layer                 M5 :       3084 micron
        Layer                 M6 :        882 micron
        Layer                 M7 :        251 micron
        Layer                 M8 :          3 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via       VIA78SQ_C(rot) :          1
        Via            VIA67SQ_C :         79
        Via              VIA67SQ :          1
        Via         VIA67SQ(rot) :         16
        Via        VIA67SQ_C_1x2 :          5
        Via        VIA67SQ_C_2x1 :         15
        Via          VIA67SQ_1x2 :          1
        Via            VIA56SQ_C :        103
        Via       VIA56SQ_C(rot) :        297
        Via              VIA56SQ :        141
        Via          VIA56SQ_1x2 :         12
        Via          VIA56SQ_2x1 :         67
        Via              VIA45SQ :          1
        Via         VIA45SQ(rot) :       2801
        Via          VIA45SQ_1x2 :          4
        Via          VIA45SQ_2x1 :          8
        Via            VIA34SQ_C :        647
        Via       VIA34SQ_C(rot) :         19
        Via          VIA34BAR1_C :          9
        Via          VIA34BAR2_C :          4
        Via              VIA34SQ :         31
        Via         VIA34SQ(rot) :          5
        Via     VIA3_34SQ_C(rot) :          1
        Via       VIA3_34SQ(rot) :       3660
        Via   VIA34SQ_C(rot)_2x1 :          1
        Via   VIA34SQ_C(rot)_1x2 :          8
        Via            VIA23SQ_C :        129
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23BAR1_C :         24
        Via     VIA23BAR1_C(rot) :          1
        Via          VIA23BAR2_C :         17
        Via     VIA23BAR2_C(rot) :          2
        Via       VIA23LG_C(rot) :          1
        Via              VIA23SQ :         59
        Via         VIA23SQ(rot) :         10
        Via            VIA23BAR1 :          1
        Via       VIA23BAR2(rot) :          1
        Via          VIA2_33SQ_C :       4791
        Via          VIA23_3SQ_C :        226
        Via        VIA23SQ_C_1x2 :          4
        Via        VIA23SQ_C_2x1 :          1
        Via      VIA23BAR1_C_1x2 :          1
        Via          VIA23SQ_1x2 :          1
        Via     VIA23SQ(rot)_1x2 :          5
        Via            VIA12SQ_C :        192
        Via       VIA12SQ_C(rot) :       5577
        Via          VIA12BAR1_C :        158
        Via     VIA12BAR1_C(rot) :         12
        Via            VIA12LG_C :         10
        Via       VIA12LG_C(rot) :          1
        Via              VIA12SQ :         17
        Via         VIA12SQ(rot) :         15
        Via       VIA12BAR2(rot) :          3
        Via     VIA1_32SQ_C(rot) :        286

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.68% (133 / 19485 vias)
 
    Layer VIA1       =  0.00% (0      / 6271    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6271    vias)
    Layer VIA2       =  0.23% (12     / 5276    vias)
        Weight 1     =  0.23% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (5264    vias)
    Layer VIA3       =  0.21% (9      / 4385    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4376    vias)
    Layer VIA4       =  0.43% (12     / 2814    vias)
        Weight 1     =  0.43% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.57% (2802    vias)
    Layer VIA5       = 12.74% (79     / 620     vias)
        Weight 1     = 12.74% (79      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.26% (541     vias)
    Layer VIA6       = 17.95% (21     / 117     vias)
        Weight 1     = 17.95% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 82.05% (96      vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.68% (133 / 19485 vias)
 
    Layer VIA1       =  0.00% (0      / 6271    vias)
    Layer VIA2       =  0.23% (12     / 5276    vias)
    Layer VIA3       =  0.21% (9      / 4385    vias)
    Layer VIA4       =  0.43% (12     / 2814    vias)
    Layer VIA5       = 12.74% (79     / 620     vias)
    Layer VIA6       = 17.95% (21     / 117     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.68% (133 / 19485 vias)
 
    Layer VIA1       =  0.00% (0      / 6271    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6271    vias)
    Layer VIA2       =  0.23% (12     / 5276    vias)
        Weight 1     =  0.23% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.77% (5264    vias)
    Layer VIA3       =  0.21% (9      / 4385    vias)
        Weight 1     =  0.21% (9       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (4376    vias)
    Layer VIA4       =  0.43% (12     / 2814    vias)
        Weight 1     =  0.43% (12      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.57% (2802    vias)
    Layer VIA5       = 12.74% (79     / 620     vias)
        Weight 1     = 12.74% (79      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 87.26% (541     vias)
    Layer VIA6       = 17.95% (21     / 117     vias)
        Weight 1     = 17.95% (21      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 82.05% (96      vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 2468
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31122
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
INFO:: begin filler insertions...
CHF::NPL_CHKQUERY_PNET checking turned off by default
master SAEDRVT14_FILL16 has site unit
master SAEDRVT14_FILL2 has site unit
master SAEDRVT14_FILL3 has site unit
master SAEDRVT14_FILL32 has site unit
master SAEDRVT14_FILL4 has site unit
master SAEDRVT14_FILL5 has site unit
master SAEDRVT14_FILL64 has site unit
master SAEDRVT14_FILL_ECO_1 has site unit
master SAEDRVT14_FILL_ECO_12 has site unit
master SAEDRVT14_FILL_ECO_15 has site unit
master SAEDRVT14_FILL_ECO_18 has site unit
master SAEDRVT14_FILL_ECO_2 has site unit
master SAEDRVT14_FILL_ECO_3 has site unit
master SAEDRVT14_FILL_ECO_6 has site unit
master SAEDRVT14_FILL_ECO_9 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_2 has site unit
master SAEDRVT14_FILL_NNWIV1Y2_3 has site unit
master SAEDRVT14_FILL_NNWIY2_2 has site unit
master SAEDRVT14_FILL_NNWIY2_3 has site unit
master SAEDRVT14_FILL_NNWSPACERY2_7 has site unit
master SAEDRVT14_FILL_NNWVDDBRKY2_3 has site unit
master SAEDRVT14_FILLP2 has site unit
master SAEDRVT14_FILLP3 has site unit
master SAEDRVT14_FILL_SPACER_7 has site unit
master SAEDRVT14_FILL_Y2_3 has site unit
 Use site unit (740)
Warning: filler ref cells not listed from laregst to smallest. Tool may not be able to fill all empty space. (CHF-008)
INFO:: process regular filler master min-vth type: 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6218 total shapes.
Layer M2: cached 0 shapes out of 8586 total shapes.
Layer M3: cached 92 shapes out of 7211 total shapes.
Cached 5244 vias out of 24729 total vias.
CHF: loading design...
... VT_P rule: 0.888000
... VT_N rule: 0.888000
... max group width rule: 0.888000
CHF:: Loading blkInsts from NDM...
CHF:: Building row/inst relations...
INFO:: Use fillers in order(1000): SAEDRVT14_FILL16 (18 x 1), SAEDRVT14_FILL2 (4 x 1), SAEDRVT14_FILL3 (5 x 1), SAEDRVT14_FILL32 (34 x 1), SAEDRVT14_FILL4 (6 x 1), SAEDRVT14_FILL5 (7 x 1), SAEDRVT14_FILL64 (66 x 1), SAEDRVT14_FILL_ECO_1 (1 x 1), SAEDRVT14_FILL_ECO_12 (14 x 1), SAEDRVT14_FILL_ECO_15 (12 x 1), SAEDRVT14_FILL_ECO_18 (20 x 1), SAEDRVT14_FILL_ECO_2 (4 x 1), SAEDRVT14_FILL_ECO_3 (5 x 1), SAEDRVT14_FILL_ECO_6 (7 x 1), SAEDRVT14_FILL_ECO_9 (10 x 1), SAEDRVT14_FILL_NNWIV1Y2_2 (4 x 2), SAEDRVT14_FILL_NNWIV1Y2_3 (5 x 2), SAEDRVT14_FILL_NNWIY2_2 (4 x 2), SAEDRVT14_FILL_NNWIY2_3 (5 x 2), SAEDRVT14_FILL_NNWSPACERY2_7 (9 x 2), SAEDRVT14_FILL_NNWVDDBRKY2_3 (5 x 2), SAEDRVT14_FILLP2 (4 x 1), SAEDRVT14_FILLP3 (5 x 1), SAEDRVT14_FILL_SPACER_7 (9 x 2), SAEDRVT14_FILL_Y2_3 (5 x 2), 
, success => xofiller!SAEDRVT14_FILL_ECO_1!x8880y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x28120y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x28860y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x35520y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x159100y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x165020y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x215340y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x216080y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x216820y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x239020y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x241980y12000 inserted.
, success => xofiller!SAEDRVT14_FILL2!x244940y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x247900y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x248640y12000 inserted.
, success => xofiller!SAEDRVT14_FILL_ECO_1!x249380y12000 inserted.
Attempt to insert SAEDRVT14_FILL2 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (29.008000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.376000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.450000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.524000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.598000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.672000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.746000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL16 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL2 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL3 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL4 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL5 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_1 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_12 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (31.820000, 1.800000) orient MX., failed =>  cell is not on a site row;.
Attempt to insert SAEDRVT14_FILL_ECO_15 at location (32.708000, 1.800000) orient R180., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_18 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Attempt to insert SAEDRVT14_FILL_ECO_9 at location (31.820000, 1.800000) orient MX., failed =>  cell overlaps another cell;.
Exhausted all possibilities for location between x= 31.82 and  31.82 at y= 1.2, no further insertion possible, skipping the location.
Exhausted all possibilities for location between x= 31.820000 and 31.820000  at y= 1.200000, no further insertion possible, skipping the location.
Information: Starting 'route_auto' (FLW-8000)
Information: Time: 2025-05-02 00:15:14 / Session: 7.32 hr / Command: 0.00 hr / Memory: 1415 MB (FLW-8100)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Information: Skipping global routing as it has already been run in the global_route_opt stage of clock_opt. (ZRT-607)

Start track assignment

Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.track.*'

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   42  Alloctr   43  Proc 5413 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   10  Proc    0 
[Dr init] Total (MB): Used   52  Alloctr   53  Proc 5413 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed  1/36 Partitions, Violations =   4197
Routed  2/36 Partitions, Violations =   10884
Routed  3/36 Partitions, Violations =   15325
Routed  4/36 Partitions, Violations =   18491
Routed  5/36 Partitions, Violations =   21451
Routed  6/36 Partitions, Violations =   26270
Routed  7/36 Partitions, Violations =   27900
Routed  8/36 Partitions, Violations =   30613
Routed  9/36 Partitions, Violations =   35484
Routed  10/36 Partitions, Violations =  37277
Routed  11/36 Partitions, Violations =  39739
Routed  12/36 Partitions, Violations =  42042
Routed  13/36 Partitions, Violations =  46199
Routed  14/36 Partitions, Violations =  48038
Routed  15/36 Partitions, Violations =  49975
Routed  16/36 Partitions, Violations =  53895
Routed  17/36 Partitions, Violations =  57377
Routed  18/36 Partitions, Violations =  59509
Routed  19/36 Partitions, Violations =  63997
Routed  20/36 Partitions, Violations =  66291
Routed  21/36 Partitions, Violations =  67790
Routed  22/36 Partitions, Violations =  70452
Routed  23/36 Partitions, Violations =  72679
Routed  24/36 Partitions, Violations =  79012
Routed  25/36 Partitions, Violations =  82618
Routed  26/36 Partitions, Violations =  87976
Routed  27/36 Partitions, Violations =  91136
Routed  28/36 Partitions, Violations =  93042
Routed  29/36 Partitions, Violations =  95760
Routed  30/36 Partitions, Violations =  98198
Routed  31/36 Partitions, Violations =  99215
Routed  32/36 Partitions, Violations =  101501
Routed  33/36 Partitions, Violations =  105633
Routed  34/36 Partitions, Violations =  105960
Routed  35/36 Partitions, Violations =  107273
Routed  36/36 Partitions, Violations =  108493

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      108493
        Crossing top-cell boundary : 12
        Diff net spacing : 9365
        Diff net via-cut spacing : 2967
        Double pattern hard mask space : 16242
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 163
        Edge-line via spacing : 2
        End of line enclosure : 659
        Less than minimum area : 1166
        Less than minimum enclosed area : 23
        Less than minimum width : 67
        Local double pattern cycle : 1731
        Off-grid : 2403
        Protrusion length : 702
        Same net spacing : 2312
        Same net via-cut spacing : 243
        Short : 70430

[Iter 0] Elapsed real time: 0:06:34 
[Iter 0] Elapsed cpu  time: sys=0:00:06 usr=0:06:34 total=0:06:40
[Iter 0] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 0] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 0 with 36 parts

Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   108570
Routed  2/36 Partitions, Violations =   108669
Routed  3/36 Partitions, Violations =   108426
Routed  4/36 Partitions, Violations =   108338
Routed  5/36 Partitions, Violations =   108302
Routed  6/36 Partitions, Violations =   108378
Routed  7/36 Partitions, Violations =   108109
Routed  8/36 Partitions, Violations =   108197
Routed  9/36 Partitions, Violations =   107850
Routed  10/36 Partitions, Violations =  107951
Routed  11/36 Partitions, Violations =  108080
Routed  12/36 Partitions, Violations =  108044
Routed  13/36 Partitions, Violations =  108010
Routed  14/36 Partitions, Violations =  107798
Routed  15/36 Partitions, Violations =  108163
Routed  16/36 Partitions, Violations =  108563
Routed  17/36 Partitions, Violations =  108297
Routed  18/36 Partitions, Violations =  108342
Routed  19/36 Partitions, Violations =  108261
Routed  20/36 Partitions, Violations =  107881
Routed  21/36 Partitions, Violations =  107693
Routed  22/36 Partitions, Violations =  107249
Routed  23/36 Partitions, Violations =  106798
Routed  24/36 Partitions, Violations =  106739
Routed  25/36 Partitions, Violations =  106309
Routed  26/36 Partitions, Violations =  105880
Routed  27/36 Partitions, Violations =  105880
Routed  28/36 Partitions, Violations =  105884
Routed  29/36 Partitions, Violations =  105654
Routed  30/36 Partitions, Violations =  105513
Routed  31/36 Partitions, Violations =  105746
Routed  32/36 Partitions, Violations =  105362
Routed  33/36 Partitions, Violations =  105610
Routed  34/36 Partitions, Violations =  105405
Routed  35/36 Partitions, Violations =  105423
Routed  36/36 Partitions, Violations =  105208

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      105208
        Crossing top-cell boundary : 13
        Diff net spacing : 9429
        Diff net via-cut spacing : 2665
        Double pattern hard mask space : 16618
        Double pattern mask propagation end : 6
        Double pattern soft mask space : 169
        Edge-line via spacing : 3
        End of line enclosure : 690
        Less than minimum area : 1142
        Less than minimum enclosed area : 22
        Less than minimum width : 58
        Local double pattern cycle : 1748
        Off-grid : 2321
        Protrusion length : 676
        Same net spacing : 2259
        Same net via-cut spacing : 228
        Short : 67161

[Iter 1] Elapsed real time: 0:14:26 
[Iter 1] Elapsed cpu  time: sys=0:00:12 usr=0:14:26 total=0:14:39
[Iter 1] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 1] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 1 with 36 parts

Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   105210
Routed  2/36 Partitions, Violations =   105026
Routed  3/36 Partitions, Violations =   104868
Routed  4/36 Partitions, Violations =   104673
Routed  5/36 Partitions, Violations =   104601
Routed  6/36 Partitions, Violations =   104361
Routed  7/36 Partitions, Violations =   104475
Routed  8/36 Partitions, Violations =   104286
Routed  9/36 Partitions, Violations =   103978
Routed  10/36 Partitions, Violations =  103949
Routed  11/36 Partitions, Violations =  103738
Routed  12/36 Partitions, Violations =  104245
Routed  13/36 Partitions, Violations =  103937
Routed  14/36 Partitions, Violations =  104089
Routed  15/36 Partitions, Violations =  103808
Routed  16/36 Partitions, Violations =  103089
Routed  17/36 Partitions, Violations =  103231
Routed  18/36 Partitions, Violations =  103453
Routed  19/36 Partitions, Violations =  102816
Routed  20/36 Partitions, Violations =  102944
Routed  21/36 Partitions, Violations =  102626
Routed  22/36 Partitions, Violations =  102176
Routed  23/36 Partitions, Violations =  102159
Routed  24/36 Partitions, Violations =  101737
Routed  25/36 Partitions, Violations =  101059
Routed  26/36 Partitions, Violations =  100585
Routed  27/36 Partitions, Violations =  100677
Routed  28/36 Partitions, Violations =  100666
Routed  29/36 Partitions, Violations =  100661
Routed  30/36 Partitions, Violations =  100481
Routed  31/36 Partitions, Violations =  100230
Routed  32/36 Partitions, Violations =  99847
Routed  33/36 Partitions, Violations =  99849
Routed  34/36 Partitions, Violations =  99573
Routed  35/36 Partitions, Violations =  99192
Routed  36/36 Partitions, Violations =  99118

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99118
        Crossing top-cell boundary : 8
        Diff net spacing : 9982
        Diff net via-cut spacing : 2242
        Double pattern hard mask space : 16272
        Double pattern mask propagation end : 3
        Double pattern soft mask space : 176
        Edge-line via spacing : 2
        End of line enclosure : 628
        Less than minimum area : 1206
        Less than minimum enclosed area : 19
        Less than minimum width : 54
        Local double pattern cycle : 1753
        Off-grid : 2347
        Protrusion length : 712
        Same net spacing : 2212
        Same net via-cut spacing : 220
        Short : 61282

[Iter 2] Elapsed real time: 0:23:50 
[Iter 2] Elapsed cpu  time: sys=0:00:21 usr=0:23:50 total=0:24:12
[Iter 2] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 2] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 2 with 36 parts

Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   99554
Routed  2/36 Partitions, Violations =   99761
Routed  3/36 Partitions, Violations =   100155
Routed  4/36 Partitions, Violations =   99775
Routed  5/36 Partitions, Violations =   99772
Routed  6/36 Partitions, Violations =   99837
Routed  7/36 Partitions, Violations =   99992
Routed  8/36 Partitions, Violations =   99387
Routed  9/36 Partitions, Violations =   99768
Routed  10/36 Partitions, Violations =  99804
Routed  11/36 Partitions, Violations =  99806
Routed  12/36 Partitions, Violations =  100051
Routed  13/36 Partitions, Violations =  100047
Routed  14/36 Partitions, Violations =  99789
Routed  15/36 Partitions, Violations =  99645
Routed  16/36 Partitions, Violations =  99478
Routed  17/36 Partitions, Violations =  99432
Routed  18/36 Partitions, Violations =  99406
Routed  19/36 Partitions, Violations =  99315
Routed  20/36 Partitions, Violations =  99323
Routed  21/36 Partitions, Violations =  99331
Routed  22/36 Partitions, Violations =  99244
Routed  23/36 Partitions, Violations =  99616
Routed  24/36 Partitions, Violations =  99966
Routed  25/36 Partitions, Violations =  99617
Routed  26/36 Partitions, Violations =  99546
Routed  27/36 Partitions, Violations =  99490
Routed  28/36 Partitions, Violations =  99414
Routed  29/36 Partitions, Violations =  99980
Routed  30/36 Partitions, Violations =  100072
Routed  31/36 Partitions, Violations =  99874
Routed  32/36 Partitions, Violations =  99303
Routed  33/36 Partitions, Violations =  99224
Routed  34/36 Partitions, Violations =  99099
Routed  35/36 Partitions, Violations =  99049
Routed  36/36 Partitions, Violations =  98883

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      98883
        Crossing top-cell boundary : 9
        Diff net spacing : 10504
        Diff net via-cut spacing : 2150
        Double pattern hard mask space : 16362
        Double pattern mask propagation end : 10
        Double pattern soft mask space : 103
        Edge-line via spacing : 1
        End of line enclosure : 640
        Less than minimum area : 984
        Less than minimum enclosed area : 27
        Less than minimum width : 48
        Local double pattern cycle : 1711
        Off-grid : 2295
        Protrusion length : 630
        Same net spacing : 2198
        Same net via-cut spacing : 197
        Short : 61014

[Iter 3] Elapsed real time: 0:34:54 
[Iter 3] Elapsed cpu  time: sys=0:00:30 usr=0:34:56 total=0:35:26
[Iter 3] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 3] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 3 with 36 parts

Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   98470
Routed  2/36 Partitions, Violations =   98040
Routed  3/36 Partitions, Violations =   98147
Routed  4/36 Partitions, Violations =   98148
Routed  5/36 Partitions, Violations =   98130
Routed  6/36 Partitions, Violations =   97796
Routed  7/36 Partitions, Violations =   97629
Routed  8/36 Partitions, Violations =   97443
Routed  9/36 Partitions, Violations =   97652
Routed  10/36 Partitions, Violations =  97415
Routed  11/36 Partitions, Violations =  97446
Routed  12/36 Partitions, Violations =  97605
Routed  13/36 Partitions, Violations =  97580
Routed  14/36 Partitions, Violations =  96938
Routed  15/36 Partitions, Violations =  96914
Routed  16/36 Partitions, Violations =  96839
Routed  17/36 Partitions, Violations =  96734
Routed  18/36 Partitions, Violations =  96792
Routed  19/36 Partitions, Violations =  96717
Routed  20/36 Partitions, Violations =  96987
Routed  21/36 Partitions, Violations =  96984
Routed  22/36 Partitions, Violations =  96957
Routed  23/36 Partitions, Violations =  96705
Routed  24/36 Partitions, Violations =  96686
Routed  25/36 Partitions, Violations =  96627
Routed  26/36 Partitions, Violations =  96422
Routed  27/36 Partitions, Violations =  96198
Routed  28/36 Partitions, Violations =  95834
Routed  29/36 Partitions, Violations =  95668
Routed  30/36 Partitions, Violations =  94956
Routed  31/36 Partitions, Violations =  95202
Routed  32/36 Partitions, Violations =  94953
Routed  33/36 Partitions, Violations =  95068
Routed  34/36 Partitions, Violations =  94951
Routed  35/36 Partitions, Violations =  95017
Routed  36/36 Partitions, Violations =  94926

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94926
        Crossing top-cell boundary : 26
        Diff net spacing : 9771
        Diff net via-cut spacing : 2060
        Double pattern hard mask space : 16037
        Double pattern mask propagation end : 9
        Double pattern soft mask space : 161
        Edge-line via spacing : 7
        End of line enclosure : 543
        Less than minimum area : 1001
        Less than minimum enclosed area : 26
        Less than minimum width : 53
        Local double pattern cycle : 1687
        Off-grid : 2341
        Protrusion length : 662
        Same net spacing : 2246
        Same net via-cut spacing : 212
        Short : 58084

[Iter 4] Elapsed real time: 0:46:53 
[Iter 4] Elapsed cpu  time: sys=0:00:38 usr=0:46:56 total=0:47:35
[Iter 4] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 4] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 4 with 36 parts

Start DR iteration 5: uniform partition
Routed  1/42 Partitions, Violations =   95109
Routed  2/42 Partitions, Violations =   95209
Routed  3/42 Partitions, Violations =   95101
Routed  4/42 Partitions, Violations =   95494
Routed  5/42 Partitions, Violations =   95428
Routed  6/42 Partitions, Violations =   95557
Routed  7/42 Partitions, Violations =   95895
Routed  8/42 Partitions, Violations =   96078
Routed  9/42 Partitions, Violations =   96258
Routed  10/42 Partitions, Violations =  96237
Routed  11/42 Partitions, Violations =  96276
Routed  12/42 Partitions, Violations =  96168
Routed  13/42 Partitions, Violations =  96403
Routed  14/42 Partitions, Violations =  96447
Routed  15/42 Partitions, Violations =  96616
Routed  16/42 Partitions, Violations =  96609
Routed  17/42 Partitions, Violations =  96649
Routed  18/42 Partitions, Violations =  96739
Routed  19/42 Partitions, Violations =  97359
Routed  20/42 Partitions, Violations =  97191
Routed  21/42 Partitions, Violations =  97191
Routed  22/42 Partitions, Violations =  97179
Routed  23/42 Partitions, Violations =  97072
Routed  24/42 Partitions, Violations =  97202
Routed  25/42 Partitions, Violations =  97307
Routed  26/42 Partitions, Violations =  97360
Routed  27/42 Partitions, Violations =  97627
Routed  28/42 Partitions, Violations =  97667
Routed  29/42 Partitions, Violations =  97498
Routed  30/42 Partitions, Violations =  97895
Routed  31/42 Partitions, Violations =  98077
Routed  32/42 Partitions, Violations =  97946
Routed  33/42 Partitions, Violations =  98006
Routed  34/42 Partitions, Violations =  98053
Routed  35/42 Partitions, Violations =  98037
Routed  36/42 Partitions, Violations =  97895
Routed  37/42 Partitions, Violations =  98127
Routed  38/42 Partitions, Violations =  98250
Routed  39/42 Partitions, Violations =  98218
Routed  40/42 Partitions, Violations =  98216
Routed  41/42 Partitions, Violations =  98276
Routed  42/42 Partitions, Violations =  98331

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      98331
        Crossing top-cell boundary : 16
        Diff net spacing : 10227
        Diff net via-cut spacing : 2188
        Double pattern hard mask space : 16767
        Double pattern mask propagation end : 15
        Double pattern soft mask space : 200
        Edge-line via spacing : 2
        End of line enclosure : 569
        Less than minimum area : 1068
        Less than minimum enclosed area : 20
        Less than minimum width : 63
        Local double pattern cycle : 1662
        Off-grid : 2372
        Protrusion length : 628
        Same net spacing : 2138
        Same net via-cut spacing : 190
        Short : 60206

[Iter 5] Elapsed real time: 1:00:20 
[Iter 5] Elapsed cpu  time: sys=0:00:48 usr=1:00:26 total=1:01:14
[Iter 5] Stage (MB): Used   73  Alloctr   73  Proc    0 
[Iter 5] Total (MB): Used  115  Alloctr  116  Proc 5413 

End DR iteration 5 with 42 parts

Start DR iteration 6: uniform partition
Routed  1/49 Partitions, Violations =   98485
Routed  2/49 Partitions, Violations =   98532
Routed  3/49 Partitions, Violations =   98425
Routed  4/49 Partitions, Violations =   98277
Routed  5/49 Partitions, Violations =   98338
Routed  6/49 Partitions, Violations =   98654
Routed  7/49 Partitions, Violations =   98800
Routed  8/49 Partitions, Violations =   99012
Routed  9/49 Partitions, Violations =   99104
Routed  10/49 Partitions, Violations =  98994
Routed  11/49 Partitions, Violations =  98621
Routed  12/49 Partitions, Violations =  98861
Routed  13/49 Partitions, Violations =  99147
Routed  14/49 Partitions, Violations =  99167
Routed  15/49 Partitions, Violations =  99215
Routed  16/49 Partitions, Violations =  98998
Routed  17/49 Partitions, Violations =  98912
Routed  18/49 Partitions, Violations =  98723
Routed  19/49 Partitions, Violations =  99046
Routed  20/49 Partitions, Violations =  98923
Routed  21/49 Partitions, Violations =  99021
Routed  22/49 Partitions, Violations =  99139
Routed  23/49 Partitions, Violations =  99519
Routed  24/49 Partitions, Violations =  99682
Routed  25/49 Partitions, Violations =  99596
Routed  26/49 Partitions, Violations =  99987
Routed  27/49 Partitions, Violations =  99932
Routed  28/49 Partitions, Violations =  99851
Routed  29/49 Partitions, Violations =  99784
Routed  30/49 Partitions, Violations =  99866
Routed  31/49 Partitions, Violations =  99816
Routed  32/49 Partitions, Violations =  99577
Routed  33/49 Partitions, Violations =  99496
Routed  34/49 Partitions, Violations =  99320
Routed  35/49 Partitions, Violations =  99458
Routed  36/49 Partitions, Violations =  99751
Routed  37/49 Partitions, Violations =  99737
Routed  38/49 Partitions, Violations =  99662
Routed  39/49 Partitions, Violations =  100027
Routed  40/49 Partitions, Violations =  100015
Routed  41/49 Partitions, Violations =  99876
Routed  42/49 Partitions, Violations =  99839
Routed  43/49 Partitions, Violations =  99939
Routed  44/49 Partitions, Violations =  99989
Routed  45/49 Partitions, Violations =  99915
Routed  46/49 Partitions, Violations =  99857
Routed  47/49 Partitions, Violations =  99728
Routed  48/49 Partitions, Violations =  99917
Routed  49/49 Partitions, Violations =  99918

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99918
        Crossing top-cell boundary : 20
        Diff net spacing : 10268
        Diff net via-cut spacing : 2266
        Double pattern hard mask space : 15556
        Double pattern mask propagation end : 4
        Double pattern soft mask space : 152
        Edge-line via spacing : 4
        End of line enclosure : 660
        Less than minimum area : 1181
        Less than minimum enclosed area : 29
        Less than minimum width : 32
        Local double pattern cycle : 1740
        Off-grid : 2441
        Protrusion length : 749
        Same net spacing : 2218
        Same net via-cut spacing : 211
        Short : 62387

[Iter 6] Elapsed real time: 1:16:42 
[Iter 6] Elapsed cpu  time: sys=0:01:00 usr=1:16:52 total=1:17:52
[Iter 6] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 6] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 6 with 49 parts

Start DR iteration 7: uniform partition
Routed  1/49 Partitions, Violations =   100515
Routed  2/49 Partitions, Violations =   100675
Routed  3/49 Partitions, Violations =   100861
Routed  4/49 Partitions, Violations =   100467
Routed  5/49 Partitions, Violations =   100395
Routed  6/49 Partitions, Violations =   100701
Routed  7/49 Partitions, Violations =   100640
Routed  8/49 Partitions, Violations =   100157
Routed  9/49 Partitions, Violations =   100262
Routed  10/49 Partitions, Violations =  100454
Routed  11/49 Partitions, Violations =  100188
Routed  12/49 Partitions, Violations =  100165
Routed  13/49 Partitions, Violations =  100749
Routed  14/49 Partitions, Violations =  100698
Routed  15/49 Partitions, Violations =  101165
Routed  16/49 Partitions, Violations =  100748
Routed  17/49 Partitions, Violations =  100667
Routed  18/49 Partitions, Violations =  100417
Routed  19/49 Partitions, Violations =  99803
Routed  20/49 Partitions, Violations =  99786
Routed  21/49 Partitions, Violations =  99516
Routed  22/49 Partitions, Violations =  99263
Routed  23/49 Partitions, Violations =  99354
Routed  24/49 Partitions, Violations =  99113
Routed  25/49 Partitions, Violations =  98932
Routed  26/49 Partitions, Violations =  99047
Routed  27/49 Partitions, Violations =  99168
Routed  28/49 Partitions, Violations =  99143
Routed  29/49 Partitions, Violations =  98949
Routed  30/49 Partitions, Violations =  99104
Routed  31/49 Partitions, Violations =  99091
Routed  32/49 Partitions, Violations =  99176
Routed  33/49 Partitions, Violations =  99245
Routed  34/49 Partitions, Violations =  99555
Routed  35/49 Partitions, Violations =  99460
Routed  36/49 Partitions, Violations =  99650
Routed  37/49 Partitions, Violations =  99467
Routed  38/49 Partitions, Violations =  99449
Routed  39/49 Partitions, Violations =  99435
Routed  40/49 Partitions, Violations =  99552
Routed  41/49 Partitions, Violations =  99214
Routed  42/49 Partitions, Violations =  99052
Routed  43/49 Partitions, Violations =  99266
Routed  44/49 Partitions, Violations =  99232
Routed  45/49 Partitions, Violations =  99141
Routed  46/49 Partitions, Violations =  99223
Routed  47/49 Partitions, Violations =  99123
Routed  48/49 Partitions, Violations =  99221
Routed  49/49 Partitions, Violations =  99241

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99241
        Crossing top-cell boundary : 18
        Diff net spacing : 9809
        Diff net via-cut spacing : 2312
        Double pattern hard mask space : 15735
        Double pattern mask propagation end : 2
        Double pattern soft mask space : 170
        Edge-line via spacing : 2
        End of line enclosure : 609
        Less than minimum area : 1247
        Less than minimum enclosed area : 24
        Less than minimum width : 54
        Local double pattern cycle : 1661
        Off-grid : 2462
        Protrusion length : 681
        Same net spacing : 2201
        Same net via-cut spacing : 224
        Short : 62030

[Iter 7] Elapsed real time: 1:34:47 
[Iter 7] Elapsed cpu  time: sys=0:01:12 usr=1:35:00 total=1:36:12
[Iter 7] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 7] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 7 with 49 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    98064
Checked 2/4 Partitions, Violations =    98212
Checked 3/4 Partitions, Violations =    98908
Checked 4/4 Partitions, Violations =    99530

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    99531
Checked 2/4 Partitions, Violations =    99531
Checked 3/4 Partitions, Violations =    99532
Checked 4/4 Partitions, Violations =    99533
[DRC CHECK] Elapsed real time: 1:34:57 
[DRC CHECK] Elapsed cpu  time: sys=0:01:12 usr=1:35:10 total=1:36:23
[DRC CHECK] Stage (MB): Used   72  Alloctr   75  Proc    0 
[DRC CHECK] Total (MB): Used  113  Alloctr  117  Proc 5413 
Start DR iteration 8: uniform partition
Routed  1/49 Partitions, Violations =   99806
Routed  2/49 Partitions, Violations =   100238
Routed  3/49 Partitions, Violations =   100979
Routed  4/49 Partitions, Violations =   101215
Routed  5/49 Partitions, Violations =   100615
Routed  6/49 Partitions, Violations =   100540
Routed  7/49 Partitions, Violations =   100253
Routed  8/49 Partitions, Violations =   100288
Routed  9/49 Partitions, Violations =   100616
Routed  10/49 Partitions, Violations =  100455
Routed  11/49 Partitions, Violations =  100468
Routed  12/49 Partitions, Violations =  100152
Routed  13/49 Partitions, Violations =  100889
Routed  14/49 Partitions, Violations =  100863
Routed  15/49 Partitions, Violations =  101670
Routed  16/49 Partitions, Violations =  102244
Routed  17/49 Partitions, Violations =  102313
Routed  18/49 Partitions, Violations =  102481
Routed  19/49 Partitions, Violations =  101904
Routed  20/49 Partitions, Violations =  101967
Routed  21/49 Partitions, Violations =  101801
Routed  22/49 Partitions, Violations =  101570
Routed  23/49 Partitions, Violations =  101558
Routed  24/49 Partitions, Violations =  101301
Routed  25/49 Partitions, Violations =  101064
Routed  26/49 Partitions, Violations =  101091
Routed  27/49 Partitions, Violations =  101173
Routed  28/49 Partitions, Violations =  101121
Routed  29/49 Partitions, Violations =  100822
Routed  30/49 Partitions, Violations =  100797
Routed  31/49 Partitions, Violations =  100547
Routed  32/49 Partitions, Violations =  100555
Routed  33/49 Partitions, Violations =  100859
Routed  34/49 Partitions, Violations =  101091
Routed  35/49 Partitions, Violations =  101015
Routed  36/49 Partitions, Violations =  101140
Routed  37/49 Partitions, Violations =  100960
Routed  38/49 Partitions, Violations =  100941
Routed  39/49 Partitions, Violations =  101074
Routed  40/49 Partitions, Violations =  101360
Routed  41/49 Partitions, Violations =  101320
Routed  42/49 Partitions, Violations =  101241
Routed  43/49 Partitions, Violations =  101451
Routed  44/49 Partitions, Violations =  101961
Routed  45/49 Partitions, Violations =  101338
Routed  46/49 Partitions, Violations =  101398
Routed  47/49 Partitions, Violations =  101477
Routed  48/49 Partitions, Violations =  101156
Routed  49/49 Partitions, Violations =  101199

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      101199
        Crossing top-cell boundary : 40
        Diff net spacing : 10718
        Diff net via-cut spacing : 2304
        Double pattern hard mask space : 15586
        Double pattern soft mask space : 84
        Edge-line via spacing : 1
        End of line enclosure : 620
        Less than minimum area : 1067
        Less than minimum enclosed area : 25
        Less than minimum width : 37
        Local double pattern cycle : 1719
        Off-grid : 2352
        Protrusion length : 661
        Same net spacing : 2225
        Same net via-cut spacing : 206
        Short : 63554

[Iter 8] Elapsed real time: 1:53:23 
[Iter 8] Elapsed cpu  time: sys=0:01:26 usr=1:53:40 total=1:55:06
[Iter 8] Stage (MB): Used   75  Alloctr   75  Proc    0 
[Iter 8] Total (MB): Used  117  Alloctr  118  Proc 5413 

End DR iteration 8 with 49 parts

Start DR iteration 9: uniform partition
Routed  1/49 Partitions, Violations =   101599
Routed  2/49 Partitions, Violations =   101216
Routed  3/49 Partitions, Violations =   101179
Routed  4/49 Partitions, Violations =   101181
Routed  5/49 Partitions, Violations =   100666
Routed  6/49 Partitions, Violations =   100425
Routed  7/49 Partitions, Violations =   100732
Routed  8/49 Partitions, Violations =   100850
Routed  9/49 Partitions, Violations =   100670
Routed  10/49 Partitions, Violations =  100611
Routed  11/49 Partitions, Violations =  100250
Routed  12/49 Partitions, Violations =  100412
Routed  13/49 Partitions, Violations =  100371
Routed  14/49 Partitions, Violations =  100234
Routed  15/49 Partitions, Violations =  100138
Routed  16/49 Partitions, Violations =  100078
Routed  17/49 Partitions, Violations =  99540
Routed  18/49 Partitions, Violations =  99490
Routed  19/49 Partitions, Violations =  99462
Routed  20/49 Partitions, Violations =  99432
Routed  21/49 Partitions, Violations =  99287
Routed  22/49 Partitions, Violations =  99208
Routed  23/49 Partitions, Violations =  98880
Routed  24/49 Partitions, Violations =  98786
Routed  25/49 Partitions, Violations =  99048
Routed  26/49 Partitions, Violations =  98928
Routed  27/49 Partitions, Violations =  98871
Routed  28/49 Partitions, Violations =  98930
Routed  29/49 Partitions, Violations =  98976
Routed  30/49 Partitions, Violations =  99082
Routed  31/49 Partitions, Violations =  98719
Routed  32/49 Partitions, Violations =  98396
Routed  33/49 Partitions, Violations =  98404
Routed  34/49 Partitions, Violations =  97622
Routed  35/49 Partitions, Violations =  97542
Routed  36/49 Partitions, Violations =  97426
Routed  37/49 Partitions, Violations =  97389
Routed  38/49 Partitions, Violations =  97046
Routed  39/49 Partitions, Violations =  97045
Routed  40/49 Partitions, Violations =  97011
Routed  41/49 Partitions, Violations =  96817
Routed  42/49 Partitions, Violations =  96629
Routed  43/49 Partitions, Violations =  96429
Routed  44/49 Partitions, Violations =  96536
Routed  45/49 Partitions, Violations =  96528
Routed  46/49 Partitions, Violations =  96035
Routed  47/49 Partitions, Violations =  96187
Routed  48/49 Partitions, Violations =  95979
Routed  49/49 Partitions, Violations =  96007

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      96007
        Crossing top-cell boundary : 38
        Diff net spacing : 10399
        Diff net via-cut spacing : 2105
        Double pattern hard mask space : 15021
        Double pattern soft mask space : 86
        Edge-line via spacing : 1
        End of line enclosure : 561
        Less than minimum area : 1011
        Less than minimum enclosed area : 25
        Less than minimum width : 44
        Local double pattern cycle : 1713
        Off-grid : 2383
        Protrusion length : 694
        Same net spacing : 2256
        Same net via-cut spacing : 200
        Short : 59470

[Iter 9] Elapsed real time: 2:14:55 
[Iter 9] Elapsed cpu  time: sys=0:01:42 usr=2:15:15 total=2:16:57
[Iter 9] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 9] Total (MB): Used  116  Alloctr  118  Proc 5413 

End DR iteration 9 with 49 parts

Start DR iteration 10: uniform partition
Routed  1/36 Partitions, Violations =   95917
Routed  2/36 Partitions, Violations =   95866
Routed  3/36 Partitions, Violations =   95928
Routed  4/36 Partitions, Violations =   96080
Routed  5/36 Partitions, Violations =   96022
Routed  6/36 Partitions, Violations =   96215
Routed  7/36 Partitions, Violations =   96426
Routed  8/36 Partitions, Violations =   96362
Routed  9/36 Partitions, Violations =   96296
Routed  10/36 Partitions, Violations =  96201
Routed  11/36 Partitions, Violations =  95863
Routed  12/36 Partitions, Violations =  95784
Routed  13/36 Partitions, Violations =  95598
Routed  14/36 Partitions, Violations =  95449
Routed  15/36 Partitions, Violations =  95364
Routed  16/36 Partitions, Violations =  95050
Routed  17/36 Partitions, Violations =  94843
Routed  18/36 Partitions, Violations =  94871
Routed  19/36 Partitions, Violations =  95074
Routed  20/36 Partitions, Violations =  95233
Routed  21/36 Partitions, Violations =  95496
Routed  22/36 Partitions, Violations =  95603
Routed  23/36 Partitions, Violations =  95271
Routed  24/36 Partitions, Violations =  95038
Routed  25/36 Partitions, Violations =  94882
Routed  26/36 Partitions, Violations =  94963
Routed  27/36 Partitions, Violations =  94674
Routed  28/36 Partitions, Violations =  94134
Routed  29/36 Partitions, Violations =  94294
Routed  30/36 Partitions, Violations =  94154
Routed  31/36 Partitions, Violations =  94066
Routed  32/36 Partitions, Violations =  94087
Routed  33/36 Partitions, Violations =  93695
Routed  34/36 Partitions, Violations =  93517
Routed  35/36 Partitions, Violations =  93485
Routed  36/36 Partitions, Violations =  93497

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93497
        Crossing top-cell boundary : 51
        Diff net spacing : 9586
        Diff net via-cut spacing : 1998
        Double pattern hard mask space : 14609
        Double pattern soft mask space : 182
        Edge-line via spacing : 1
        End of line enclosure : 549
        Less than minimum area : 1091
        Less than minimum enclosed area : 27
        Less than minimum width : 32
        Local double pattern cycle : 1788
        Off-grid : 2499
        Protrusion length : 659
        Same net spacing : 2349
        Same net via-cut spacing : 199
        Short : 57877

[Iter 10] Elapsed real time: 2:29:46 
[Iter 10] Elapsed cpu  time: sys=0:01:53 usr=2:30:08 total=2:32:01
[Iter 10] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 10] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 10 with 36 parts

Start DR iteration 11: uniform partition
Routed  1/36 Partitions, Violations =   93619
Routed  2/36 Partitions, Violations =   93672
Routed  3/36 Partitions, Violations =   93676
Routed  4/36 Partitions, Violations =   94126
Routed  5/36 Partitions, Violations =   94130
Routed  6/36 Partitions, Violations =   93903
Routed  7/36 Partitions, Violations =   94154
Routed  8/36 Partitions, Violations =   94142
Routed  9/36 Partitions, Violations =   94414
Routed  10/36 Partitions, Violations =  94693
Routed  11/36 Partitions, Violations =  94727
Routed  12/36 Partitions, Violations =  94819
Routed  13/36 Partitions, Violations =  94824
Routed  14/36 Partitions, Violations =  95012
Routed  15/36 Partitions, Violations =  95243
Routed  16/36 Partitions, Violations =  95512
Routed  17/36 Partitions, Violations =  95423
Routed  18/36 Partitions, Violations =  95662
Routed  19/36 Partitions, Violations =  95966
Routed  20/36 Partitions, Violations =  95659
Routed  21/36 Partitions, Violations =  95264
Routed  22/36 Partitions, Violations =  95139
Routed  23/36 Partitions, Violations =  95182
Routed  24/36 Partitions, Violations =  95193
Routed  25/36 Partitions, Violations =  95249
Routed  26/36 Partitions, Violations =  95117
Routed  27/36 Partitions, Violations =  95046
Routed  28/36 Partitions, Violations =  95069
Routed  29/36 Partitions, Violations =  94970
Routed  30/36 Partitions, Violations =  94889
Routed  31/36 Partitions, Violations =  95250
Routed  32/36 Partitions, Violations =  95185
Routed  33/36 Partitions, Violations =  95012
Routed  34/36 Partitions, Violations =  94982
Routed  35/36 Partitions, Violations =  94857
Routed  36/36 Partitions, Violations =  94793

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94793
        Crossing top-cell boundary : 40
        Diff net spacing : 9675
        Diff net via-cut spacing : 2102
        Double pattern hard mask space : 14466
        Double pattern soft mask space : 167
        Edge-line via spacing : 3
        End of line enclosure : 629
        Less than minimum area : 1156
        Less than minimum enclosed area : 27
        Less than minimum width : 22
        Local double pattern cycle : 1827
        Off-grid : 2417
        Protrusion length : 623
        Same net spacing : 2315
        Same net via-cut spacing : 189
        Short : 59135

[Iter 11] Elapsed real time: 2:45:49 
[Iter 11] Elapsed cpu  time: sys=0:02:05 usr=2:46:13 total=2:48:19
[Iter 11] Stage (MB): Used   74  Alloctr   75  Proc    0 
[Iter 11] Total (MB): Used  116  Alloctr  118  Proc 5413 

End DR iteration 11 with 36 parts

Start DR iteration 12: uniform partition
Routed  1/36 Partitions, Violations =   94718
Routed  2/36 Partitions, Violations =   94595
Routed  3/36 Partitions, Violations =   94558
Routed  4/36 Partitions, Violations =   94317
Routed  5/36 Partitions, Violations =   94614
Routed  6/36 Partitions, Violations =   94982
Routed  7/36 Partitions, Violations =   94878
Routed  8/36 Partitions, Violations =   94859
Routed  9/36 Partitions, Violations =   94964
Routed  10/36 Partitions, Violations =  95032
Routed  11/36 Partitions, Violations =  95038
Routed  12/36 Partitions, Violations =  95213
Routed  13/36 Partitions, Violations =  95224
Routed  14/36 Partitions, Violations =  94762
Routed  15/36 Partitions, Violations =  94788
Routed  16/36 Partitions, Violations =  94890
Routed  17/36 Partitions, Violations =  94741
Routed  18/36 Partitions, Violations =  95156
Routed  19/36 Partitions, Violations =  94903
Routed  20/36 Partitions, Violations =  94729
Routed  21/36 Partitions, Violations =  94830
Routed  22/36 Partitions, Violations =  94630
Routed  23/36 Partitions, Violations =  94708
Routed  24/36 Partitions, Violations =  94459
Routed  25/36 Partitions, Violations =  94239
Routed  26/36 Partitions, Violations =  94443
Routed  27/36 Partitions, Violations =  94374
Routed  28/36 Partitions, Violations =  94337
Routed  29/36 Partitions, Violations =  94141
Routed  30/36 Partitions, Violations =  93984
Routed  31/36 Partitions, Violations =  93865
Routed  32/36 Partitions, Violations =  93988
Routed  33/36 Partitions, Violations =  93952
Routed  34/36 Partitions, Violations =  94032
Routed  35/36 Partitions, Violations =  93793
Routed  36/36 Partitions, Violations =  93996

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      93996
        Crossing top-cell boundary : 27
        Diff net spacing : 10153
        Diff net via-cut spacing : 2009
        Double pattern hard mask space : 14265
        Double pattern soft mask space : 151
        Edge-line via spacing : 4
        End of line enclosure : 629
        Less than minimum area : 1174
        Less than minimum enclosed area : 23
        Less than minimum width : 42
        Local double pattern cycle : 1805
        Off-grid : 2557
        Protrusion length : 757
        Same net spacing : 2342
        Same net via-cut spacing : 189
        Short : 57869

[Iter 12] Elapsed real time: 3:05:19 
[Iter 12] Elapsed cpu  time: sys=0:02:20 usr=3:05:46 total=3:08:06
[Iter 12] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 12] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 12 with 36 parts

Start DR iteration 13: uniform partition
Routed  1/36 Partitions, Violations =   93844
Routed  2/36 Partitions, Violations =   94361
Routed  3/36 Partitions, Violations =   94413
Routed  4/36 Partitions, Violations =   94528
Routed  5/36 Partitions, Violations =   94403
Routed  6/36 Partitions, Violations =   94880
Routed  7/36 Partitions, Violations =   94805
Routed  8/36 Partitions, Violations =   94893
Routed  9/36 Partitions, Violations =   95135
Routed  10/36 Partitions, Violations =  94895
Routed  11/36 Partitions, Violations =  95035
Routed  12/36 Partitions, Violations =  94946
Routed  13/36 Partitions, Violations =  94812
Routed  14/36 Partitions, Violations =  94962
Routed  15/36 Partitions, Violations =  95047
Routed  16/36 Partitions, Violations =  94865
Routed  17/36 Partitions, Violations =  95028
Routed  18/36 Partitions, Violations =  95033
Routed  19/36 Partitions, Violations =  95122
Routed  20/36 Partitions, Violations =  94796
Routed  21/36 Partitions, Violations =  94519
Routed  22/36 Partitions, Violations =  94204
Routed  23/36 Partitions, Violations =  94329
Routed  24/36 Partitions, Violations =  94287
Routed  25/36 Partitions, Violations =  94476
Routed  26/36 Partitions, Violations =  94217
Routed  27/36 Partitions, Violations =  94082
Routed  28/36 Partitions, Violations =  94282
Routed  29/36 Partitions, Violations =  93855
Routed  30/36 Partitions, Violations =  93868
Routed  31/36 Partitions, Violations =  94108
Routed  32/36 Partitions, Violations =  94190
Routed  33/36 Partitions, Violations =  94163
Routed  34/36 Partitions, Violations =  94177
Routed  35/36 Partitions, Violations =  94303
Routed  36/36 Partitions, Violations =  94460

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      94460
        Crossing top-cell boundary : 43
        Diff net spacing : 9921
        Diff net via-cut spacing : 2046
        Double pattern hard mask space : 13896
        Double pattern soft mask space : 164
        Edge-line via spacing : 1
        End of line enclosure : 655
        Less than minimum area : 1160
        Less than minimum enclosed area : 35
        Less than minimum width : 29
        Local double pattern cycle : 1876
        Off-grid : 2453
        Protrusion length : 717
        Same net spacing : 2423
        Same net via-cut spacing : 211
        Short : 58830

[Iter 13] Elapsed real time: 3:25:18 
[Iter 13] Elapsed cpu  time: sys=0:02:34 usr=3:25:48 total=3:28:23
[Iter 13] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 13] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 13 with 36 parts

Start DR iteration 14: uniform partition
Routed  1/36 Partitions, Violations =   94394
Routed  2/36 Partitions, Violations =   94305
Routed  3/36 Partitions, Violations =   94629
Routed  4/36 Partitions, Violations =   94622
Routed  5/36 Partitions, Violations =   94521
Routed  6/36 Partitions, Violations =   94651
Routed  7/36 Partitions, Violations =   94517
Routed  8/36 Partitions, Violations =   94533
Routed  9/36 Partitions, Violations =   94637
Routed  10/36 Partitions, Violations =  94325
Routed  11/36 Partitions, Violations =  94227
Routed  12/36 Partitions, Violations =  94258
Routed  13/36 Partitions, Violations =  94449
Routed  14/36 Partitions, Violations =  94422
Routed  15/36 Partitions, Violations =  94303
Routed  16/36 Partitions, Violations =  94375
Routed  17/36 Partitions, Violations =  94541
Routed  18/36 Partitions, Violations =  94388
Routed  19/36 Partitions, Violations =  94752
Routed  20/36 Partitions, Violations =  94468
Routed  21/36 Partitions, Violations =  94077
Routed  22/36 Partitions, Violations =  93779
Routed  23/36 Partitions, Violations =  93280
Routed  24/36 Partitions, Violations =  93062
Routed  25/36 Partitions, Violations =  92896
Routed  26/36 Partitions, Violations =  92837
Routed  27/36 Partitions, Violations =  92599
Routed  28/36 Partitions, Violations =  92081
Routed  29/36 Partitions, Violations =  92011
Routed  30/36 Partitions, Violations =  91504
Routed  31/36 Partitions, Violations =  91434
Routed  32/36 Partitions, Violations =  91143
Routed  33/36 Partitions, Violations =  91424
Routed  34/36 Partitions, Violations =  91348
Routed  35/36 Partitions, Violations =  91456
Routed  36/36 Partitions, Violations =  91657

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      91657
        Crossing top-cell boundary : 43
        Diff net spacing : 9551
        Diff net via-cut spacing : 1932
        Double pattern hard mask space : 13945
        Double pattern soft mask space : 152
        Edge-line via spacing : 2
        End of line enclosure : 608
        Less than minimum area : 1112
        Less than minimum enclosed area : 26
        Less than minimum width : 39
        Local double pattern cycle : 1925
        Off-grid : 2411
        Protrusion length : 717
        Same net spacing : 2479
        Same net via-cut spacing : 197
        Short : 56518

[Iter 14] Elapsed real time: 3:46:56 
[Iter 14] Elapsed cpu  time: sys=0:02:50 usr=3:47:31 total=3:50:21
[Iter 14] Stage (MB): Used   74  Alloctr   74  Proc    0 
[Iter 14] Total (MB): Used  116  Alloctr  117  Proc 5413 

End DR iteration 14 with 36 parts

Start DR iteration 15: uniform partition
Routed  1/42 Partitions, Violations =   91703
Routed  2/42 Partitions, Violations =   91776
Routed  3/42 Partitions, Violations =   91710
Routed  4/42 Partitions, Violations =   91625
Routed  5/42 Partitions, Violations =   91627
Routed  6/42 Partitions, Violations =   91791
Routed  7/42 Partitions, Violations =   91916
Routed  8/42 Partitions, Violations =   91996
Routed  9/42 Partitions, Violations =   91952
Routed  10/42 Partitions, Violations =  92005
Routed  11/42 Partitions, Violations =  91745
Routed  12/42 Partitions, Violations =  91739
Routed  13/42 Partitions, Violations =  91747
Routed  14/42 Partitions, Violations =  91615
Routed  15/42 Partitions, Violations =  91556
Routed  16/42 Partitions, Violations =  91576
Routed  17/42 Partitions, Violations =  91596
Routed  18/42 Partitions, Violations =  91898
Routed  19/42 Partitions, Violations =  91649
Routed  20/42 Partitions, Violations =  91617
Routed  21/42 Partitions, Violations =  91660
Routed  22/42 Partitions, Violations =  91737
Routed  23/42 Partitions, Violations =  91690
Routed  24/42 Partitions, Violations =  91812
Routed  25/42 Partitions, Violations =  92021
Routed  26/42 Partitions, Violations =  91890
Routed  27/42 Partitions, Violations =  91856
Routed  28/42 Partitions, Violations =  91823
Routed  29/42 Partitions, Violations =  91588
Routed  30/42 Partitions, Violations =  91592
Routed  31/42 Partitions, Violations =  91618
Routed  32/42 Partitions, Violations =  91319
Routed  33/42 Partitions, Violations =  91116
Routed  34/42 Partitions, Violations =  91015
Routed  35/42 Partitions, Violations =  91090
Routed  36/42 Partitions, Violations =  90869
Routed  37/42 Partitions, Violations =  90926
Routed  38/42 Partitions, Violations =  90754
Routed  39/42 Partitions, Violations =  90725
Routed  40/42 Partitions, Violations =  90495
Routed  41/42 Partitions, Violations =  90589
Routed  42/42 Partitions, Violations =  90610

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      90610
        Crossing top-cell boundary : 41
        Diff net spacing : 9836
        Diff net via-cut spacing : 1875
        Double pattern hard mask space : 13630
        Double pattern soft mask space : 153
        Edge-line via spacing : 1
        End of line enclosure : 568
        Less than minimum area : 1159
        Less than minimum enclosed area : 18
        Less than minimum width : 43
        Local double pattern cycle : 1943
        Off-grid : 2568
        Protrusion length : 756
        Same net spacing : 2540
        Same net via-cut spacing : 214
        Short : 55265

[Iter 15] Elapsed real time: 4:10:28 
[Iter 15] Elapsed cpu  time: sys=0:03:07 usr=4:11:06 total=4:14:13
[Iter 15] Stage (MB): Used   73  Alloctr   74  Proc    0 
[Iter 15] Total (MB): Used  115  Alloctr  117  Proc 5413 

End DR iteration 15 with 42 parts

Stop DR since not converging

Information: Filtered 38519 drcs of internal-only type. (ZRT-323)
Information: Discarded 61 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 4:10:28 
[DR] Elapsed cpu  time: sys=0:03:07 usr=4:11:06 total=4:14:14
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   53  Alloctr   54  Proc 5413 
[DR: Done] Elapsed real time: 4:10:28 
[DR: Done] Elapsed cpu  time: sys=0:03:07 usr=4:11:06 total=4:14:14
[DR: Done] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR: Done] Total (MB): Used   53  Alloctr   54  Proc 5413 

DR finished with 1 open nets, of which 0 are frozen
Information: Merged away 60544 aligned/redundant DRCs. (ZRT-305)

DR finished with 30066 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30066
        Crossing top-cell boundary : 32
        Diff net spacing : 3471
        Diff net via-cut spacing : 1873
        Double pattern hard mask space : 4531
        Double pattern soft mask space : 128
        Edge-line via spacing : 1
        End of line enclosure : 545
        Less than minimum area : 1159
        Less than minimum enclosed area : 18
        Less than minimum width : 22
        Local double pattern cycle : 1029
        Off-grid : 2185
        Protrusion length : 342
        Same net spacing : 1277
        Same net via-cut spacing : 212
        Short : 13241



Total Wire Length =                    13385 micron
Total Number of Contacts =             19823
Total Number of Wires =                24832
Total Number of PtConns =              7033
Total Number of Routed Wires =       24832
Total Routed Wire Length =           11983 micron
Total Number of Routed Contacts =       19823
        Layer                 M1 :        812 micron
        Layer                 M2 :       2712 micron
        Layer                 M3 :       2224 micron
        Layer                 M4 :       3387 micron
        Layer                 M5 :       2992 micron
        Layer                 M6 :        966 micron
        Layer                 M7 :        290 micron
        Layer                 M8 :          2 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via       VIA78SQ_C(rot) :          1
        Via            VIA67SQ_C :         46
        Via       VIA67SQ_C(rot) :          6
        Via              VIA67SQ :         16
        Via         VIA67SQ(rot) :         46
        Via        VIA67SQ_C_1x2 :          1
        Via        VIA67SQ_C_2x1 :          4
        Via            VIA56SQ_C :        365
        Via       VIA56SQ_C(rot) :         50
        Via              VIA56SQ :        228
        Via          VIA56SQ_1x2 :          1
        Via          VIA56SQ_2x1 :         19
        Via         VIA45SQ(rot) :       2667
        Via            VIA34SQ_C :        467
        Via       VIA34SQ_C(rot) :       3747
        Via          VIA34BAR1_C :          4
        Via          VIA34BAR2_C :          5
        Via            VIA34LG_C :          2
        Via              VIA34SQ :         13
        Via         VIA34SQ(rot) :        257
        Via     VIA3_34SQ_C(rot) :          2
        Via            VIA3_34SQ :          3
        Via       VIA3_34SQ(rot) :         18
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via            VIA23SQ_C :       4831
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23BAR1_C :         62
        Via          VIA23BAR2_C :         22
        Via     VIA23BAR2_C(rot) :          1
        Via            VIA23LG_C :          1
        Via              VIA23SQ :         89
        Via         VIA23SQ(rot) :         39
        Via       VIA23BAR1(rot) :          1
        Via          VIA2_33SQ_C :        278
        Via          VIA23_3SQ_C :         29
        Via        VIA2_33_3SQ_C :         10
        Via     VIA23SQ(rot)_1x2 :          1
        Via            VIA12SQ_C :        210
        Via       VIA12SQ_C(rot) :       5723
        Via          VIA12BAR1_C :        163
        Via     VIA12BAR1_C(rot) :         10
        Via            VIA12LG_C :          4
        Via       VIA12LG_C(rot) :          3
        Via              VIA12SQ :         20
        Via         VIA12SQ(rot) :         16
        Via       VIA12BAR2(rot) :          4
        Via     VIA1_32SQ_C(rot) :         13
        Via   VIA1_32_3SQ_C(rot) :        321

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.14% (27 / 19823 vias)
 
    Layer VIA1       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA2       =  0.02% (1      / 5366    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (5365    vias)
    Layer VIA3       =  0.02% (1      / 4519    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (4518    vias)
    Layer VIA4       =  0.00% (0      / 2667    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2667    vias)
    Layer VIA5       =  3.02% (20     / 663     vias)
        Weight 1     =  3.02% (20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.98% (643     vias)
    Layer VIA6       =  4.20% (5      / 119     vias)
        Weight 1     =  4.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.80% (114     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.14% (27 / 19823 vias)
 
    Layer VIA1       =  0.00% (0      / 6487    vias)
    Layer VIA2       =  0.02% (1      / 5366    vias)
    Layer VIA3       =  0.02% (1      / 4519    vias)
    Layer VIA4       =  0.00% (0      / 2667    vias)
    Layer VIA5       =  3.02% (20     / 663     vias)
    Layer VIA6       =  4.20% (5      / 119     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.14% (27 / 19823 vias)
 
    Layer VIA1       =  0.00% (0      / 6487    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6487    vias)
    Layer VIA2       =  0.02% (1      / 5366    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (5365    vias)
    Layer VIA3       =  0.02% (1      / 4519    vias)
        Weight 1     =  0.02% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.98% (4518    vias)
    Layer VIA4       =  0.00% (0      / 2667    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2667    vias)
    Layer VIA5       =  3.02% (20     / 663     vias)
        Weight 1     =  3.02% (20      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 96.98% (643     vias)
    Layer VIA6       =  4.20% (5      / 119     vias)
        Weight 1     =  4.20% (5       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 95.80% (114     vias)
    Layer VIA7       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 2468
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30066
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: Ending 'route_auto' (FLW-8001)
Information: Time: 2025-05-02 04:25:47 / Session: 11.50 hr / Command: 4.18 hr / Memory: 1415 MB (FLW-8100)
Warning: No net objects matched 'all' (SEL-004)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 2.07 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc    0 
[Dr init] Total (MB): Used   55  Alloctr   55  Proc 5413 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

     VIA12LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA1_32LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA12_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA12_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG_C(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3SQ(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR1(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3BAR2(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG    -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

  VIA1_32_3LG(r) -> VIA12SQ_1x2(r) VIA12SQ_2x1    VIA12SQ_C_1x2(r) VIA12BAR2_C_1x2(r)
                   VIA12BAR2_C_2x1    VIA12SQ_C_2x1    VIA12BAR1_C_1x2(r) VIA12LG_C_1x2(r)
                   VIA12LG_C_2x1    VIA12BAR1_C_2x1   

   VIA23SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

     VIA23LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA2_33LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA23_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA23_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG_C(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3SQ(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR1(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3BAR2(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG    -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

  VIA2_33_3LG(r) -> VIA23SQ_2x1    VIA23SQ_1x2(r) VIA23SQ_C_2x1    VIA23BAR2_C_2x1   
                   VIA23BAR1_C_2x1(r) VIA23SQ_C_2x1(r) VIA23SQ_C_1x2    VIA23BAR1_C_1x2   
                   VIA23SQ_C_1x2(r) VIA23BAR2_C_1x2(r) VIA23BAR1_C_2x1    VIA23LG_C_2x1   
                   VIA23LG_C_2x1(r) VIA23BAR2_C_1x2    VIA23SQ_2x1(r) VIA23BAR2_C_2x1(r)
                   VIA23SQ_1x2    VIA23BAR1_C_1x2(r) VIA23LG_C_1x2    VIA23LG_C_1x2(r)

   VIA34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

     VIA34LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34SQ_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2_C(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34LG_C    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

   VIA3_34SQ(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR1(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA3_34BAR2(r) -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

    VIA3_4LG    -> VIA34SQ_C_1x2(r) VIA34SQ_1x2(r) VIA34SQ_1x2    VIA34SQ_C_1x2   
                   VIA34SQ_C_2x1(r) VIA34SQ_2x1(r) VIA34SQ_2x1    VIA34SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR1_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

  VIA45BAR2_C(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45LG_C    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45SQ(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR1(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA45BAR2(r) -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

     VIA45LG    -> VIA45SQ_2x1    VIA45SQ_2x1(r) VIA45SQ_1x2    VIA45SQ_1x2(r)

   VIA56SQ_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56SQ_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR1_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

  VIA56BAR2_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56LG_C(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56SQ    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR1(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA56BAR2(r) -> VIA56SQ_1x2    VIA56SQ_2x1   

     VIA56LG    -> VIA56SQ_1x2    VIA56SQ_2x1   

   VIA67SQ_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67SQ_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

  VIA67BAR1_C(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67SQ(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR1(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA67BAR2(r) -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

     VIA67LG    -> VIA67SQ_C_2x1    VIA67SQ_2x1    VIA67SQ_2x1(r) VIA67SQ_C_2x1(r)
                   VIA67SQ_C_1x2    VIA67SQ_1x2    VIA67SQ_1x2(r) VIA67SQ_C_1x2(r)

   VIA78SQ_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78SQ_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR1_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

  VIA78BAR2_C(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78LG_C    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78SQ(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR1(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

   VIA78BAR2(r) -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA78LG    -> VIA78SQ_C_1x2(r) VIA78SQ_1x2(r) VIA78SQ_1x2    VIA78SQ_C_1x2   
                   VIA78SQ_C_2x1(r) VIA78SQ_2x1(r) VIA78SQ_2x1    VIA78SQ_C_2x1   

     VIA89_C    -> VIA89_C_2x1    VIA89_C_1x2   

       VIA89    -> VIA89_C_2x1    VIA89_C_1x2   

     VIA9RDL    -> VIA9RDL_1x2    VIA9RDL_2x1   



        There were 2214 out of 8110 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Technology Processing] Total (MB): Used   59  Alloctr   60  Proc 5413 

Begin Redundant via insertion ...

Routed  1/4 Partitions, Violations =    54416
Routed  2/4 Partitions, Violations =    69604
Routed  3/4 Partitions, Violations =    82154
Routed  4/4 Partitions, Violations =    88329

RedundantVia finished with 88329 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      88329
        Crossing top-cell boundary : 41
        Diff net spacing : 9561
        Diff net via-cut spacing : 1877
        Double pattern hard mask space : 13412
        Double pattern soft mask space : 91
        Edge-line via spacing : 1
        End of line enclosure : 61
        Less than minimum area : 1197
        Less than minimum enclosed area : 28
        Less than minimum width : 43
        Local double pattern cycle : 1930
        Off-grid : 2463
        Protrusion length : 746
        Same net spacing : 2541
        Same net via-cut spacing : 214
        Short : 54123


Total Wire Length =                    12892 micron
Total Number of Contacts =             19815
Total Number of Wires =                23789
Total Number of PtConns =              6387
Total Number of Routed Wires =       23789
Total Routed Wire Length =           11691 micron
Total Number of Routed Contacts =       19815
        Layer                   M1 :        812 micron
        Layer                   M2 :       2661 micron
        Layer                   M3 :       1942 micron
        Layer                   M4 :       3292 micron
        Layer                   M5 :       2950 micron
        Layer                   M6 :        944 micron
        Layer                   M7 :        289 micron
        Layer                   M8 :          2 micron
        Layer                   M9 :          0 micron
        Layer                 MRDL :          0 micron
        Via     VIA78SQ_C(rot)_2x1 :          1
        Via     VIA78SQ_C(rot)_1x2 :          1
        Via              VIA67SQ_C :          6
        Via                VIA67SQ :          3
        Via           VIA67SQ(rot) :          7
        Via          VIA67SQ_C_1x2 :          8
        Via          VIA67SQ_C_2x1 :         69
        Via            VIA67SQ_1x2 :          5
        Via       VIA67SQ(rot)_2x1 :          3
        Via       VIA67SQ(rot)_1x2 :          4
        Via            VIA67SQ_2x1 :         14
        Via              VIA56SQ_C :        121
        Via         VIA56SQ_C(rot) :         12
        Via                VIA56SQ :         61
        Via            VIA56SQ_1x2 :        174
        Via            VIA56SQ_2x1 :        292
        Via           VIA45SQ(rot) :        999
        Via            VIA45SQ_1x2 :        578
        Via       VIA45SQ(rot)_2x1 :         14
        Via       VIA45SQ(rot)_1x2 :         36
        Via            VIA45SQ_2x1 :       1038
        Via              VIA34SQ_C :        396
        Via         VIA34SQ_C(rot) :       2310
        Via            VIA34BAR1_C :          3
        Via            VIA34BAR2_C :          2
        Via                VIA34SQ :          9
        Via           VIA34SQ(rot) :        157
        Via              VIA3_34SQ :          2
        Via         VIA3_34SQ(rot) :          9
        Via     VIA34SQ_C(rot)_1x2 :       1084
        Via     VIA34SQ_C(rot)_2x1 :        370
        Via          VIA34SQ_C_1x2 :          2
        Via          VIA34SQ_C_2x1 :          7
        Via            VIA34SQ_1x2 :         58
        Via       VIA34SQ(rot)_2x1 :         13
        Via       VIA34SQ(rot)_1x2 :         29
        Via            VIA34SQ_2x1 :         65
        Via              VIA23SQ_C :       4262
        Via         VIA23SQ_C(rot) :          2
        Via            VIA23BAR1_C :         39
        Via            VIA23BAR2_C :         15
        Via                VIA23SQ :         51
        Via           VIA23SQ(rot) :         22
        Via         VIA23BAR1(rot) :          1
        Via            VIA2_33SQ_C :        228
        Via            VIA23_3SQ_C :         10
        Via          VIA2_33_3SQ_C :          5
        Via       VIA23SQ(rot)_1x2 :        276
        Via       VIA23SQ(rot)_2x1 :          1
        Via            VIA23SQ_1x2 :          9
        Via            VIA23SQ_2x1 :         73
        Via          VIA23SQ_C_1x2 :        258
        Via     VIA23SQ_C(rot)_2x1 :          1
        Via     VIA23SQ_C(rot)_1x2 :          5
        Via          VIA23SQ_C_2x1 :         39
        Via        VIA23BAR1_C_1x2 :         19
        Via   VIA23BAR1_C(rot)_1x2 :          8
        Via        VIA23BAR1_C_2x1 :          1
        Via        VIA23BAR2_C_1x2 :          9
        Via   VIA23BAR2_C(rot)_2x1 :          2
        Via   VIA23BAR2_C(rot)_1x2 :          1
        Via        VIA23BAR2_C_2x1 :         10
        Via          VIA23LG_C_1x2 :          1
        Via     VIA23LG_C(rot)_1x2 :         11
        Via          VIA23LG_C_2x1 :          7
        Via              VIA12SQ_C :        200
        Via         VIA12SQ_C(rot) :       5660
        Via            VIA12BAR1_C :        151
        Via       VIA12BAR1_C(rot) :         10
        Via              VIA12LG_C :          2
        Via         VIA12LG_C(rot) :          3
        Via                VIA12SQ :         16
        Via           VIA12SQ(rot) :         16
        Via         VIA12BAR2(rot) :          4
        Via       VIA1_32SQ_C(rot) :         12
        Via     VIA1_32_3SQ_C(rot) :        316
        Via          VIA12SQ_C_2x1 :         14
        Via        VIA12BAR1_C_2x1 :         24
        Via        VIA12BAR2_C_2x1 :          3
        Via          VIA12LG_C_2x1 :          7
        Via            VIA12SQ_2x1 :         49

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 23.68% (4693 / 19815 vias)
 
    Layer VIA1       =  1.50% (97     / 6487    vias)
        Weight 1     =  1.50% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.50% (6390    vias)
    Layer VIA2       = 13.62% (731    / 5366    vias)
        Weight 1     = 13.62% (731     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.38% (4635    vias)
    Layer VIA3       = 36.05% (1628   / 4516    vias)
        Weight 1     = 36.05% (1628    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 63.95% (2888    vias)
    Layer VIA4       = 62.51% (1666   / 2665    vias)
        Weight 1     = 62.51% (1666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 37.49% (999     vias)
    Layer VIA5       = 70.61% (466    / 660     vias)
        Weight 1     = 70.61% (466     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.39% (194     vias)
    Layer VIA6       = 86.55% (103    / 119     vias)
        Weight 1     = 86.55% (103     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.45% (16      vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 
  Total double via conversion rate    = 23.68% (4693 / 19815 vias)
 
    Layer VIA1       =  1.50% (97     / 6487    vias)
    Layer VIA2       = 13.62% (731    / 5366    vias)
    Layer VIA3       = 36.05% (1628   / 4516    vias)
    Layer VIA4       = 62.51% (1666   / 2665    vias)
    Layer VIA5       = 70.61% (466    / 660     vias)
    Layer VIA6       = 86.55% (103    / 119     vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
 
  The optimized via conversion rate based on total routed via count = 23.68% (4693 / 19815 vias)
 
    Layer VIA1       =  1.50% (97     / 6487    vias)
        Weight 1     =  1.50% (97      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 98.50% (6390    vias)
    Layer VIA2       = 13.62% (731    / 5366    vias)
        Weight 1     = 13.62% (731     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.38% (4635    vias)
    Layer VIA3       = 36.05% (1628   / 4516    vias)
        Weight 1     = 36.05% (1628    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 63.95% (2888    vias)
    Layer VIA4       = 62.51% (1666   / 2665    vias)
        Weight 1     = 62.51% (1666    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 37.49% (999     vias)
    Layer VIA5       = 70.61% (466    / 660     vias)
        Weight 1     = 70.61% (466     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 29.39% (194     vias)
    Layer VIA6       = 86.55% (103    / 119     vias)
        Weight 1     = 86.55% (103     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 13.45% (16      vias)
    Layer VIA7       = 100.00% (2      / 2       vias)
        Weight 1     = 100.00% (2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:01:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:01:02 total=0:01:03
[RedundantVia] Stage (MB): Used   76  Alloctr   77  Proc    0 
[RedundantVia] Total (MB): Used  120  Alloctr  121  Proc 5413 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:01:02 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:01:02 total=0:01:03
[Dr init] Stage (MB): Used   76  Alloctr   77  Proc    0 
[Dr init] Total (MB): Used  120  Alloctr  121  Proc 5413 
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   88945
Routed  2/36 Partitions, Violations =   89621
Routed  3/36 Partitions, Violations =   90122
Routed  4/36 Partitions, Violations =   90855
Routed  5/36 Partitions, Violations =   91270
Routed  6/36 Partitions, Violations =   91764
Routed  7/36 Partitions, Violations =   91896
Routed  8/36 Partitions, Violations =   92169
Routed  9/36 Partitions, Violations =   92428
Routed  10/36 Partitions, Violations =  92424
Routed  11/36 Partitions, Violations =  92856
Routed  12/36 Partitions, Violations =  93117
Routed  13/36 Partitions, Violations =  94073
Routed  14/36 Partitions, Violations =  94607
Routed  15/36 Partitions, Violations =  94831
Routed  16/36 Partitions, Violations =  95174
Routed  17/36 Partitions, Violations =  95560
Routed  18/36 Partitions, Violations =  95604
Routed  19/36 Partitions, Violations =  96655
Routed  20/36 Partitions, Violations =  97122
Routed  21/36 Partitions, Violations =  97374
Routed  22/36 Partitions, Violations =  97812
Routed  23/36 Partitions, Violations =  98494
Routed  24/36 Partitions, Violations =  99256
Routed  25/36 Partitions, Violations =  99746
Routed  26/36 Partitions, Violations =  100941
Routed  27/36 Partitions, Violations =  101528
Routed  28/36 Partitions, Violations =  101749
Routed  29/36 Partitions, Violations =  102452
Routed  30/36 Partitions, Violations =  102698
Routed  31/36 Partitions, Violations =  102869
Routed  32/36 Partitions, Violations =  102865
Routed  33/36 Partitions, Violations =  103372
Routed  34/36 Partitions, Violations =  103449
Routed  35/36 Partitions, Violations =  103638
Routed  36/36 Partitions, Violations =  103843

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      103843
        Crossing top-cell boundary : 13
        Diff net spacing : 9631
        Diff net via-cut spacing : 2474
        Double pattern hard mask space : 16552
        Double pattern soft mask space : 182
        Edge-line via spacing : 1
        End of line enclosure : 666
        Less than minimum area : 1133
        Less than minimum enclosed area : 24
        Less than minimum width : 74
        Local double pattern cycle : 1674
        Off-grid : 2321
        Protrusion length : 701
        Same net spacing : 2223
        Same net via-cut spacing : 238
        Short : 65936

[Iter 1] Elapsed real time: 0:08:30 
[Iter 1] Elapsed cpu  time: sys=0:00:05 usr=0:08:32 total=0:08:38
[Iter 1] Stage (MB): Used  130  Alloctr  131  Proc    0 
[Iter 1] Total (MB): Used  174  Alloctr  176  Proc 5413 

End DR iteration 1 with 36 parts

Information: Merged away 100550 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 2: uniform partition
Routed  1/36 Partitions, Violations =   34498
Routed  2/36 Partitions, Violations =   35712
Routed  3/36 Partitions, Violations =   37664
Routed  4/36 Partitions, Violations =   39361
Routed  5/36 Partitions, Violations =   40402
Routed  6/36 Partitions, Violations =   41972
Routed  7/36 Partitions, Violations =   43330
Routed  8/36 Partitions, Violations =   45860
Routed  9/36 Partitions, Violations =   47219
Routed  10/36 Partitions, Violations =  48932
Routed  11/36 Partitions, Violations =  51370
Routed  12/36 Partitions, Violations =  54400
Routed  13/36 Partitions, Violations =  55941
Routed  14/36 Partitions, Violations =  60240
Routed  15/36 Partitions, Violations =  61888
Routed  16/36 Partitions, Violations =  63639
Routed  17/36 Partitions, Violations =  66192
Routed  18/36 Partitions, Violations =  68429
Routed  19/36 Partitions, Violations =  71233
Routed  20/36 Partitions, Violations =  72336
Routed  21/36 Partitions, Violations =  74028
Routed  22/36 Partitions, Violations =  75210
Routed  23/36 Partitions, Violations =  77445
Routed  24/36 Partitions, Violations =  79322
Routed  25/36 Partitions, Violations =  81854
Routed  26/36 Partitions, Violations =  83221
Routed  27/36 Partitions, Violations =  87353
Routed  28/36 Partitions, Violations =  88458
Routed  29/36 Partitions, Violations =  89564
Routed  30/36 Partitions, Violations =  90448
Routed  31/36 Partitions, Violations =  91508
Routed  32/36 Partitions, Violations =  94356
Routed  33/36 Partitions, Violations =  96341
Routed  34/36 Partitions, Violations =  97978
Routed  35/36 Partitions, Violations =  99914
Routed  36/36 Partitions, Violations =  100196

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      100196
        Crossing top-cell boundary : 13
        Diff net spacing : 9897
        Diff net via-cut spacing : 2249
        Double pattern hard mask space : 16699
        Double pattern soft mask space : 175
        End of line enclosure : 585
        Less than minimum area : 1183
        Less than minimum enclosed area : 25
        Less than minimum width : 57
        Local double pattern cycle : 1718
        Off-grid : 2265
        Protrusion length : 727
        Same net spacing : 2241
        Same net via-cut spacing : 226
        Short : 62136

[Iter 2] Elapsed real time: 0:17:37 
[Iter 2] Elapsed cpu  time: sys=0:00:12 usr=0:17:41 total=0:17:53
[Iter 2] Stage (MB): Used  130  Alloctr  131  Proc    0 
[Iter 2] Total (MB): Used  174  Alloctr  175  Proc 5413 

End DR iteration 2 with 36 parts

Information: Merged away 95416 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 3: uniform partition
Routed  1/36 Partitions, Violations =   34435
Routed  2/36 Partitions, Violations =   36075
Routed  3/36 Partitions, Violations =   37143
Routed  4/36 Partitions, Violations =   39320
Routed  5/36 Partitions, Violations =   40214
Routed  6/36 Partitions, Violations =   41741
Routed  7/36 Partitions, Violations =   43241
Routed  8/36 Partitions, Violations =   44867
Routed  9/36 Partitions, Violations =   47307
Routed  10/36 Partitions, Violations =  48470
Routed  11/36 Partitions, Violations =  50326
Routed  12/36 Partitions, Violations =  53154
Routed  13/36 Partitions, Violations =  54738
Routed  14/36 Partitions, Violations =  56210
Routed  15/36 Partitions, Violations =  57405
Routed  16/36 Partitions, Violations =  61375
Routed  17/36 Partitions, Violations =  63802
Routed  18/36 Partitions, Violations =  65895
Routed  19/36 Partitions, Violations =  68245
Routed  20/36 Partitions, Violations =  70146
Routed  21/36 Partitions, Violations =  71637
Routed  22/36 Partitions, Violations =  73883
Routed  23/36 Partitions, Violations =  75778
Routed  24/36 Partitions, Violations =  77139
Routed  25/36 Partitions, Violations =  79519
Routed  26/36 Partitions, Violations =  81258
Routed  27/36 Partitions, Violations =  85277
Routed  28/36 Partitions, Violations =  86760
Routed  29/36 Partitions, Violations =  87558
Routed  30/36 Partitions, Violations =  88690
Routed  31/36 Partitions, Violations =  89993
Routed  32/36 Partitions, Violations =  92702
Routed  33/36 Partitions, Violations =  95173
Routed  34/36 Partitions, Violations =  96568
Routed  35/36 Partitions, Violations =  98820
Routed  36/36 Partitions, Violations =  99822

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      99822
        Crossing top-cell boundary : 11
        Diff net spacing : 10538
        Diff net via-cut spacing : 2271
        Double pattern hard mask space : 16395
        Double pattern soft mask space : 99
        Edge-line via spacing : 2
        End of line enclosure : 585
        Less than minimum area : 1063
        Less than minimum enclosed area : 22
        Less than minimum width : 60
        Local double pattern cycle : 1671
        Off-grid : 2324
        Protrusion length : 708
        Same net spacing : 2194
        Same net via-cut spacing : 222
        Short : 61657

[Iter 3] Elapsed real time: 0:28:41 
[Iter 3] Elapsed cpu  time: sys=0:00:20 usr=0:28:47 total=0:29:08
[Iter 3] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 3] Total (MB): Used  174  Alloctr  175  Proc 5413 

End DR iteration 3 with 36 parts

Information: Merged away 95527 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 4: uniform partition
Routed  1/36 Partitions, Violations =   34822
Routed  2/36 Partitions, Violations =   36715
Routed  3/36 Partitions, Violations =   39506
Routed  4/36 Partitions, Violations =   42772
Routed  5/36 Partitions, Violations =   44397
Routed  6/36 Partitions, Violations =   46732
Routed  7/36 Partitions, Violations =   48056
Routed  8/36 Partitions, Violations =   50843
Routed  9/36 Partitions, Violations =   52445
Routed  10/36 Partitions, Violations =  54915
Routed  11/36 Partitions, Violations =  56552
Routed  12/36 Partitions, Violations =  58662
Routed  13/36 Partitions, Violations =  59640
Routed  14/36 Partitions, Violations =  60507
Routed  15/36 Partitions, Violations =  62279
Routed  16/36 Partitions, Violations =  64499
Routed  17/36 Partitions, Violations =  65716
Routed  18/36 Partitions, Violations =  66911
Routed  19/36 Partitions, Violations =  67853
Routed  20/36 Partitions, Violations =  69880
Routed  21/36 Partitions, Violations =  71248
Routed  22/36 Partitions, Violations =  73035
Routed  23/36 Partitions, Violations =  74047
Routed  24/36 Partitions, Violations =  78296
Routed  25/36 Partitions, Violations =  80987
Routed  26/36 Partitions, Violations =  82532
Routed  27/36 Partitions, Violations =  83871
Routed  28/36 Partitions, Violations =  85385
Routed  29/36 Partitions, Violations =  87192
Routed  30/36 Partitions, Violations =  90075
Routed  31/36 Partitions, Violations =  91153
Routed  32/36 Partitions, Violations =  93623
Routed  33/36 Partitions, Violations =  94993
Routed  34/36 Partitions, Violations =  96255
Routed  35/36 Partitions, Violations =  97855
Routed  36/36 Partitions, Violations =  98617

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      98617
        Crossing top-cell boundary : 22
        Diff net spacing : 10032
        Diff net via-cut spacing : 2288
        Double pattern hard mask space : 16361
        Double pattern soft mask space : 108
        Edge-line via spacing : 4
        End of line enclosure : 597
        Less than minimum area : 972
        Less than minimum enclosed area : 27
        Less than minimum width : 46
        Local double pattern cycle : 1615
        Off-grid : 2329
        Protrusion length : 641
        Same net spacing : 2053
        Same net via-cut spacing : 215
        Short : 61307

[Iter 4] Elapsed real time: 0:40:47 
[Iter 4] Elapsed cpu  time: sys=0:00:28 usr=0:40:55 total=0:41:24
[Iter 4] Stage (MB): Used  130  Alloctr  130  Proc    0 
[Iter 4] Total (MB): Used  174  Alloctr  175  Proc 5413 

End DR iteration 4 with 36 parts

Information: Merged away 94107 aligned/redundant DRCs. (ZRT-305)
Start DR iteration 5: uniform partition
Routed  1/36 Partitions, Violations =   33594
Routed  2/36 Partitions, Violations =   35847
Routed  3/36 Partitions, Violations =   37065
Routed  4/36 Partitions, Violations =   39851
Routed  5/36 Partitions, Violations =   42630
Routed  6/36 Partitions, Violations =   45129
Routed  7/36 Partitions, Violations =   46672
Routed  8/36 Partitions, Violations =   49521
Routed  9/36 Partitions, Violations =   50666
Routed  10/36 Partitions, Violations =  53288
Routed  11/36 Partitions, Violations =  55465
Routed  12/36 Partitions, Violations =  57705
Routed  13/36 Partitions, Violations =  59539
Routed  14/36 Partitions, Violations =  62520
Routed  15/36 Partitions, Violations =  63893
Routed  16/36 Partitions, Violations =  66152
Routed  17/36 Partitions, Violations =  67814
Routed  18/36 Partitions, Violations =  71187
Routed  19/36 Partitions, Violations =  72006
Routed  20/36 Partitions, Violations =  73805
Routed  21/36 Partitions, Violations =  75532
Routed  22/36 Partitions, Violations =  76585
Routed  23/36 Partitions, Violations =  78003
Routed  24/36 Partitions, Violations =  79583
Routed  25/36 Partitions, Violations =  81203
Routed  26/36 Partitions, Violations =  82130
Routed  27/36 Partitions, Violations =  83135
Routed  28/36 Partitions, Violations =  84394
Routed  29/36 Partitions, Violations =  86180
Routed  30/36 Partitions, Violations =  88936
Routed  31/36 Partitions, Violations =  90417
Routed  32/36 Partitions, Violations =  91677
Routed  33/36 Partitions, Violations =  92619
Routed  34/36 Partitions, Violations =  93792
Routed  35/36 Partitions, Violations =  94489
Routed  36/36 Partitions, Violations =  95437

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      95437
        Crossing top-cell boundary : 14
        Diff net spacing : 9750
        Diff net via-cut spacing : 2120
        Double pattern hard mask space : 16287
        Double pattern soft mask space : 180
        Edge-line via spacing : 3
        End of line enclosure : 538
        Less than minimum area : 1038
        Less than minimum enclosed area : 31
        Less than minimum width : 62
        Local double pattern cycle : 1659
        Off-grid : 2323
        Protrusion length : 628
        Same net spacing : 2154
        Same net via-cut spacing : 206
        Short : 58444

[Iter 5] Elapsed real time: 0:54:16 
[Iter 5] Elapsed cpu  time: sys=0:00:38 usr=0:54:27 total=0:55:05
[Iter 5] Stage (MB): Used  129  Alloctr  130  Proc    0 
[Iter 5] Total (MB): Used  173  Alloctr  175  Proc 5413 

End DR iteration 5 with 36 parts

Stop DR since reached max number of iterations

Information: Filtered 40008 drcs of internal-only type. (ZRT-323)
Information: Discarded 55 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:54:16 
[DR] Elapsed cpu  time: sys=0:00:38 usr=0:54:27 total=0:55:05
[DR] Stage (MB): Used   68  Alloctr   68  Proc    0 
[DR] Total (MB): Used  112  Alloctr  113  Proc 5413 

Redundant via insertion finished with 1 open nets, of which 0 are frozen
Information: Merged away 64227 aligned/redundant DRCs. (ZRT-305)

Redundant via insertion finished with 31210 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      31210
        Crossing top-cell boundary : 13
        Diff net spacing : 3544
        Diff net via-cut spacing : 2118
        Double pattern hard mask space : 5442
        Double pattern soft mask space : 143
        Edge-line via spacing : 3
        End of line enclosure : 516
        Less than minimum area : 1038
        Less than minimum enclosed area : 30
        Less than minimum width : 32
        Local double pattern cycle : 883
        Off-grid : 1972
        Protrusion length : 285
        Same net spacing : 1069
        Same net via-cut spacing : 204
        Short : 13918



Total Wire Length =                    13335 micron
Total Number of Contacts =             19450
Total Number of Wires =                24406
Total Number of PtConns =              7075
Total Number of Routed Wires =       24406
Total Routed Wire Length =           11837 micron
Total Number of Routed Contacts =       19450
        Layer                 M1 :        976 micron
        Layer                 M2 :       2575 micron
        Layer                 M3 :       2165 micron
        Layer                 M4 :       3354 micron
        Layer                 M5 :       3062 micron
        Layer                 M6 :        918 micron
        Layer                 M7 :        282 micron
        Layer                 M8 :          4 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA78SQ_C(rot) :          3
        Via   VIA78SQ_C(rot)_1x2 :          1
        Via            VIA67SQ_C :         84
        Via              VIA67SQ :          2
        Via         VIA67SQ(rot) :         17
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via        VIA67SQ_C_1x2 :          1
        Via        VIA67SQ_C_2x1 :         20
        Via     VIA67SQ(rot)_2x1 :          1
        Via     VIA67SQ(rot)_1x2 :          1
        Via          VIA67SQ_2x1 :          2
        Via            VIA56SQ_C :         97
        Via       VIA56SQ_C(rot) :        321
        Via              VIA56SQ :        130
        Via          VIA56SQ_1x2 :         13
        Via          VIA56SQ_2x1 :         74
        Via         VIA45SQ(rot) :       2723
        Via          VIA45SQ_1x2 :          6
        Via          VIA45SQ_2x1 :         17
        Via            VIA34SQ_C :        650
        Via       VIA34SQ_C(rot) :         27
        Via          VIA34BAR1_C :          5
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         32
        Via         VIA34SQ(rot) :          2
        Via       VIA3_34SQ(rot) :       3662
        Via   VIA34SQ_C(rot)_1x2 :          6
        Via            VIA23SQ_C :        123
        Via          VIA23BAR1_C :         22
        Via          VIA23BAR2_C :         18
        Via       VIA23LG_C(rot) :          2
        Via              VIA23SQ :         63
        Via         VIA23SQ(rot) :         14
        Via            VIA23BAR2 :          2
        Via          VIA2_33SQ_C :       4786
        Via          VIA23_3SQ_C :        248
        Via     VIA23SQ(rot)_1x2 :          5
        Via          VIA23SQ_1x2 :          1
        Via        VIA23SQ_C_1x2 :          4
        Via      VIA23BAR1_C_1x2 :          1
        Via            VIA12SQ_C :        196
        Via       VIA12SQ_C(rot) :       5551
        Via          VIA12BAR1_C :        145
        Via     VIA12BAR1_C(rot) :         14
        Via          VIA12BAR2_C :          1
        Via            VIA12LG_C :         14
        Via       VIA12LG_C(rot) :          2
        Via              VIA12SQ :         14
        Via         VIA12SQ(rot) :         14
        Via       VIA12BAR2(rot) :          2
        Via     VIA1_32SQ_C(rot) :        303

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.79% (154 / 19450 vias)
 
    Layer VIA1       =  0.00% (0      / 6256    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6256    vias)
    Layer VIA2       =  0.21% (11     / 5289    vias)
        Weight 1     =  0.21% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (5278    vias)
    Layer VIA3       =  0.14% (6      / 4391    vias)
        Weight 1     =  0.14% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (4385    vias)
    Layer VIA4       =  0.84% (23     / 2746    vias)
        Weight 1     =  0.84% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (2723    vias)
    Layer VIA5       = 13.70% (87     / 635     vias)
        Weight 1     = 13.70% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.30% (548     vias)
    Layer VIA6       = 20.16% (26     / 129     vias)
        Weight 1     = 20.16% (26      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 79.84% (103     vias)
    Layer VIA7       = 25.00% (1      / 4       vias)
        Weight 1     = 25.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.00% (3       vias)
 
  Total double via conversion rate    =  0.79% (154 / 19450 vias)
 
    Layer VIA1       =  0.00% (0      / 6256    vias)
    Layer VIA2       =  0.21% (11     / 5289    vias)
    Layer VIA3       =  0.14% (6      / 4391    vias)
    Layer VIA4       =  0.84% (23     / 2746    vias)
    Layer VIA5       = 13.70% (87     / 635     vias)
    Layer VIA6       = 20.16% (26     / 129     vias)
    Layer VIA7       = 25.00% (1      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.79% (154 / 19450 vias)
 
    Layer VIA1       =  0.00% (0      / 6256    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6256    vias)
    Layer VIA2       =  0.21% (11     / 5289    vias)
        Weight 1     =  0.21% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (5278    vias)
    Layer VIA3       =  0.14% (6      / 4391    vias)
        Weight 1     =  0.14% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (4385    vias)
    Layer VIA4       =  0.84% (23     / 2746    vias)
        Weight 1     =  0.84% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (2723    vias)
    Layer VIA5       = 13.70% (87     / 635     vias)
        Weight 1     = 13.70% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.30% (548     vias)
    Layer VIA6       = 20.16% (26     / 129     vias)
        Weight 1     = 20.16% (26      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 79.84% (103     vias)
    Layer VIA7       = 25.00% (1      / 4       vias)
        Weight 1     = 25.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.00% (3       vias)
 

Total number of nets = 2468
1 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31210
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 6220 total shapes.
Layer M2: cached 0 shapes out of 8533 total shapes.
Layer M3: cached 92 shapes out of 7210 total shapes.
Cached 5244 vias out of 24694 total vias.

check_legality for block design CIC_ADPCM_Wrapper ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_tt0p8v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0800 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Warning: Library cell "SAEDRVT14_AO21_U_0P5" has width 5940 which is not an integer multiplier of its base site "unit" width 740
=====> Processed 168 ref cells (25 fillers) from library
Warning: Cell "U1000" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1013" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1015" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1018" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1019" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1024" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1026" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1030" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1035" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1042" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1043" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1044" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1045" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1048" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1072" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1076" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1079" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: Cell "U1841" will be treated as blockage because its library cell "SAEDRVT14_AO21_U_0P5" width/height is not an integer multiplier of its site/row.
Warning: there exist cells with OD height 0.15 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.
Warning: there exist cells with OD height 0.1 but no fillers with that OD height. The filler list is incomplete. Aborting OD rule generation. This could cause legality violations.


****************************************
  Report : Fillers
  Site   : unit
****************************************

Filler widths available for different combinations of VT, OD and TPO:
----------------------------------------------------------------------
     VT1      VT2      OD1      OD2      TPO   WIDTHS
                    height   height            sites
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none     none     none   1 4 5 6 7 9 10 12 14 18 20 34 66
DefaultVTH DefaultVTH     none   0.1000     none  
DefaultVTH DefaultVTH     none   0.2000     none  
DefaultVTH DefaultVTH   0.1500     none     none  
DefaultVTH DefaultVTH   0.1500   0.1000     none  
DefaultVTH DefaultVTH   0.1500   0.2000     none  
DefaultVTH DefaultVTH   0.2000     none     none  
DefaultVTH DefaultVTH   0.2000   0.1000     none  
DefaultVTH DefaultVTH   0.2000   0.2000     none  
  HVTIMP   HVTIMP     none     none     none  
  HVTIMP   HVTIMP     none   0.1000     none  
  HVTIMP   HVTIMP     none   0.2000     none  
  HVTIMP   HVTIMP   0.1500     none     none  
  HVTIMP   HVTIMP   0.1500   0.1000     none  
  HVTIMP   HVTIMP   0.1500   0.2000     none  
  HVTIMP   HVTIMP   0.2000     none     none  
  HVTIMP   HVTIMP   0.2000   0.1000     none  
  HVTIMP   HVTIMP   0.2000   0.2000     none  
----------------------------------------------------------------------
Smallest non-OD filler width is 1 sites.
----------------------------------------------------------------------
DefaultVTH DefaultVTH     none   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH     none   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000     none     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
DefaultVTH DefaultVTH   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP     none   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.1500   0.2000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000     none     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.1000     none  
Warning: There are no fillers for this combination.
  HVTIMP   HVTIMP   0.2000   0.2000     none  
Warning: There are no fillers for this combination.
Warning: This filler set is incomplete due to the issues reported above. This may cause layer violations which cannot be fixed by legalization. Please specify a complete set of filler cells.

Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking layer rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          2  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          2  TOTAL

TOTAL 2 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          2    Two objects overlap.
           0          0          2    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design CIC_ADPCM_Wrapper succeeded!


check_legality succeeded.

**************************

Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Warning: Ignore 11 top cell ports with no pins. (ZRT-027)
Info: number of net_type_blockage: 0 
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 0.107. (ZRT-026)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.120 may be too small: wire/via-down 0.107, wire/via-up 0.135. (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 pitch 0.120 may be too small: wire/via-down 0.135, wire/via-up 1.570. (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL pitch 0.600 may be too small: wire/via-down 4.500, wire/via-up 0.600. (ZRT-026)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.11 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 3.11 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P75/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_U_0P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA31_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21B_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_S_10/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_DEL_PR2V2_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_ECO_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_2/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_0P75/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_2/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_3/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI21_4/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_CDC_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOI21_1P5/B has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_0P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_1P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_2/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDF_V2_2/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_1/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_1/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_1/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO3_2/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO21_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_3/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND2_MM_2/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA2BB2_V1_2/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN2_4/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_MUXI2_U_0P5/D1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_NR2B_U_0P5/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_1/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_0P5/C has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ND3B_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AN4_0P5/X has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EN2_3/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/A2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OAI22_1P5/B1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OR3_4/A3 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_OA21_MM_2/X has no valid via regions. (ZRT-044)


Start checking for open nets ... 

net(enc/stepSize[5]) has floating ports (dbId = 1917 idx_ = 1814 numNodes = 14 numEdges = 11 numCmps = 3)
Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen

Check 2468 nets, 1 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   41  Alloctr   42  Proc 5413 
Printing options for 'route.common.*'
common.interactive_mode_clear_timing                    :        true                
common.verbose_level                                    :        0                   

Printing options for 'route.detail.*'

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    9487
Checked 2/4 Partitions, Violations =    33691
Checked 3/4 Partitions, Violations =    54534
Checked 4/4 Partitions, Violations =    94105

Check local double pattern cycle DRC:
Checked 1/4 Partitions, Violations =    94105
Checked 2/4 Partitions, Violations =    94105
Checked 3/4 Partitions, Violations =    94106
Checked 4/4 Partitions, Violations =    94106
Information: Filtered 39446 drcs of internal-only type. (ZRT-323)
[DRC CHECK] Elapsed real time: 0:00:10 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[DRC CHECK] Stage (MB): Used    9  Alloctr   10  Proc    0 
[DRC CHECK] Total (MB): Used  115  Alloctr  116  Proc 5413 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 63534 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      30572
        Crossing top-cell boundary : 13
        Diff net spacing : 3539
        Diff net via-cut spacing : 2118
        Double pattern hard mask space : 5383
        Double pattern soft mask space : 72
        Edge-line via spacing : 3
        End of line enclosure : 11
        Less than minimum area : 1034
        Less than minimum enclosed area : 30
        Less than minimum width : 32
        Local double pattern cycle : 882
        Off-grid : 1997
        Protrusion length : 285
        Same net spacing : 1067
        Same net via-cut spacing : 204
        Short : 13902


Total Wire Length =                    13338 micron
Total Number of Contacts =             19450
Total Number of Wires =                24198
Total Number of PtConns =              7249
Total Number of Routed Wires =       24198
Total Routed Wire Length =           11827 micron
Total Number of Routed Contacts =       19450
        Layer                 M1 :        976 micron
        Layer                 M2 :       2575 micron
        Layer                 M3 :       2166 micron
        Layer                 M4 :       3355 micron
        Layer                 M5 :       3062 micron
        Layer                 M6 :        918 micron
        Layer                 M7 :        282 micron
        Layer                 M8 :          4 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via       VIA78SQ_C(rot) :          3
        Via   VIA78SQ_C(rot)_1x2 :          1
        Via            VIA67SQ_C :         84
        Via              VIA67SQ :          2
        Via         VIA67SQ(rot) :         17
        Via   VIA67SQ_C(rot)_1x2 :          1
        Via        VIA67SQ_C_1x2 :          1
        Via        VIA67SQ_C_2x1 :         20
        Via     VIA67SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_2x1 :          1
        Via          VIA67SQ_2x1 :          2
        Via            VIA56SQ_C :         97
        Via       VIA56SQ_C(rot) :        321
        Via              VIA56SQ :        130
        Via          VIA56SQ_1x2 :         13
        Via          VIA56SQ_2x1 :         74
        Via         VIA45SQ(rot) :       2723
        Via          VIA45SQ_1x2 :          6
        Via          VIA45SQ_2x1 :         17
        Via            VIA34SQ_C :        650
        Via       VIA34SQ_C(rot) :         27
        Via          VIA34BAR1_C :          5
        Via          VIA34BAR2_C :          6
        Via            VIA34LG_C :          1
        Via              VIA34SQ :         32
        Via         VIA34SQ(rot) :          2
        Via       VIA3_34SQ(rot) :       3662
        Via   VIA34SQ_C(rot)_1x2 :          6
        Via            VIA23SQ_C :        123
        Via          VIA23BAR1_C :         22
        Via          VIA23BAR2_C :         18
        Via       VIA23LG_C(rot) :          2
        Via              VIA23SQ :         63
        Via         VIA23SQ(rot) :         14
        Via            VIA23BAR2 :          2
        Via          VIA2_33SQ_C :       4786
        Via          VIA23_3SQ_C :        248
        Via        VIA23SQ_C_1x2 :          4
        Via      VIA23BAR1_C_1x2 :          1
        Via     VIA23SQ(rot)_1x2 :          5
        Via          VIA23SQ_1x2 :          1
        Via            VIA12SQ_C :        196
        Via       VIA12SQ_C(rot) :       5551
        Via          VIA12BAR1_C :        145
        Via     VIA12BAR1_C(rot) :         14
        Via          VIA12BAR2_C :          1
        Via            VIA12LG_C :         14
        Via       VIA12LG_C(rot) :          2
        Via              VIA12SQ :         14
        Via         VIA12SQ(rot) :         14
        Via       VIA12BAR2(rot) :          2
        Via     VIA1_32SQ_C(rot) :        303

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.79% (154 / 19450 vias)
 
    Layer VIA1       =  0.00% (0      / 6256    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6256    vias)
    Layer VIA2       =  0.21% (11     / 5289    vias)
        Weight 1     =  0.21% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (5278    vias)
    Layer VIA3       =  0.14% (6      / 4391    vias)
        Weight 1     =  0.14% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (4385    vias)
    Layer VIA4       =  0.84% (23     / 2746    vias)
        Weight 1     =  0.84% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (2723    vias)
    Layer VIA5       = 13.70% (87     / 635     vias)
        Weight 1     = 13.70% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.30% (548     vias)
    Layer VIA6       = 20.16% (26     / 129     vias)
        Weight 1     = 20.16% (26      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 79.84% (103     vias)
    Layer VIA7       = 25.00% (1      / 4       vias)
        Weight 1     = 25.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.00% (3       vias)
 
  Total double via conversion rate    =  0.79% (154 / 19450 vias)
 
    Layer VIA1       =  0.00% (0      / 6256    vias)
    Layer VIA2       =  0.21% (11     / 5289    vias)
    Layer VIA3       =  0.14% (6      / 4391    vias)
    Layer VIA4       =  0.84% (23     / 2746    vias)
    Layer VIA5       = 13.70% (87     / 635     vias)
    Layer VIA6       = 20.16% (26     / 129     vias)
    Layer VIA7       = 25.00% (1      / 4       vias)
 
  The optimized via conversion rate based on total routed via count =  0.79% (154 / 19450 vias)
 
    Layer VIA1       =  0.00% (0      / 6256    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (6256    vias)
    Layer VIA2       =  0.21% (11     / 5289    vias)
        Weight 1     =  0.21% (11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.79% (5278    vias)
    Layer VIA3       =  0.14% (6      / 4391    vias)
        Weight 1     =  0.14% (6       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.86% (4385    vias)
    Layer VIA4       =  0.84% (23     / 2746    vias)
        Weight 1     =  0.84% (23      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.16% (2723    vias)
    Layer VIA5       = 13.70% (87     / 635     vias)
        Weight 1     = 13.70% (87      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 86.30% (548     vias)
    Layer VIA6       = 20.16% (26     / 129     vias)
        Weight 1     = 20.16% (26      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 79.84% (103     vias)
    Layer VIA7       = 25.00% (1      / 4       vias)
        Weight 1     = 25.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 75.00% (3       vias)
 


Verify Summary:

Total number of nets = 2468, of which 0 are not extracted
Total number of open nets = 1, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 30572
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> 