Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 15:29:04 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     8 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           15 |
| No           | No                    | Yes                    |               8 |            4 |
| No           | Yes                   | No                     |             116 |           35 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             394 |          188 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                             Enable Signal                             |                            Set/Reset Signal                            | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | display/D_state_q0                                                    |                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_sclk_d1_out                                                 | display/D_sclk_q_i_1_n_0                                               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | display/D_rgb_data_1_d                                                | reset_cond/Q[0]                                                        |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | display/D_rgb_data_0_d                                                | reset_cond/Q[0]                                                        |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | sm/M_ram_write_enable                                                 |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                       | sm/AS[0]                                                               |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/M_reset_cond_in                                             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | sr2/ram/M_ram_write_enable                                            |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | sr3/ram/M_ram_write_enable                                            |                                                                        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                                                       | reset_cond/Q[0]                                                        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | sm/D_states_q[7]_i_1_n_0                                              | reset_cond/Q[0]                                                        |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | display/D_pixel_idx_q[10]_i_1_n_0                                     | reset_cond/Q[0]                                                        |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                                                                       | bramtest/clear                                                         |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | cond_butt_next_play/sel                                               | cond_butt_next_play/sync/clear__0                                      |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1884366542[0].cond_butt_sel_desel/D_ctr_q[0]_i_2__4_n_0 | forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_814151634[1].cond_butt_dirs/D_ctr_q[0]_i_2__1_n_0       | forLoop_idx_0_814151634[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_814151634[2].cond_butt_dirs/D_ctr_q[0]_i_2__2_n_0       | forLoop_idx_0_814151634[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_814151634[3].cond_butt_dirs/D_ctr_q[0]_i_2__3_n_0       | forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_1884366542[1].cond_butt_sel_desel/D_ctr_q[0]_i_2__5_n_0 | forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | forLoop_idx_0_814151634[0].cond_butt_dirs/D_ctr_q[0]_i_2__0_n_0       | forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_0       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | butt_cond/D_ctr_q[0]_i_2__6_n_0                                       | butt_cond/sync/D_pipe_q_reg[1]_0                                       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                       | aseg_driver/ctr/D_ctr_q[0]_i_1_n_0                                     |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                       | fifo_reset_cond/SR[0]                                                  |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG |                                                                       | timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0                              |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                       | bseg_driver/ctr/D_ctr_q[0]_i_1__0_n_0                                  |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG |                                                                       | gamecounter/D_ctr_q[0]_i_1__11_n_0                                     |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG |                                                                       |                                                                        |               15 |             27 |         1.80 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[6]_2[0]                                             | reset_cond/Q[0]                                                        |               20 |             32 |         1.60 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[6]_5[0]                                             | reset_cond/Q[0]                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[6]_4[0]                                             | reset_cond/Q[0]                                                        |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[6]_3[0]                                             | reset_cond/Q[0]                                                        |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[7]_2[0]                                             | reset_cond/Q[0]                                                        |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | sm/E[0]                                                               | reset_cond/Q[0]                                                        |               19 |             32 |         1.68 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[7]_1[0]                                             | reset_cond/Q[0]                                                        |               21 |             32 |         1.52 |
|  clk_IBUF_BUFG | sm/D_states_q_reg[7]_3[0]                                             | reset_cond/Q[0]                                                        |               18 |             32 |         1.78 |
+----------------+-----------------------------------------------------------------------+------------------------------------------------------------------------+------------------+----------------+--------------+


