#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jun 16 12:34:59 2017
# Process ID: 7516
# Current directory: C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19364 C:\Users\Thomas\Desktop\logicDesignLab\final project\proto_01\proto_00.xpr
# Log file: C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/vivado.log
# Journal file: C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.xpr}
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_9
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/bullet0.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_9]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_9_1/blk_mem_gen_9.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_9_1/blk_mem_gen_9.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_9_1/blk_mem_gen_9.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_9_1/blk_mem_gen_9.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_9_1/blk_mem_gen_9.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files/ipstatic} -force -quiet
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_10
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/bullet_red.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_10]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_10/blk_mem_gen_10.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files/ipstatic} -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.3 -module_name blk_mem_gen_11
set_property -dict [list CONFIG.Write_Width_A {9} CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/bullet_purple.coe} CONFIG.Read_Width_A {9} CONFIG.Write_Width_B {9} CONFIG.Read_Width_B {9}] [get_ips blk_mem_gen_11]
generate_target {instantiation_template} [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_11/blk_mem_gen_11.xci}}]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_11/blk_mem_gen_11.xci}}]
generate_target all [get_files  {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_11/blk_mem_gen_11.xci}}]
export_ip_user_files -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_11/blk_mem_gen_11.xci}}] -no_script -force -quiet
export_simulation -of_objects [get_files {{c:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.srcs/sources_1/ip/blk_mem_gen_11/blk_mem_gen_11.xci}}] -directory {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files} -ipstatic_source_dir {C:/Users/Thomas/Desktop/logicDesignLab/final project/proto_01/proto_00.ip_user_files/ipstatic} -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
