// Seed: 2134554020
module module_0 (
    input wire id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    output supply1 id_4,
    output wand id_5
);
  wire id_7;
  wire id_8;
  assign module_0 = 1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output logic id_2,
    input supply0 id_3,
    input tri id_4,
    input tri id_5,
    output supply1 id_6,
    output wire id_7
);
  always @(1 or negedge id_3) id_2 = #1 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6
  );
endmodule
