Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sat Mar 12 16:50:31 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -max_paths 100 -nworst 100 -delay_type max -sort_by slack -file reports_cva6_sim_impl/cva6_sim.timing_WORST_100.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.300%)  route 0.626ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.626   108.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.270   108.954    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.954    
                         arrival time                        -108.416    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.104ns  (logic 0.478ns (43.300%)  route 0.626ns (56.700%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][5]/Q
                         net (fo=1, routed)           0.626   108.416    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[5]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.270   108.954    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][5]
  -------------------------------------------------------------------
                         required time                        108.954    
                         arrival time                        -108.416    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.774%)  route 0.819ns (64.225%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.456   107.754 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.819   108.573    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.040   109.171    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        109.171    
                         arrival time                        -108.573    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.275ns  (logic 0.456ns (35.774%)  route 0.819ns (64.225%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.456   107.754 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][18]/Q
                         net (fo=1, routed)           0.819   108.573    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[18]
    SLICE_X106Y124       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.040   109.171    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][18]
  -------------------------------------------------------------------
                         required time                        109.171    
                         arrival time                        -108.573    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.537%)  route 0.543ns (56.463%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.419   107.717 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.543   108.261    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.264   108.947    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.947    
                         arrival time                        -108.261    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.962ns  (logic 0.419ns (43.537%)  route 0.543ns (56.463%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.419   107.717 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][27]/Q
                         net (fo=1, routed)           0.543   108.261    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[27]
    SLICE_X106Y124       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.264   108.947    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][27]
  -------------------------------------------------------------------
                         required time                        108.947    
                         arrival time                        -108.261    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.098%)  route 0.681ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.456   107.754 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.681   108.436    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.061   109.150    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        109.150    
                         arrival time                        -108.436    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.137ns  (logic 0.456ns (40.098%)  route 0.681ns (59.902%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.456   107.754 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][23]/Q
                         net (fo=1, routed)           0.681   108.436    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[23]
    SLICE_X106Y124       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.061   109.150    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][23]
  -------------------------------------------------------------------
                         required time                        109.150    
                         arrival time                        -108.436    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.071ns  (logic 0.518ns (48.359%)  route 0.553ns (51.641%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.553   108.292    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.062   109.075    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        109.075    
                         arrival time                        -108.292    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.071ns  (logic 0.518ns (48.359%)  route 0.553ns (51.641%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][24]/Q
                         net (fo=1, routed)           0.553   108.292    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[24]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.062   109.075    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][24]
  -------------------------------------------------------------------
                         required time                        109.075    
                         arrival time                        -108.292    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.259%)  route 0.574ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.456   107.759 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.574   108.334    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.093   109.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        109.123    
                         arrival time                        -108.334    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.030ns  (logic 0.456ns (44.259%)  route 0.574ns (55.741%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.456   107.759 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][15]/Q
                         net (fo=1, routed)           0.574   108.334    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[15]
    SLICE_X110Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.093   109.123    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][15]
  -------------------------------------------------------------------
                         required time                        109.123    
                         arrival time                        -108.334    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.025ns  (logic 0.518ns (50.554%)  route 0.507ns (49.446%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.507   108.245    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.095   109.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        109.042    
                         arrival time                        -108.245    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        1.025ns  (logic 0.518ns (50.554%)  route 0.507ns (49.446%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][19]/Q
                         net (fo=1, routed)           0.507   108.245    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[19]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.095   109.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][19]
  -------------------------------------------------------------------
                         required time                        109.042    
                         arrival time                        -108.245    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (52.001%)  route 0.478ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.478   108.309    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.062   109.162    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        109.162    
                         arrival time                        -108.309    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.996ns  (logic 0.518ns (52.001%)  route 0.478ns (47.999%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][1]/Q
                         net (fo=1, routed)           0.478   108.309    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[1]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.062   109.162    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][1]
  -------------------------------------------------------------------
                         required time                        109.162    
                         arrival time                        -108.309    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.165%)  route 0.491ns (51.835%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.491   108.262    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.093   109.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        109.130    
                         arrival time                        -108.262    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.165%)  route 0.491ns (51.835%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][4]/Q
                         net (fo=1, routed)           0.491   108.262    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[4]
    SLICE_X109Y114       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.093   109.130    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][4]
  -------------------------------------------------------------------
                         required time                        109.130    
                         arrival time                        -108.262    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.781ns  (logic 0.478ns (61.175%)  route 0.303ns (38.825%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.303   108.002    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.267   108.870    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.870    
                         arrival time                        -108.002    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.868ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.781ns  (logic 0.478ns (61.175%)  route 0.303ns (38.825%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][20]/Q
                         net (fo=1, routed)           0.303   108.002    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[20]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.267   108.870    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][20]
  -------------------------------------------------------------------
                         required time                        108.870    
                         arrival time                        -108.002    
  -------------------------------------------------------------------
                         slack                                  0.868    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.784ns  (logic 0.478ns (60.958%)  route 0.306ns (39.042%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.306   108.005    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.263   108.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                        -108.005    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.784ns  (logic 0.478ns (60.958%)  route 0.306ns (39.042%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][22]/Q
                         net (fo=1, routed)           0.306   108.005    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[22]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.263   108.874    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][22]
  -------------------------------------------------------------------
                         required time                        108.874    
                         arrival time                        -108.005    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.780ns  (logic 0.478ns (61.271%)  route 0.302ns (38.729%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.302   108.001    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.265   108.872    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.872    
                         arrival time                        -108.001    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.780ns  (logic 0.478ns (61.271%)  route 0.302ns (38.729%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][21]/Q
                         net (fo=1, routed)           0.302   108.001    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[21]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.265   108.872    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][21]
  -------------------------------------------------------------------
                         required time                        108.872    
                         arrival time                        -108.001    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.159%)  route 0.491ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.456   107.758 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.491   108.249    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.095   109.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        109.121    
                         arrival time                        -108.249    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.872ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.456ns (48.159%)  route 0.491ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.456   107.758 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][13]/Q
                         net (fo=1, routed)           0.491   108.249    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[13]
    SLICE_X110Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.095   109.121    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][13]
  -------------------------------------------------------------------
                         required time                        109.121    
                         arrival time                        -108.249    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.822ns  (logic 0.478ns (58.186%)  route 0.344ns (41.814%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.344   108.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.217   108.920    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.920    
                         arrival time                        -108.042    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.822ns  (logic 0.478ns (58.186%)  route 0.344ns (41.814%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.478   107.698 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][29]/Q
                         net (fo=1, routed)           0.344   108.042    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[29]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.217   108.920    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][29]
  -------------------------------------------------------------------
                         required time                        108.920    
                         arrival time                        -108.042    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.769ns  (logic 0.478ns (62.190%)  route 0.291ns (37.810%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.291   108.081    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.263   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -108.081    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.880ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.769ns  (logic 0.478ns (62.190%)  route 0.291ns (37.810%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][10]/Q
                         net (fo=1, routed)           0.291   108.081    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[10]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.263   108.961    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][10]
  -------------------------------------------------------------------
                         required time                        108.961    
                         arrival time                        -108.081    
  -------------------------------------------------------------------
                         slack                                  0.880    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.765ns  (logic 0.478ns (62.515%)  route 0.287ns (37.485%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.287   108.077    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.265   108.959    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.959    
                         arrival time                        -108.077    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.765ns  (logic 0.478ns (62.515%)  route 0.287ns (37.485%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][6]/Q
                         net (fo=1, routed)           0.287   108.077    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[6]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.265   108.959    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]
  -------------------------------------------------------------------
                         required time                        108.959    
                         arrival time                        -108.077    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.805ns  (logic 0.478ns (59.403%)  route 0.327ns (40.597%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.327   108.117    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.217   109.007    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        109.007    
                         arrival time                        -108.117    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.805ns  (logic 0.478ns (59.403%)  route 0.327ns (40.597%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.478   107.790 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][4]/Q
                         net (fo=1, routed)           0.327   108.117    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[4]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.217   109.007    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][4]
  -------------------------------------------------------------------
                         required time                        109.007    
                         arrival time                        -108.117    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.528%)  route 0.468ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 109.815 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.468   108.290    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X111Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.849   109.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.815    
                         clock uncertainty           -0.595   109.220    
    SLICE_X111Y119       FDCE (Setup_fdce_C_D)       -0.040   109.180    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        109.180    
                         arrival time                        -108.290    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.986ns  (logic 0.518ns (52.528%)  route 0.468ns (47.472%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 109.815 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][11]/Q
                         net (fo=1, routed)           0.468   108.290    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[11]
    SLICE_X111Y119       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.849   109.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]/C
                         clock pessimism              0.000   109.815    
                         clock uncertainty           -0.595   109.220    
    SLICE_X111Y119       FDCE (Setup_fdce_C_D)       -0.040   109.180    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][11]
  -------------------------------------------------------------------
                         required time                        109.180    
                         arrival time                        -108.290    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.855%)  route 0.497ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.497   108.268    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.043   109.180    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        109.180    
                         arrival time                        -108.268    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.912ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.855%)  route 0.497ns (52.145%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][3]/Q
                         net (fo=1, routed)           0.497   108.268    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[3]
    SLICE_X109Y114       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.043   109.180    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][3]
  -------------------------------------------------------------------
                         required time                        109.180    
                         arrival time                        -108.268    
  -------------------------------------------------------------------
                         slack                                  0.912    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.718%)  route 0.307ns (42.282%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.419   107.734 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.307   108.041    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.265   108.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.958    
                         arrival time                        -108.041    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.726ns  (logic 0.419ns (57.718%)  route 0.307ns (42.282%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.419   107.734 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][5]/Q
                         net (fo=1, routed)           0.307   108.041    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[5]
    SLICE_X109Y114       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.265   108.958    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][5]
  -------------------------------------------------------------------
                         required time                        108.958    
                         arrival time                        -108.041    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.886%)  route 0.344ns (45.114%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.419   107.734 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.344   108.079    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.222   109.001    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        109.001    
                         arrival time                        -108.079    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.763ns  (logic 0.419ns (54.886%)  route 0.344ns (45.114%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.419   107.734 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][6]/Q
                         net (fo=1, routed)           0.344   108.079    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[6]
    SLICE_X109Y114       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.222   109.001    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][6]
  -------------------------------------------------------------------
                         required time                        109.001    
                         arrival time                        -108.079    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.862%)  route 0.441ns (49.138%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 109.815 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.456   107.759 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.441   108.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X111Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.849   109.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.815    
                         clock uncertainty           -0.595   109.220    
    SLICE_X111Y119       FDCE (Setup_fdce_C_D)       -0.092   109.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        109.128    
                         arrival time                        -108.200    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.928ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.897ns  (logic 0.456ns (50.862%)  route 0.441ns (49.138%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.296ns = ( 109.815 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.456   107.759 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][12]/Q
                         net (fo=1, routed)           0.441   108.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[12]
    SLICE_X111Y119       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.849   109.815    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y119       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]/C
                         clock pessimism              0.000   109.815    
                         clock uncertainty           -0.595   109.220    
    SLICE_X111Y119       FDCE (Setup_fdce_C_D)       -0.092   109.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][12]
  -------------------------------------------------------------------
                         required time                        109.128    
                         arrival time                        -108.200    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.025%)  route 0.474ns (50.975%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.456   107.759 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.474   108.234    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.030   109.186    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        109.186    
                         arrival time                        -108.234    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.930ns  (logic 0.456ns (49.025%)  route 0.474ns (50.975%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X113Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y122       FDCE (Prop_fdce_C_Q)         0.456   107.759 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][1]/Q
                         net (fo=1, routed)           0.474   108.234    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[1]
    SLICE_X112Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.030   109.186    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]
  -------------------------------------------------------------------
                         required time                        109.186    
                         arrival time                        -108.234    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.744ns  (logic 0.419ns (56.287%)  route 0.325ns (43.713%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.419   107.721 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.325   108.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.203   109.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        109.013    
                         arrival time                        -108.047    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.966ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.744ns  (logic 0.419ns (56.287%)  route 0.325ns (43.713%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.419   107.721 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][2]/Q
                         net (fo=1, routed)           0.325   108.047    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[2]
    SLICE_X112Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.203   109.013    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][2]
  -------------------------------------------------------------------
                         required time                        109.013    
                         arrival time                        -108.047    
  -------------------------------------------------------------------
                         slack                                  0.966    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.719ns  (logic 0.419ns (58.311%)  route 0.300ns (41.689%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.419   107.721 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.300   108.021    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.216   109.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        109.000    
                         arrival time                        -108.021    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.719ns  (logic 0.419ns (58.311%)  route 0.300ns (41.689%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.419   107.721 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[addr][1]/Q
                         net (fo=1, routed)           0.300   108.021    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][6]_0[1]
    SLICE_X112Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.216   109.000    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[addr][1]
  -------------------------------------------------------------------
                         required time                        109.000    
                         arrival time                        -108.021    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.337   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.062   109.154    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        109.154    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[op][0]/Q
                         net (fo=1, routed)           0.337   108.159    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][1]_0[0]
    SLICE_X110Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.062   109.154    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[op][0]
  -------------------------------------------------------------------
                         required time                        109.154    
                         arrival time                        -108.159    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.806ns  (logic 0.518ns (64.254%)  route 0.288ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.288   108.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.095   109.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        109.129    
                         arrival time                        -108.119    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.010ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.806ns  (logic 0.518ns (64.254%)  route 0.288ns (35.746%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][8]/Q
                         net (fo=1, routed)           0.288   108.119    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[8]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.095   109.129    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][8]
  -------------------------------------------------------------------
                         required time                        109.129    
                         arrival time                        -108.119    
  -------------------------------------------------------------------
                         slack                                  1.010    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.861ns  (logic 0.518ns (60.150%)  route 0.343ns (39.850%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.343   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.040   109.176    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        109.176    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.861ns  (logic 0.518ns (60.150%)  route 0.343ns (39.850%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][28]/Q
                         net (fo=1, routed)           0.343   108.165    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[28]
    SLICE_X110Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.040   109.176    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][28]
  -------------------------------------------------------------------
                         required time                        109.176    
                         arrival time                        -108.165    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.857ns  (logic 0.518ns (60.477%)  route 0.339ns (39.523%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.339   108.077    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.047   109.090    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        109.090    
                         arrival time                        -108.077    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.857ns  (logic 0.518ns (60.477%)  route 0.339ns (39.523%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][25]/Q
                         net (fo=1, routed)           0.339   108.077    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[25]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.047   109.090    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][25]
  -------------------------------------------------------------------
                         required time                        109.090    
                         arrival time                        -108.077    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.858ns  (logic 0.518ns (60.406%)  route 0.340ns (39.594%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.340   108.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.043   109.094    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        109.094    
                         arrival time                        -108.078    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.858ns  (logic 0.518ns (60.406%)  route 0.340ns (39.594%))
  Logic Levels:           0  
  Clock Path Skew:        -8.599ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 109.732 - 111.111 ) 
    Source Clock Delay      (SCD):    7.220ns = ( 107.220 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.960   107.220    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X104Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y125       FDCE (Prop_fdce_C_Q)         0.518   107.738 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][26]/Q
                         net (fo=1, routed)           0.340   108.078    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[26]
    SLICE_X103Y125       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.766   109.732    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X103Y125       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]/C
                         clock pessimism              0.000   109.732    
                         clock uncertainty           -0.595   109.137    
    SLICE_X103Y125       FDCE (Setup_fdce_C_D)       -0.043   109.094    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][26]
  -------------------------------------------------------------------
                         required time                        109.094    
                         arrival time                        -108.078    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.337   108.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.040   109.184    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        109.184    
                         arrival time                        -108.168    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.016ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.855ns  (logic 0.518ns (60.568%)  route 0.337ns (39.432%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][9]/Q
                         net (fo=1, routed)           0.337   108.168    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[9]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.040   109.184    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][9]
  -------------------------------------------------------------------
                         required time                        109.184    
                         arrival time                        -108.168    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.323   108.153    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.047   109.177    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        109.177    
                         arrival time                        -108.154    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.024ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.841ns  (logic 0.518ns (61.593%)  route 0.323ns (38.407%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 109.819 - 111.111 ) 
    Source Clock Delay      (SCD):    7.312ns = ( 107.312 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.052   107.312    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y116       FDCE (Prop_fdce_C_Q)         0.518   107.830 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][7]/Q
                         net (fo=1, routed)           0.323   108.153    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[7]
    SLICE_X111Y116       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.853   109.819    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X111Y116       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]/C
                         clock pessimism              0.000   109.819    
                         clock uncertainty           -0.595   109.224    
    SLICE_X111Y116       FDCE (Setup_fdce_C_D)       -0.047   109.177    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][7]
  -------------------------------------------------------------------
                         required time                        109.177    
                         arrival time                        -108.154    
  -------------------------------------------------------------------
                         slack                                  1.024    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.821ns  (logic 0.456ns (55.532%)  route 0.365ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 109.809 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X113Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.456   107.758 r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.365   108.124    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.843   109.809    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.809    
                         clock uncertainty           -0.595   109.214    
    SLICE_X113Y124       FDCE (Setup_fdce_C_D)       -0.062   109.152    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        109.152    
                         arrival time                        -108.124    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.028ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.821ns  (logic 0.456ns (55.532%)  route 0.365ns (44.468%))
  Logic Levels:           0  
  Clock Path Skew:        -8.604ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 109.809 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/tck_IBUF_BUFG
    SLICE_X113Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.456   107.758 f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_dst/ack_dst_q_reg/Q
                         net (fo=6, routed)           0.365   108.124    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg_0
    SLICE_X113Y124       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.843   109.809    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/clk_out1
    SLICE_X113Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg/C
                         clock pessimism              0.000   109.809    
                         clock uncertainty           -0.595   109.214    
    SLICE_X113Y124       FDCE (Setup_fdce_C_D)       -0.062   109.152    i_dmi_jtag/i_dmi_cdc/i_cdc_resp/i_src/ack_src_q_reg
  -------------------------------------------------------------------
                         required time                        109.152    
                         arrival time                        -108.124    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.796ns  (logic 0.456ns (57.272%)  route 0.340ns (42.728%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.340   108.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.081   109.142    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        109.142    
                         arrival time                        -108.112    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.796ns  (logic 0.456ns (57.272%)  route 0.340ns (42.728%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][2]/Q
                         net (fo=1, routed)           0.340   108.112    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[2]
    SLICE_X109Y114       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.081   109.142    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][2]
  -------------------------------------------------------------------
                         required time                        109.142    
                         arrival time                        -108.112    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.470%)  route 0.193ns (31.529%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.419   107.717 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.193   107.910    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.256   108.955    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.955    
                         arrival time                        -107.910    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.045ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.470%)  route 0.193ns (31.529%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.419   107.717 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][17]/Q
                         net (fo=1, routed)           0.193   107.910    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[17]
    SLICE_X106Y124       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.256   108.955    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][17]
  -------------------------------------------------------------------
                         required time                        108.955    
                         arrival time                        -107.910    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.848ns  (logic 0.518ns (61.085%)  route 0.330ns (38.915%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.330   108.151    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.016   109.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        109.200    
                         arrival time                        -108.151    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.848ns  (logic 0.518ns (61.085%)  route 0.330ns (38.915%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.303ns = ( 107.303 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.043   107.303    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X112Y122       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y122       FDCE (Prop_fdce_C_Q)         0.518   107.821 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][31]/Q
                         net (fo=1, routed)           0.330   108.151    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[31]
    SLICE_X112Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X112Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X112Y123       FDCE (Setup_fdce_C_D)       -0.016   109.200    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]
  -------------------------------------------------------------------
                         required time                        109.200    
                         arrival time                        -108.151    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.419   107.717 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.199   107.916    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.240   108.971    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.971    
                         arrival time                        -107.916    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.618ns  (logic 0.419ns (67.821%)  route 0.199ns (32.179%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 109.806 - 111.111 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 107.298 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.038   107.298    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X107Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y124       FDCE (Prop_fdce_C_Q)         0.419   107.717 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][16]/Q
                         net (fo=1, routed)           0.199   107.916    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[16]
    SLICE_X106Y124       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.840   109.806    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X106Y124       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]/C
                         clock pessimism              0.000   109.806    
                         clock uncertainty           -0.595   109.211    
    SLICE_X106Y124       FDCE (Setup_fdce_C_D)       -0.240   108.971    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][16]
  -------------------------------------------------------------------
                         required time                        108.971    
                         arrival time                        -107.916    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.456ns (56.116%)  route 0.357ns (43.884%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.357   108.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.040   109.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        109.183    
                         arrival time                        -108.128    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.456ns (56.116%)  route 0.357ns (43.884%))
  Logic Levels:           0  
  Clock Path Skew:        -8.608ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.293ns = ( 109.818 - 111.111 ) 
    Source Clock Delay      (SCD):    7.315ns = ( 107.315 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.055   107.315    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X110Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y114       FDCE (Prop_fdce_C_Q)         0.456   107.771 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][0]/Q
                         net (fo=1, routed)           0.357   108.128    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[0]
    SLICE_X109Y114       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.852   109.818    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X109Y114       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]/C
                         clock pessimism              0.000   109.818    
                         clock uncertainty           -0.595   109.223    
    SLICE_X109Y114       FDCE (Setup_fdce_C_D)       -0.040   109.183    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][0]
  -------------------------------------------------------------------
                         required time                        109.183    
                         arrival time                        -108.128    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.804ns  (logic 0.456ns (56.683%)  route 0.348ns (43.317%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 109.808 - 111.111 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 107.300 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.040   107.300    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y126       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDCE (Prop_fdce_C_Q)         0.456   107.756 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.348   108.105    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X107Y126       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.842   109.808    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y126       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.808    
                         clock uncertainty           -0.595   109.213    
    SLICE_X107Y126       FDCE (Setup_fdce_C_D)       -0.043   109.170    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        109.170    
                         arrival time                        -108.105    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.804ns  (logic 0.456ns (56.683%)  route 0.348ns (43.317%))
  Logic Levels:           0  
  Clock Path Skew:        -8.603ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 109.808 - 111.111 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 107.300 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.040   107.300    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X109Y126       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDCE (Prop_fdce_C_Q)         0.456   107.756 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/req_src_q_reg/Q
                         net (fo=3, routed)           0.348   108.105    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg_0
    SLICE_X107Y126       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.842   109.808    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X107Y126       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg/C
                         clock pessimism              0.000   109.808    
                         clock uncertainty           -0.595   109.213    
    SLICE_X107Y126       FDCE (Setup_fdce_C_D)       -0.043   109.170    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/req_dst_q_reg
  -------------------------------------------------------------------
                         required time                        109.170    
                         arrival time                        -108.105    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.456   107.758 r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.338   108.096    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.047   109.169    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        109.169    
                         arrival time                        -108.096    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
                            (rising edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.111ns  (clk_out1_xlnx_clk_gen rise@111.111ns - tck rise@100.000ns)
  Data Path Delay:        0.794ns  (logic 0.456ns (57.441%)  route 0.338ns (42.559%))
  Logic Levels:           0  
  Clock Path Skew:        -8.602ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 109.811 - 111.111 ) 
    Source Clock Delay      (SCD):    7.302ns = ( 107.302 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.595ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.089ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck rise edge)      100.000   100.000 r  
    H15                                               0.000   100.000 r  tck (IN)
                         net (fo=0)                   0.000   100.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500   101.500 r  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659   105.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   105.260 r  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         2.042   107.302    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/tck_IBUF_BUFG
    SLICE_X111Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y123       FDCE (Prop_fdce_C_Q)         0.456   107.758 f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_src/data_src_q_reg[data][30]/Q
                         net (fo=1, routed)           0.338   108.096    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][31]_3[30]
    SLICE_X110Y123       FDCE                                         f  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                    111.111   111.111 r  
    K17                                               0.000   111.111 r  clk_sys (IN)
                         net (fo=0)                   0.000   111.111    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   112.515 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   113.677    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   105.863 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   107.875    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   107.966 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.845   109.811    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/clk_out1
    SLICE_X110Y123       FDCE                                         r  i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]/C
                         clock pessimism              0.000   109.811    
                         clock uncertainty           -0.595   109.216    
    SLICE_X110Y123       FDCE (Setup_fdce_C_D)       -0.047   109.169    i_dmi_jtag/i_dmi_cdc/i_cdc_req/i_dst/data_dst_q_reg[data][30]
  -------------------------------------------------------------------
                         required time                        109.169    
                         arrival time                        -108.096    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 r  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 f  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 r  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 r  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 r  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 f  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 f  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 f  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 f  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 r  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 r  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 f  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 f  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 r  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 r  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 f  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    

Slack (MET) :             1.083ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        20.959ns  (logic 4.459ns (21.275%)  route 16.500ns (78.725%))
  Logic Levels:           28  (LUT3=2 LUT4=4 LUT5=7 LUT6=13 MUXF7=2)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.668ns = ( 20.555 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.968ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.724    -0.968    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X57Y14         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y14         FDCE (Prop_fdce_C_Q)         0.456    -0.512 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0/Q
                         net (fo=92, routed)          0.982     0.470    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_rep__0_n_0
    SLICE_X55Y15         LUT6 (Prop_lut6_I3_O)        0.124     0.594 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11/O
                         net (fo=1, routed)           0.000     0.594    i_ariane/issue_stage_i/i_scoreboard/scause_q[31]_i_11_n_0
    SLICE_X55Y15         MUXF7 (Prop_muxf7_I0_O)      0.212     0.806 f  i_ariane/issue_stage_i/i_scoreboard/scause_q_reg[31]_i_6/O
                         net (fo=40, routed)          0.918     1.724    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][2]_1
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.299     2.023 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2822][30]_i_4/O
                         net (fo=48, routed)          1.091     3.114    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X53Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.238 f  i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7/O
                         net (fo=4, routed)           0.432     3.670    i_ariane/issue_stage_i/i_scoreboard/perf_counter_q[2826][31]_i_7_n_0
    SLICE_X51Y16         LUT6 (Prop_lut6_I0_O)        0.124     3.794 r  i_ariane/issue_stage_i/i_scoreboard/stvec_q[31]_i_15/O
                         net (fo=5, routed)           0.452     4.246    i_ariane/ex_stage_i/csr_buffer_i/pmpcfg_q_reg[3][access_type][r]_1
    SLICE_X51Y15         LUT5 (Prop_lut5_I3_O)        0.124     4.370 r  i_ariane/ex_stage_i/csr_buffer_i/stvec_q[31]_i_3/O
                         net (fo=30, routed)          0.925     5.296    i_ariane/issue_stage_i/i_scoreboard/mcause_q_reg[1]_0
    SLICE_X54Y16         LUT6 (Prop_lut6_I2_O)        0.124     5.420 r  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.690     6.109    i_ariane/issue_stage_i/i_scoreboard/ex_commit[cause][1]
    SLICE_X54Y17         LUT5 (Prop_lut5_I2_O)        0.124     6.233 f  i_ariane/issue_stage_i/i_scoreboard/mstatus_q[mie]_i_4/O
                         net (fo=4, routed)           0.828     7.061    i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_2
    SLICE_X55Y18         LUT6 (Prop_lut6_I5_O)        0.124     7.185 f  i_ariane/ex_stage_i/csr_buffer_i/fetch_entry_ready_o0__0_i_6/O
                         net (fo=1, routed)           0.637     7.822    i_ariane/issue_stage_i/i_scoreboard/flush_csr_ctrl
    SLICE_X55Y19         LUT5 (Prop_lut5_I1_O)        0.124     7.946 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_2/O
                         net (fo=36, routed)          0.525     8.471    i_ariane/issue_stage_i/i_scoreboard/debug_mode_q_reg_inv
    SLICE_X55Y20         LUT4 (Prop_lut4_I0_O)        0.124     8.595 f  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q[0][2]_i_4/O
                         net (fo=77, routed)          0.785     9.380    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.124     9.504 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[7][sbe][bp][predict_address][31]_i_13/O
                         net (fo=36, routed)          0.487     9.991    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X66Y18         LUT5 (Prop_lut5_I3_O)        0.124    10.115 f  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[7][sbe][bp][predict_address][31]_i_7/O
                         net (fo=55, routed)          0.925    11.040    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X65Y14         LUT6 (Prop_lut6_I3_O)        0.124    11.164 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86/O
                         net (fo=1, routed)           0.000    11.164    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_86_n_0
    SLICE_X65Y14         MUXF7 (Prop_muxf7_I1_O)      0.217    11.381 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[31]_i_69/O
                         net (fo=2, routed)           0.408    11.788    i_ariane/id_stage_i/operand_a_q[31]_i_20_0
    SLICE_X67Y14         LUT6 (Prop_lut6_I3_O)        0.299    12.087 f  i_ariane/id_stage_i/operand_a_q[31]_i_49/O
                         net (fo=1, routed)           0.583    12.670    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_12_0
    SLICE_X69Y16         LUT6 (Prop_lut6_I5_O)        0.124    12.794 f  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_20/O
                         net (fo=33, routed)          0.481    13.275    i_ariane/id_stage_i/operand_a_q[31]_i_5[0]
    SLICE_X69Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.399 r  i_ariane/id_stage_i/operand_a_q[31]_i_12/O
                         net (fo=1, routed)           0.448    13.846    i_ariane/issue_stage_i/i_scoreboard/operand_a_q_reg[0]_i_4_0
    SLICE_X67Y17         LUT5 (Prop_lut5_I0_O)        0.124    13.970 r  i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5/O
                         net (fo=33, routed)          0.602    14.572    i_ariane/issue_stage_i/i_scoreboard/operand_a_q[31]_i_5_n_0
    SLICE_X68Y16         LUT6 (Prop_lut6_I1_O)        0.124    14.696 f  i_ariane/issue_stage_i/i_scoreboard/mult_valid_q_i_16/O
                         net (fo=7, routed)           0.171    14.867    i_ariane/id_stage_i/rs1_valid_sb_iro
    SLICE_X68Y16         LUT6 (Prop_lut6_I5_O)        0.124    14.991 f  i_ariane/id_stage_i/mult_valid_q_i_3/O
                         net (fo=11, routed)          0.353    15.344    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1_0
    SLICE_X64Y16         LUT6 (Prop_lut6_I3_O)        0.124    15.468 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_3/O
                         net (fo=2, routed)           0.562    16.030    i_ariane/issue_stage_i/i_scoreboard/issue_ack_iro_sb
    SLICE_X63Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.154 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=2, routed)           0.576    16.730    i_ariane/id_stage_i/issue_ack_sb_rename
    SLICE_X62Y20         LUT3 (Prop_lut3_I1_O)        0.124    16.854 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=176, routed)         0.959    17.813    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q_reg[0]_1[0]
    SLICE_X57Y28         LUT6 (Prop_lut6_I5_O)        0.124    17.937 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__3/O
                         net (fo=1, routed)           0.457    18.394    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/pc_q_reg[0]_2
    SLICE_X55Y29         LUT6 (Prop_lut6_I3_O)        0.124    18.518 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__4/O
                         net (fo=37, routed)          0.781    19.299    i_ariane/i_frontend/i_instr_queue/i_fifo_address/status_cnt_q_reg[0]_0
    SLICE_X52Y34         LUT4 (Prop_lut4_I3_O)        0.124    19.423 f  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2/O
                         net (fo=1, routed)           0.444    19.867    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_2__2_n_0
    SLICE_X51Y35         LUT4 (Prop_lut4_I2_O)        0.124    19.991 r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3/O
                         net (fo=1, routed)           0.000    19.991    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q[1]_i_1__3_n_0
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=22908, routed)       1.477    20.555    i_ariane/i_frontend/i_instr_queue/i_fifo_address/clk_out1
    SLICE_X51Y35         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]/C
                         clock pessimism              0.567    21.122    
                         clock uncertainty           -0.077    21.045    
    SLICE_X51Y35         FDCE (Setup_fdce_C_D)        0.029    21.074    i_ariane/i_frontend/i_instr_queue/i_fifo_address/read_pointer_q_reg[1]
  -------------------------------------------------------------------
                         required time                         21.074    
                         arrival time                         -19.991    
  -------------------------------------------------------------------
                         slack                                  1.083    




