--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml stepper_control_top.twx stepper_control_top.ncd -o
stepper_control_top.twr stepper_control_top.pcf -ucf main.ucf

Design file:              stepper_control_top.ncd
Physical constraint file: stepper_control_top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk_grp" 50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8512 paths analyzed, 1484 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.346ns.
--------------------------------------------------------------------------------

Paths for end point r_x_steps_remaining_19 (SLICE_X12Y22.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.654ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_2 (FF)
  Destination:          r_x_steps_remaining_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.260ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.507 - 0.558)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_2 to r_x_steps_remaining_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.447   u_parser/r_x_steps<6>
                                                       u_parser/r_x_steps_2
    SLICE_X7Y22.B1       net (fanout=4)        0.985   u_parser/r_x_steps<2>
    SLICE_X7Y22.B        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv11
    SLICE_X4Y23.D4       net (fanout=2)        0.483   _n0253_inv1
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.331   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_19
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (1.405ns logic, 2.855ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_23 (FF)
  Destination:          r_x_steps_remaining_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.227ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.507 - 0.553)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_23 to r_x_steps_remaining_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DMUX     Tshcko                0.488   u_parser/r_x_steps<22>
                                                       u_parser/r_x_steps_23
    SLICE_X7Y22.B3       net (fanout=4)        0.911   u_parser/r_x_steps<23>
    SLICE_X7Y22.B        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv11
    SLICE_X4Y23.D4       net (fanout=2)        0.483   _n0253_inv1
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.331   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_19
    -------------------------------------------------  ---------------------------
    Total                                      4.227ns (1.446ns logic, 2.781ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_7 (FF)
  Destination:          r_x_steps_remaining_19 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.507 - 0.558)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_7 to r_x_steps_remaining_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.488   u_parser/r_x_steps<6>
                                                       u_parser/r_x_steps_7
    SLICE_X7Y22.D2       net (fanout=4)        0.917   u_parser/r_x_steps<7>
    SLICE_X7Y22.D        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv12
    SLICE_X4Y23.D6       net (fanout=2)        0.470   _n0253_inv11
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.331   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_19
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.446ns logic, 2.774ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point r_x_steps_remaining_21 (SLICE_X12Y22.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_2 (FF)
  Destination:          r_x_steps_remaining_21 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.224ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.507 - 0.558)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_2 to r_x_steps_remaining_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.447   u_parser/r_x_steps<6>
                                                       u_parser/r_x_steps_2
    SLICE_X7Y22.B1       net (fanout=4)        0.985   u_parser/r_x_steps<2>
    SLICE_X7Y22.B        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv11
    SLICE_X4Y23.D4       net (fanout=2)        0.483   _n0253_inv1
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.295   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_21
    -------------------------------------------------  ---------------------------
    Total                                      4.224ns (1.369ns logic, 2.855ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_23 (FF)
  Destination:          r_x_steps_remaining_21 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.507 - 0.553)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_23 to r_x_steps_remaining_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DMUX     Tshcko                0.488   u_parser/r_x_steps<22>
                                                       u_parser/r_x_steps_23
    SLICE_X7Y22.B3       net (fanout=4)        0.911   u_parser/r_x_steps<23>
    SLICE_X7Y22.B        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv11
    SLICE_X4Y23.D4       net (fanout=2)        0.483   _n0253_inv1
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.295   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_21
    -------------------------------------------------  ---------------------------
    Total                                      4.191ns (1.410ns logic, 2.781ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_7 (FF)
  Destination:          r_x_steps_remaining_21 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.507 - 0.558)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_7 to r_x_steps_remaining_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.488   u_parser/r_x_steps<6>
                                                       u_parser/r_x_steps_7
    SLICE_X7Y22.D2       net (fanout=4)        0.917   u_parser/r_x_steps<7>
    SLICE_X7Y22.D        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv12
    SLICE_X4Y23.D6       net (fanout=2)        0.470   _n0253_inv11
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.295   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_21
    -------------------------------------------------  ---------------------------
    Total                                      4.184ns (1.410ns logic, 2.774ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point r_x_steps_remaining_22 (SLICE_X12Y22.CE), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.694ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_2 (FF)
  Destination:          r_x_steps_remaining_22 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.220ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.507 - 0.558)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_2 to r_x_steps_remaining_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.BQ       Tcko                  0.447   u_parser/r_x_steps<6>
                                                       u_parser/r_x_steps_2
    SLICE_X7Y22.B1       net (fanout=4)        0.985   u_parser/r_x_steps<2>
    SLICE_X7Y22.B        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv11
    SLICE_X4Y23.D4       net (fanout=2)        0.483   _n0253_inv1
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.291   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_22
    -------------------------------------------------  ---------------------------
    Total                                      4.220ns (1.365ns logic, 2.855ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.732ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_23 (FF)
  Destination:          r_x_steps_remaining_22 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.046ns (0.507 - 0.553)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_23 to r_x_steps_remaining_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y23.DMUX     Tshcko                0.488   u_parser/r_x_steps<22>
                                                       u_parser/r_x_steps_23
    SLICE_X7Y22.B3       net (fanout=4)        0.911   u_parser/r_x_steps<23>
    SLICE_X7Y22.B        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv11
    SLICE_X4Y23.D4       net (fanout=2)        0.483   _n0253_inv1
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.291   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_22
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (1.406ns logic, 2.781ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_parser/r_x_steps_7 (FF)
  Destination:          r_x_steps_remaining_22 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.180ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.507 - 0.558)
  Source Clock:         i_clk_BUFGP rising at 0.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_parser/r_x_steps_7 to r_x_steps_remaining_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y21.DMUX     Tshcko                0.488   u_parser/r_x_steps<6>
                                                       u_parser/r_x_steps_7
    SLICE_X7Y22.D2       net (fanout=4)        0.917   u_parser/r_x_steps<7>
    SLICE_X7Y22.D        Tilo                  0.259   r_x_data_display<23>
                                                       _n0253_inv12
    SLICE_X4Y23.D6       net (fanout=2)        0.470   _n0253_inv11
    SLICE_X4Y23.CMUX     Topdc                 0.368   r_x_steps_remaining<23>
                                                       _n0274_inv1_F
                                                       _n0274_inv1
    SLICE_X12Y22.CE      net (fanout=7)        1.387   _n0274_inv
    SLICE_X12Y22.CLK     Tceck                 0.291   r_x_steps_remaining<22>
                                                       r_x_steps_remaining_22
    -------------------------------------------------  ---------------------------
    Total                                      4.180ns (1.406ns logic, 2.774ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk_grp" 50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_parser/r_control_1 (SLICE_X8Y25.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_parser/r_temp_control_1 (FF)
  Destination:          u_parser/r_control_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.034 - 0.032)
  Source Clock:         i_clk_BUFGP rising at 50.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_parser/r_temp_control_1 to u_parser/r_control_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y25.BQ       Tcko                  0.198   u_parser/r_temp_control<3>
                                                       u_parser/r_temp_control_1
    SLICE_X8Y25.A5       net (fanout=1)        0.069   u_parser/r_temp_control<1>
    SLICE_X8Y25.CLK      Tah         (-Th)    -0.131   u_parser/r_control<6>
                                                       u_parser/r_control_1_dpot
                                                       u_parser/r_control_1
    -------------------------------------------------  ---------------------------
    Total                                      0.398ns (0.329ns logic, 0.069ns route)
                                                       (82.7% logic, 17.3% route)

--------------------------------------------------------------------------------

Paths for end point u_parser/r_y_steps_9 (SLICE_X8Y27.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_parser/r_temp_y_steps_9 (FF)
  Destination:          u_parser/r_y_steps_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.040 - 0.038)
  Source Clock:         i_clk_BUFGP rising at 50.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_parser/r_temp_y_steps_9 to u_parser/r_y_steps_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y27.BQ       Tcko                  0.198   u_parser/r_temp_y_steps<11>
                                                       u_parser/r_temp_y_steps_9
    SLICE_X8Y27.A5       net (fanout=2)        0.074   u_parser/r_temp_y_steps<9>
    SLICE_X8Y27.CLK      Tah         (-Th)    -0.131   u_parser/r_y_steps<14>
                                                       u_parser/r_y_steps_9_dpot
                                                       u_parser/r_y_steps_9
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.329ns logic, 0.074ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------

Paths for end point u_parser/u_uart_rx/r_clk_counter_6 (SLICE_X14Y34.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_parser/u_uart_rx/r_clk_counter_6 (FF)
  Destination:          u_parser/u_uart_rx/r_clk_counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clk_BUFGP rising at 50.000ns
  Destination Clock:    i_clk_BUFGP rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_parser/u_uart_rx/r_clk_counter_6 to u_parser/u_uart_rx/r_clk_counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y34.DQ      Tcko                  0.200   u_parser/u_uart_rx/r_clk_counter<6>
                                                       u_parser/u_uart_rx/r_clk_counter_6
    SLICE_X14Y34.D6      net (fanout=3)        0.028   u_parser/u_uart_rx/r_clk_counter<6>
    SLICE_X14Y34.CLK     Tah         (-Th)    -0.190   u_parser/u_uart_rx/r_clk_counter<6>
                                                       u_parser/u_uart_rx/r_clk_counter_6_dpot
                                                       u_parser/u_uart_rx/r_clk_counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.390ns logic, 0.028ns route)
                                                       (93.3% logic, 6.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk_grp" 50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: i_clk_BUFGP/BUFG/I0
  Logical resource: i_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: i_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: u_parser/u_uart_rx/r_rxd_sync<1>/CLK
  Logical resource: Mshreg_r_y_endstop_sync_1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: i_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 49.000ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: u_parser/u_uart_rx/r_rxd_sync<1>/CLK
  Logical resource: Mshreg_r_enable_sync_1/CLK
  Location pin: SLICE_X4Y32.CLK
  Clock network: i_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clk          |    4.346|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8512 paths, 0 nets, and 1814 connections

Design statistics:
   Minimum period:   4.346ns{1}   (Maximum frequency: 230.097MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov  6 23:40:17 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 396 MB



