
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.397146                       # Number of seconds simulated
sim_ticks                                2397145743500                       # Number of ticks simulated
final_tick                               2397145743500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222288                       # Simulator instruction rate (inst/s)
host_op_rate                                   222288                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             5571166971                       # Simulator tick rate (ticks/s)
host_mem_usage                                 731248                       # Number of bytes of host memory used
host_seconds                                   430.28                       # Real time elapsed on the host
sim_insts                                    95645282                       # Number of instructions simulated
sim_ops                                      95645282                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         8997888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       112068736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         3968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          121070592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      8997888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8997888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     26416512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        26416512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            70296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           875537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            31                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              945864                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        206379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             206379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            3753584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           46750906                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              50506146                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       3753584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3753584                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        11019986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             11019986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        11019986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           3753584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          46750906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             61526131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      945865                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     206379                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1891730                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   412758                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              120519680                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  551040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                26408640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               121070720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             26416512                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   8610                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    94                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            124665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            111693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             98929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             96590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            142022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             99727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            125395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            112011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            142633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           128369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           106024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           104716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           146055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           100115                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           133623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             26077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             29510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             24546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             25302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             26300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             22630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             24928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            26714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            27083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            23308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34766                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        12                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1976                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2397145723000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1891730                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               412758                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  809823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  813365                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  106503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  103881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   17773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   19312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    4689                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     117                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      8                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  23719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  29252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  31546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   5816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   4916                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       283648                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    517.987365                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   353.642651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   395.589579                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7275      2.56%      2.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        97906     34.52%     37.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        34302     12.09%     49.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        16480      5.81%     54.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        14760      5.20%     60.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6767      2.39%     62.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5836      2.06%     64.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5990      2.11%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        94332     33.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       283648                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22598                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.330029                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   6816.462877                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        22596     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22598                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.259802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.014350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.502332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         22413     99.18%     99.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            49      0.22%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            17      0.08%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            39      0.17%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             3      0.01%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            6      0.03%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            5      0.02%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            8      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            1      0.00%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.01%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            1      0.00%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.01%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.00%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.01%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            1      0.00%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            2      0.01%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            2      0.01%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            6      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527           28      0.12%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::592-607            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::752-767            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-783            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-911            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22598                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  39239902526                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             74548402526                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 9415600000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20837.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39587.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        50.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     50.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     11.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1675089                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  337011                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.67                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    2080415.02                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                971418420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                516313545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              6494358360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1056105180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8803488720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          12799884090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            448388640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     26789064060                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      6351173280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     550761875400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           614993390055                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            256.552357                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2367902927250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    464672250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3730136000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2292617735250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  16538973750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   25047392750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  58746833500                       # Time in different power states
system.mem_ctrls_1.actEnergy               1053878280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                560130615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              6951111300                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1097849520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8780747040.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          12889775940                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            452340960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     26852998110                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      5983336320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     550933193100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           615556844205                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            256.787409                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2367698515000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    474360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3720744000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2293227676000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  15581792500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   25252124500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  58889046500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                28209667                       # Number of BP lookups
system.cpu.branchPred.condPredicted          23228809                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            880708                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             17302885                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9684727                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             55.971747                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 2037557                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              77359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5962531                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1192140                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          4770391                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       346082                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     19532316                       # DTB read hits
system.cpu.dtb.read_misses                      84120                       # DTB read misses
system.cpu.dtb.read_acv                           533                       # DTB read access violations
system.cpu.dtb.read_accesses                  1139176                       # DTB read accesses
system.cpu.dtb.write_hits                     9420320                       # DTB write hits
system.cpu.dtb.write_misses                     11762                       # DTB write misses
system.cpu.dtb.write_acv                          595                       # DTB write access violations
system.cpu.dtb.write_accesses                  382237                       # DTB write accesses
system.cpu.dtb.data_hits                     28952636                       # DTB hits
system.cpu.dtb.data_misses                      95882                       # DTB misses
system.cpu.dtb.data_acv                          1128                       # DTB access violations
system.cpu.dtb.data_accesses                  1521413                       # DTB accesses
system.cpu.itb.fetch_hits                     1830387                       # ITB hits
system.cpu.itb.fetch_misses                     54897                       # ITB misses
system.cpu.itb.fetch_acv                         1728                       # ITB acv
system.cpu.itb.fetch_accesses                 1885284                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14318                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     316871557.619779                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    455370322.827751                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7159    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        97000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7159                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    128662262500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2268483481000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        257331685                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           37551850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      132595726                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    28209667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12914424                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     203332203                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2404996                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        373                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                87336                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        407888                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles       396436                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          310                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  17001373                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                423702                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes                       2                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples          242978894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.545709                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.301403                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                202747111     83.44%     83.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4464933      1.84%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  5850886      2.41%     87.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3234835      1.33%     89.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 26681129     10.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            242978894                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.109624                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.515272                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 29815637                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             178705724                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  27532037                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5778383                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1147112                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              9433129                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 58363                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              119338443                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                127471                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                1147112                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 32482524                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               122074645                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       33788484                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30326176                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              23159951                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              116758286                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 44535                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                5991903                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                4166005                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               10223496                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            84838989                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             149698351                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        149499496                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            184664                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              71240107                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 13598874                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1998749                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts         370411                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  17227306                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             20733236                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9962168                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2671057                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1261394                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  109101430                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2747053                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 105576622                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            307391                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        16203196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7503195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        1665762                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     242978894                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.434509                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.014147                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           193501994     79.64%     79.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            21636723      8.90%     88.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10321231      4.25%     92.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             6778347      2.79%     95.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10740599      4.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       242978894                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      5    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             62143      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              74082312     70.17%     70.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               194923      0.18%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              130477      0.12%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                4179      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     70.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             20253796     19.18%     89.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9452820      8.95%     98.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          165973      0.16%     98.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         154956      0.15%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1075043      1.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              105576622                       # Type of FU issued
system.cpu.iq.rate                           0.410274                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           5                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          453528188                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         127576099                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    102819787                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              911345                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             499939                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       453853                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              105058899                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  455585                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           919346                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3730471                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        10024                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        25220                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1073379                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        86861                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        245294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1147112                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               114054539                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               2233507                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           113760158                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            583557                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              20733236                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9962168                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2152916                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 247819                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               1090368                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          25220                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         319091                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       870262                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1189353                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             104385020                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              19652533                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1191601                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       1911675                       # number of nop insts executed
system.cpu.iew.exec_refs                     29103715                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 17329145                       # Number of branches executed
system.cpu.iew.exec_stores                    9451182                       # Number of stores executed
system.cpu.iew.exec_rate                     0.405644                       # Inst execution rate
system.cpu.iew.wb_sent                      103540093                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     103273640                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  54317385                       # num instructions producing a value
system.cpu.iew.wb_consumers                  71975258                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.401325                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.754667                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        16297799                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls         1081291                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1103695                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    240092337                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.404982                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.045304                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    199204927     82.97%     82.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     16203368      6.75%     89.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      7257006      3.02%     92.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3192423      1.33%     94.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     14234613      5.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    240092337                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             97233101                       # Number of instructions committed
system.cpu.commit.committedOps               97233101                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       25891554                       # Number of memory references committed
system.cpu.commit.loads                      17002765                       # Number of loads committed
system.cpu.commit.membars                      455237                       # Number of memory barriers committed
system.cpu.commit.branches                   16068244                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     431691                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  94226030                       # Number of committed integer instructions.
system.cpu.commit.function_calls              1453105                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      1596178      1.64%      1.64% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         67831030     69.76%     71.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          188376      0.19%     71.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.60% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         117582      0.12%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv           4179      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        17299413     17.79%     89.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        8811371      9.06%     98.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       158589      0.16%     98.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       151341      0.16%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1075042      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          97233101                       # Class of committed instruction
system.cpu.commit.bw_lim_events              14234613                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    339092610                       # The number of ROB reads
system.cpu.rob.rob_writes                   229951946                       # The number of ROB writes
system.cpu.timesIdled                          641656                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        14352791                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                   4536959803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                    95645282                       # Number of Instructions Simulated
system.cpu.committedOps                      95645282                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.690480                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.690480                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.371681                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.371681                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                138313485                       # number of integer regfile reads
system.cpu.int_regfile_writes                77091930                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    183991                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   190646                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 2462213                       # number of misc regfile reads
system.cpu.misc_regfile_writes                1202861                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2574784                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.997848                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            20875391                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2574784                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.107628                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          27490500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.997848                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         220194842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        220194842                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14120764                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14120764                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      6143398                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6143398                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       309095                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       309095                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       314749                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       314749                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      20264162                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         20264162                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     20264162                       # number of overall hits
system.cpu.dcache.overall_hits::total        20264162                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3867371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3867371                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      2413933                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2413933                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        32622                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        32622                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data          543                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total          543                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      6281304                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6281304                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      6281304                       # number of overall misses
system.cpu.dcache.overall_misses::total       6281304                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 137433318500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 137433318500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 175189583532                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 175189583532                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    735128000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    735128000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data      7602000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total      7602000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 312622902032                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 312622902032                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 312622902032                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 312622902032                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     17988135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     17988135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8557331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8557331                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       341717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       341717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315292                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26545466                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26545466                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26545466                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26545466                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.214996                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.214996                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.282089                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.282089                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.095465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.095465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.001722                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.001722                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.236624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.236624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.236624                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.236624                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35536.626432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35536.626432                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 72574.335548                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72574.335548                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 22534.731163                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 22534.731163                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49770.382397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49770.382397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49770.382397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49770.382397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2353118                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        77870                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             54909                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             911                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.854869                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    85.477497                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1252572                       # number of writebacks
system.cpu.dcache.writebacks::total           1252572                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1543819                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1543819                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2185635                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2185635                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         8542                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         8542                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      3729454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3729454                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      3729454                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3729454                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2323552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2323552                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       228298                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       228298                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        24080                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        24080                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data          543                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total          543                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2551850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2551850                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2551850                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2551850                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10170                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10170                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17143                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17143                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  87930020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  87930020500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  15458552764                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  15458552764                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data    477883500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    477883500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data      7059000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total      7059000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 103388573264                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 103388573264                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 103388573264                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 103388573264                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1546802000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1546802000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1546802000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1546802000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.129171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.129171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.026679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.070468                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.070468                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.001722                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.001722                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.096131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.096131                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.096131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.096131                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 37842.932071                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37842.932071                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 67712.169025                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67712.169025                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 19845.660299                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19845.660299                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 40515.145194                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40515.145194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 40515.145194                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40515.145194                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221827.334003                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221827.334003                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 90229.364755                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 90229.364755                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1009127                       # number of replacements
system.cpu.icache.tags.tagsinuse           254.578911                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15879113                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1009127                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.735495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle       64197094500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   254.578911                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.994449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          35013437                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         35013437                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     15915956                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15915956                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15915956                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15915956                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15915956                       # number of overall hits
system.cpu.icache.overall_hits::total        15915956                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1085416                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1085416                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1085416                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1085416                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1085416                       # number of overall misses
system.cpu.icache.overall_misses::total       1085416                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  21685679992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  21685679992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  21685679992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  21685679992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  21685679992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  21685679992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     17001372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17001372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     17001372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17001372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     17001372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17001372                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.063843                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.063843                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.063843                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.063843                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.063843                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.063843                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19979.141630                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19979.141630                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19979.141630                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19979.141630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19979.141630                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19979.141630                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         6443                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               204                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    31.583333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1009127                       # number of writebacks
system.cpu.icache.writebacks::total           1009127                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        74722                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        74722                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        74722                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        74722                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        74722                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        74722                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1010694                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1010694                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1010694                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1010694                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1010694                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1010694                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  18803082994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  18803082994                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  18803082994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  18803082994                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  18803082994                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  18803082994                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.059448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.059448                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059448                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.059448                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059448                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18604.130423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18604.130423                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18604.130423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18604.130423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18604.130423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18604.130423                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7151                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7151                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32394                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32394                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34286                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        44804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   79090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        21760                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        45594                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2895530                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6010500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               683000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                21500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                22500                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               21500                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               19500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              203500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            15132500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             2198000                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5243500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               88000                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           209961953                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24116000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22804000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                22394                       # number of replacements
system.iocache.tags.tagsinuse                0.130823                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22394                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2357945821000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.130823                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.016353                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.016353                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               201618                       # Number of tag accesses
system.iocache.tags.data_accesses              201618                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          178                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              178                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        22224                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22224                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        22402                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22402                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        22402                       # number of overall misses
system.iocache.overall_misses::total            22402                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     27544383                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     27544383                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   2748749570                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2748749570                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   2776293953                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2776293953                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   2776293953                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2776293953                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          178                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            178                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22224                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        22402                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22402                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        22402                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22402                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 154743.724719                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 154743.724719                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 123683.835943                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 123683.835943                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123930.629096                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123930.629096                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123930.629096                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123930.629096                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           708                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    37.263158                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           22216                       # number of writebacks
system.iocache.writebacks::total                22216                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          178                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          178                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        22224                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22224                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        22402                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22402                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        22402                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22402                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     18644383                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     18644383                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   1637355170                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1637355170                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   1655999553                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1655999553                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   1655999553                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1655999553                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 104743.724719                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 104743.724719                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 73675.088643                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 73675.088643                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73921.951299                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73921.951299                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73921.951299                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73921.951299                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    949089                       # number of replacements
system.l2.tags.tagsinuse                  4094.530050                       # Cycle average of tags in use
system.l2.tags.total_refs                     5960079                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    949089                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.279789                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1633438000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      133.794271                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1268.917473                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2691.818306                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.032665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.309794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.657182                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999641                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1398                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           61                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57250358                       # Number of tag accesses
system.l2.tags.data_accesses                 57250358                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1252572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1252572                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1008593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1008593                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data               566                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  566                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu.data             543                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                543                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              91281                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 91281                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          939273                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             939273                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1608080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1608080                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                939273                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1699361                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2638634                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               939273                       # number of overall hits
system.l2.overall_hits::cpu.data              1699361                       # number of overall hits
system.l2.overall_hits::total                 2638634                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           136732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136732                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         70298                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            70298                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       739271                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          739271                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               70298                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              876003                       # number of demand (read+write) misses
system.l2.demand_misses::total                 946301                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              70298                       # number of overall misses
system.l2.overall_misses::cpu.data             876003                       # number of overall misses
system.l2.overall_misses::total                946301                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  14125593500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14125593500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   7094525500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7094525500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  66770904000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66770904000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    7094525500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   80896497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      87991023000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   7094525500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  80896497500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     87991023000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1252572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1252572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1008593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1008593                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           566                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              566                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu.data          543                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            543                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         228013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            228013                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1009571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1009571                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2347351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2347351                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1009571                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2575364                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3584935                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1009571                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2575364                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3584935                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.599668                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.599668                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.069632                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.069632                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.314938                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.314938                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.069632                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.340147                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.263966                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.069632                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.340147                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.263966                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 103308.614662                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103308.614662                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 100920.730319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100920.730319                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 90319.928687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90319.928687                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 100920.730319                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 92347.283628                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 92984.180509                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 100920.730319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 92347.283628                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 92984.180509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               184163                       # number of writebacks
system.l2.writebacks::total                    184163                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          271                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           271                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       136732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136732                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        70298                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        70298                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       739270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       739270                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          70298                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         876002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            946300                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         70298                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        876002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           946300                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10170                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10170                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17143                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17143                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  12758273500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12758273500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   6391555500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6391555500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  59420311500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  59420311500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   6391555500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  72178585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  78570140500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   6391555500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  72178585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  78570140500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1459608000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1459608000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1459608000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1459608000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.599668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.599668                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.069632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.069632                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.314938                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.314938                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.069632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.340147                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.263966                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.069632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.340147                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.263966                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 93308.614662                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93308.614662                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 90920.872571                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 90920.872571                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80377.009077                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80377.009077                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 90920.872571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 82395.456860                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83028.786326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 90920.872571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 82395.456860                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83028.786326                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209322.816578                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209322.816578                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 85143.090474                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 85143.090474                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       1933514                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       966197                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          228                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp             816396                       # Transaction distribution
system.membus.trans_dist::WriteReq              10170                       # Transaction distribution
system.membus.trans_dist::WriteResp             10170                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       206379                       # Transaction distribution
system.membus.trans_dist::CleanEvict           756445                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               86                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136646                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136646                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        809746                       # Transaction distribution
system.membus.trans_dist::BadAddressError          322                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22224                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          442                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        44827                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34286                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2832241                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2867171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2911998                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        45594                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    144639488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    144685082                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               147532698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              647                       # Total snoops (count)
system.membus.snoopTraffic                      26240                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            985857                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000680                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.026061                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  985187     99.93%     99.93% # Request fanout histogram
system.membus.snoop_fanout::1                     670      0.07%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              985857                       # Request fanout histogram
system.membus.reqLayer0.occupancy            29644000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3685611916                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              408500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2078494                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         8842224250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      7171078                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3584094                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       377141                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          37231                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        37227                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3364792                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10170                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10170                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1436735                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1009127                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2087138                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             566                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           543                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1109                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           228013                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          228013                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1010694                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2347500                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError          322                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          463                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3029391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      7762113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              10791504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    258393216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    489992602                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              748385818                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          950921                       # Total snoops (count)
system.tol2bus.snoopTraffic                  23729024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4554011                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.090991                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.287600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4139639     90.90%     90.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 414368      9.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4554011                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8122593500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           290903                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        2531646652                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6450689876                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2397145743500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7159                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4588      2.16%      2.16% # number of callpals executed
system.cpu.kern.callpal::tbi                       65      0.03%      2.19% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.19% # number of callpals executed
system.cpu.kern.callpal::swpipl                195659     91.92%     94.11% # number of callpals executed
system.cpu.kern.callpal::rdps                    5716      2.69%     96.80% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.80% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.81% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.81% # number of callpals executed
system.cpu.kern.callpal::rti                     5996      2.82%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  562      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 212853                       # number of callpals executed
system.cpu.kern.inst.hwrei                     235432                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6633                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1965                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2457                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2065                      
system.cpu.kern.mode_good::user                  1965                      
system.cpu.kern.mode_good::idle                   100                      
system.cpu.kern.mode_switch_good::kernel     0.311322                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.040700                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.373587                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        84195698500      3.51%      3.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4192045500      0.17%      3.69% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2308756685500     96.31%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4589                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    82339     40.33%     40.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.39% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2392      1.17%     41.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  119317     58.44%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               204165                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     80802     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2392      1.46%     50.76% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    80802     49.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                164113                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2315842559500     96.61%     96.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68158000      0.00%     96.61% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               800567000      0.03%     96.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             80433153000      3.36%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2397144437500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981333                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.677204                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.803825                       # fraction of swpipl calls that actually changed the ipl

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.147816                       # Number of seconds simulated
sim_ticks                                147815542500                       # Number of ticks simulated
final_tick                               2545869264000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 635160                       # Simulator instruction rate (inst/s)
host_op_rate                                   635160                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              147522231                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741488                       # Number of bytes of host memory used
host_seconds                                  1001.99                       # Real time elapsed on the host
sim_insts                                   636422590                       # Number of instructions simulated
sim_ops                                     636422590                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         2935936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        21225600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24161536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      2935936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2935936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     16196608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        16196608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            22937                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           165825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              188762                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        126536                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             126536                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           19862160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          143595184                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             163457344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      19862160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19862160                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       109573105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            109573105                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       109573105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          19862160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         143595184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            273030449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      188761                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     126536                       # Number of write requests accepted
system.mem_ctrls.readBursts                    377522                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   253072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               24120512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   40896                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                16195264                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24161408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             16196608                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    639                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    21                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25862                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20552                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            19368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            21154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            26770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             16690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             17207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            16888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18454                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      6239                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  147815288000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                377522                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               253072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  135942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  142290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   47919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    3750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    3523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   3113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  14404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  12722                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        93119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    432.948979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   310.682660                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   341.018180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2176      2.34%      2.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32226     34.61%     36.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        15110     16.23%     53.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11520     12.37%     65.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5063      5.44%     70.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4177      4.49%     75.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3792      4.07%     79.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1934      2.08%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17121     18.39%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        93119                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.061859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.399049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31           8324     64.20%     64.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63          3905     30.12%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95           470      3.63%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127          125      0.96%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           50      0.39%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           31      0.24%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           17      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           10      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            6      0.05%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            4      0.03%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           10      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            2      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::928-959            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.518010                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.299519                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     31.469728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31         12707     98.01%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            91      0.70%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            43      0.33%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            22      0.17%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            12      0.09%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            6      0.05%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           11      0.08%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.05%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            4      0.03%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            2      0.02%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            1      0.01%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            2      0.02%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            2      0.02%     99.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255            2      0.02%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271            2      0.02%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            1      0.01%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            1      0.01%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.02%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            1      0.01%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.01%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            3      0.02%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            1      0.01%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511           10      0.08%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527           31      0.24%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12965                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  12883584000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             19950140250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1884415000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     34184.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52934.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       163.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       109.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    163.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.27                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.86                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   320970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  215843                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.30                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     468812.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                335015940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                178046220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1371622560                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              690219720                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         8526286080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           7691574300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            394265760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     23760592500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      9075120000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      14100253620                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            66125816370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            447.353609                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         129915373750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    626313750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3618810000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  54181898000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  23630678750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13655473000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  52103003250                       # Time in different power states
system.mem_ctrls_1.actEnergy                329960820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                175355565                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1319593380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              630800460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         8840367120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8323568640                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            426652320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22478614620                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     10326172320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      13796227380                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            66650665065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            450.904309                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         128443040250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    705360250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3753494000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  52260465750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  26891422250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   14912812000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  49291997250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                54454812                       # Number of BP lookups
system.cpu.branchPred.condPredicted          44479036                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            472193                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             39911531                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                23099957                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             57.877903                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  913569                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              13903                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2346448                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             110265                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          2236183                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        38457                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    100797323                       # DTB read hits
system.cpu.dtb.read_misses                     311832                       # DTB read misses
system.cpu.dtb.read_acv                            50                       # DTB read access violations
system.cpu.dtb.read_accesses                 99378509                       # DTB read accesses
system.cpu.dtb.write_hits                    18405617                       # DTB write hits
system.cpu.dtb.write_misses                     49569                       # DTB write misses
system.cpu.dtb.write_acv                           80                       # DTB write access violations
system.cpu.dtb.write_accesses                17167257                       # DTB write accesses
system.cpu.dtb.data_hits                    119202940                       # DTB hits
system.cpu.dtb.data_misses                     361401                       # DTB misses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_accesses                116545766                       # DTB accesses
system.cpu.itb.fetch_hits                    55953842                       # ITB hits
system.cpu.itb.fetch_misses                     15976                       # ITB misses
system.cpu.itb.fetch_acv                         2301                       # ITB acv
system.cpu.itb.fetch_accesses                55969818                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                 804                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           402                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     39465391.791045                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    178817237.770922                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          402    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    935879000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             402                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    132858433000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15865087500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        263901515                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           64517294                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      584308200                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    54454812                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           24123791                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     194520339                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1562716                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                         36                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                42032                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles        138949                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles        41114                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  57855230                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                191154                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          260041182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.246983                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.902050                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                101389603     38.99%     38.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  8742888      3.36%     42.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  7455434      2.87%     45.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  9158584      3.52%     48.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                133294673     51.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            260041182                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.206345                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.214115                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 57849034                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              47723639                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 147791791                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5919106                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 757612                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             22894887                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 24246                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              572710931                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 59898                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 757612                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 60678410                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                16202398                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       13626889                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 150746492                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              18029381                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              570651783                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1627244                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3977458                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                5506240                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                5327369                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           494018668                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             798402034                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        520682232                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         277717658                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             471895695                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 22122969                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            1657238                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          62319                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  16962696                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            101727151                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            18911061                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           6812543                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3910543                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  564135379                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded              938529                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 555147999                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            267374                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        25018448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     16263304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved         773370                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     260041182                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.134846                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.508310                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            55286572     21.26%     21.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            42004903     16.15%     37.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            47869397     18.41%     55.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            42116938     16.20%     72.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            72763372     27.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       260041182                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2145      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult              4488655     87.67%     87.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                615560     12.02%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                13552      0.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             16790      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             243317782     43.83%     43.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5913550      1.07%     44.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     44.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            95348188     17.18%     62.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             2848108      0.51%     62.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt            35682854      6.43%     69.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           50000187      9.01%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv              672461      0.12%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt             231938      0.04%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             71135649     12.81%     91.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            14366951      2.59%     93.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        30276555      5.45%     99.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        4116418      0.74%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            1220568      0.22%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              555147999                       # Type of FU issued
system.cpu.iq.rate                           2.103618                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5119912                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009223                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          932160299                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         359487396                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    334565023                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           443564167                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          230658955                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    218595666                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              335956645                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               224294476                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4996984                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3995617                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         5672                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        54101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1072593                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       183564                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked         80935                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 757612                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 7480872                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3400169                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           567860764                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            402451                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             101727151                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             18911061                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts             849183                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 170026                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3128888                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          54101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         261034                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       380187                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               641221                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             554180557                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             101136076                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            967442                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       2786856                       # number of nop insts executed
system.cpu.iew.exec_refs                    119592829                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 48570414                       # Number of branches executed
system.cpu.iew.exec_stores                   18456753                       # Number of stores executed
system.cpu.iew.exec_rate                     2.099952                       # Inst execution rate
system.cpu.iew.wb_sent                      553626856                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     553160689                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 379248671                       # num instructions producing a value
system.cpu.iew.wb_consumers                 424271736                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.096088                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.893882                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        22093904                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          165159                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            606648                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    256797493                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.113188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.832781                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     89820445     34.98%     34.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     32141280     12.52%     47.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     10798979      4.21%     51.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      7225048      2.81%     54.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    116811741     45.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    256797493                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            542661346                       # Number of instructions committed
system.cpu.commit.committedOps              542661346                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      115570002                       # Number of memory references committed
system.cpu.commit.loads                      97731534                       # Number of loads committed
system.cpu.commit.membars                       75069                       # Number of memory barriers committed
system.cpu.commit.branches                   46696955                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                  214570009                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 388932031                       # Number of committed integer instructions.
system.cpu.commit.function_calls               730892                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      2606026      0.48%      0.48% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        236892105     43.65%     44.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         5482561      1.01%     45.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     45.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd       93034566     17.14%     62.29% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        2833905      0.52%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt       35128850      6.47%     69.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      48928347      9.02%     78.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv         664581      0.12%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt        222000      0.04%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        68122347     12.55%     91.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       13767730      2.54%     93.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     29684256      5.47%     99.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      4073504      0.75%     99.78% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       1220568      0.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         542661346                       # Class of committed instruction
system.cpu.commit.bw_lim_events             116811741                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    703285305                       # The number of ROB reads
system.cpu.rob.rob_writes                  1132759380                       # The number of ROB writes
system.cpu.timesIdled                          144722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3860333                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                     31729773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   540055459                       # Number of Instructions Simulated
system.cpu.committedOps                     540055459                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.488656                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.488656                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.046428                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.046428                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                508053769                       # number of integer regfile reads
system.cpu.int_regfile_writes               279413869                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 270569221                       # number of floating regfile reads
system.cpu.fp_regfile_writes                203310766                       # number of floating regfile writes
system.cpu.misc_regfile_reads               251916267                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 623555                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           1494523                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           109439849                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1494523                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.227277                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          146                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         908714115                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        908714115                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     93121333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        93121333                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     16224423                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16224423                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        52027                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        52027                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        49995                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        49995                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     109345756                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        109345756                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    109345756                       # number of overall hits
system.cpu.dcache.overall_hits::total       109345756                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2391216                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2391216                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1559521                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1559521                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         3932                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3932                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data      3950737                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3950737                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3950737                       # number of overall misses
system.cpu.dcache.overall_misses::total       3950737                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  89362075000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  89362075000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 109262597631                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 109262597631                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data    135748000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    135748000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        47000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        47000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 198624672631                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 198624672631                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 198624672631                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 198624672631                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     95512549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     95512549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     17783944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     17783944                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        55959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        55959                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        49997                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        49997                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    113296493                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    113296493                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    113296493                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    113296493                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.025036                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025036                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.087693                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.087693                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.070266                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.070266                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000040                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000040                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034871                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034871                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034871                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034871                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37370.975688                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37370.975688                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70061.639203                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70061.639203                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 34523.906409                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 34523.906409                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        23500                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        23500                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50275.346760                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50275.346760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50275.346760                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50275.346760                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       126746                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1938801                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              7471                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           15761                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.965065                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   123.012563                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       239958                       # number of writebacks
system.cpu.dcache.writebacks::total            239958                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1053852                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1053852                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      1404920                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1404920                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data         1336                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total         1336                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      2458772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2458772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      2458772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2458772                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1337364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1337364                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       154601                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       154601                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2596                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2596                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      1491965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1491965                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      1491965                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1491965                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data         2604                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2604                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         4673                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         4673                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24718588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24718588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   9246144839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9246144839                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     88227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     88227000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        45000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  33964732839                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  33964732839                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  33964732839                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33964732839                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    419407000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    419407000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    419407000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    419407000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.014002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.008693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008693                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.046391                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.046391                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000040                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.013169                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013169                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.013169                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013169                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18483.066689                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18483.066689                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 59806.500857                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59806.500857                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 33985.747304                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33985.747304                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        22500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        22500                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22765.100280                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22765.100280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22765.100280                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22765.100280                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 202710.004833                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 202710.004833                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89751.123475                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89751.123475                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            288116                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.858827                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57581850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            288116                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            199.856481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.858827                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999449                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         115998611                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        115998611                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     57549451                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57549451                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      57549451                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57549451                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     57549451                       # number of overall hits
system.cpu.icache.overall_hits::total        57549451                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       305779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        305779                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       305779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         305779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       305779                       # number of overall misses
system.cpu.icache.overall_misses::total        305779                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6523768999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6523768999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6523768999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6523768999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6523768999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6523768999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     57855230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57855230                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     57855230                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57855230                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     57855230                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57855230                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.005285                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005285                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.005285                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005285                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.005285                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005285                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21334.915082                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21334.915082                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 21334.915082                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21334.915082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 21334.915082                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21334.915082                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1270                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                51                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    24.901961                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       288116                       # number of writebacks
system.cpu.icache.writebacks::total            288116                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        17629                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        17629                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        17629                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        17629                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        17629                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        17629                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       288150                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       288150                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       288150                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       288150                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       288150                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       288150                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5714784999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5714784999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5714784999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5714784999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5714784999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5714784999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004981                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004981                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004981                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004981                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004981                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19832.673951                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19832.673951                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19832.673951                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19832.673951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19832.673951                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19832.673951                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 541                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  4567040                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        574                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 2270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               38284                       # Transaction distribution
system.iobus.trans_dist::WriteResp              38284                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1064                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          216                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          120                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2090                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         9346                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        71762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        71762                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   81108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1045                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9624                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4568648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4578272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1068000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               202500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              122000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1573500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5542000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           336326260                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             6742000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            36082000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                35881                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                35881                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               322929                       # Number of tag accesses
system.iocache.tags.data_accesses              322929                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          201                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              201                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        35680                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        35680                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        35881                       # number of demand (read+write) misses
system.iocache.demand_misses::total             35881                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        35881                       # number of overall misses
system.iocache.overall_misses::total            35881                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     24351377                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     24351377                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   4420868883                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   4420868883                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   4445220260                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   4445220260                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   4445220260                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   4445220260                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          201                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            201                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        35680                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        35680                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        35881                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           35881                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        35881                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          35881                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 121151.129353                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 121151.129353                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 123903.275869                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 123903.275869                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123887.858755                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123887.858755                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123887.858755                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123887.858755                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1797                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   19                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    94.578947                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           35680                       # number of writebacks
system.iocache.writebacks::total                35680                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          201                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          201                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        35680                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        35680                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        35881                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        35881                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        35881                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        35881                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     14301377                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14301377                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   2636519651                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2636519651                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   2650821028                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2650821028                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   2650821028                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2650821028                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 71151.129353                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 71151.129353                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 73893.487976                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 73893.487976                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 73878.125693                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 73878.125693                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 73878.125693                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 73878.125693                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    193981                       # number of replacements
system.l2.tags.tagsinuse                  4086.532600                       # Cycle average of tags in use
system.l2.tags.total_refs                     1819674                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    193981                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.380682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      124.934848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        485.454725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3476.143028                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.030502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.118519                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.848668                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997689                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1936                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1719                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28714661                       # Number of tag accesses
system.l2.tags.data_accesses                 28714661                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       239958                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           239958                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       288005                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           288005                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                32                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   32                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu.data               1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              71618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 71618                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          265167                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             265167                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1256967                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1256967                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                265167                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1328585                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1593752                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               265167                       # number of overall hits
system.l2.overall_hits::cpu.data              1328585                       # number of overall hits
system.l2.overall_hits::total                 1593752                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu.data             1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            83063                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               83063                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         22938                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            22938                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        82877                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           82877                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               22938                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              165940                       # number of demand (read+write) misses
system.l2.demand_misses::total                 188878                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              22938                       # number of overall misses
system.l2.overall_misses::cpu.data             165940                       # number of overall misses
system.l2.overall_misses::total                188878                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data       118500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       118500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   8252824000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8252824000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   2436921500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2436921500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   9519946000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9519946000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    2436921500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   17772770000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20209691500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   2436921500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  17772770000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20209691500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       239958                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       239958                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       288005                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       288005                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               36                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         154681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            154681                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       288105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         288105                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      1339844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1339844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            288105                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           1494525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1782630                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           288105                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          1494525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1782630                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.111111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.111111                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.536995                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.536995                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.079617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.079617                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.061856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.061856                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.079617                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.111032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.105955                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.079617                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.111032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.105955                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data        29625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29625                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 99356.199511                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99356.199511                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 106239.493417                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106239.493417                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 114868.371201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114868.371201                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 106239.493417                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 107103.591660                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106998.652569                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 106239.493417                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 107103.591660                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106998.652569                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                90856                       # number of writebacks
system.l2.writebacks::total                     90856                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          218                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           218                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        83063                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          83063                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        22938                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        22938                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        82877                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        82877                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          22938                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         165940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            188878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         22938                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        165940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           188878                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         2069                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         2069                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data         2604                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2604                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         4673                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4673                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        78500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        78500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   7422194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7422194000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   2207531500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2207531500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   8691437000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8691437000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   2207531500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  16113631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  18321162500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   2207531500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  16113631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  18321162500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    393514500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    393514500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    393514500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    393514500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.536995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.536995                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.079617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.079617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.061856                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.061856                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.079617                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.111032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105955                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.079617                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.111032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.105955                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        19625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19625                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20500                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 89356.199511                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89356.199511                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 96239.057459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96239.057459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 104871.520446                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104871.520446                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 96239.057459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 97105.164517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96999.981470                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 96239.057459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 97105.164517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96999.981470                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 190195.505075                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 190195.505075                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84210.250374                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84210.250374                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        455475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       231103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          205                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                2069                       # Transaction distribution
system.membus.trans_dist::ReadResp             108084                       # Transaction distribution
system.membus.trans_dist::WriteReq               2604                       # Transaction distribution
system.membus.trans_dist::WriteResp              2604                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       126536                       # Transaction distribution
system.membus.trans_dist::CleanEvict            97936                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              117                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             82950                       # Transaction distribution
system.membus.trans_dist::ReadExResp            82950                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        106016                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         35680                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          270                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        71762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        71762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         9346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       566234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       575584                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 647346                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4567040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     35791104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     35800728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40367768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              473                       # Total snoops (count)
system.membus.snoopTraffic                      25984                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            229437                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002070                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.045453                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  228962     99.79%     99.79% # Request fanout histogram
system.membus.snoop_fanout::1                     475      0.21%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              229437                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8508000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1507948367                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2100122                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1771838000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      3565352                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1782656                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         1119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5969                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5954                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           15                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               2069                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1630196                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2604                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       330814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       288116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1357690                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              36                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             38                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           154681                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          154681                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        288150                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1340045                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          272                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       864372                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4493129                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5357501                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     73756416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    222040344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              295796760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          194633                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11652480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1981840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003588                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.059919                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1974744     99.64%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7081      0.36%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     15      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1981840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2842462500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.9                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           396378                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         721086579                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3739781833                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 148723520500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      402                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   384      1.17%      1.17% # number of callpals executed
system.cpu.kern.callpal::tbi                       10      0.03%      1.20% # number of callpals executed
system.cpu.kern.callpal::swpipl                 17583     53.75%     54.96% # number of callpals executed
system.cpu.kern.callpal::rdps                     995      3.04%     58.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     58.00% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     58.00% # number of callpals executed
system.cpu.kern.callpal::rti                     1923      5.88%     63.88% # number of callpals executed
system.cpu.kern.callpal::callsys                  888      2.71%     66.60% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     66.61% # number of callpals executed
system.cpu.kern.callpal::rdunique               10922     33.39%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  32712                       # number of callpals executed
system.cpu.kern.inst.hwrei                     144666                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              2221                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1757                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  86                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1791                      
system.cpu.kern.mode_good::user                  1757                      
system.cpu.kern.mode_good::idle                    34                      
system.cpu.kern.mode_switch_good::kernel     0.806394                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.395349                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.881398                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         9718696500      6.57%      6.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         122162739500     82.64%     89.22% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle          15935008500     10.78%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      384                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     7295     36.85%     36.85% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     137      0.69%     37.55% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     151      0.76%     38.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   12211     61.69%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                19794                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7278     49.03%     49.03% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      137      0.92%     49.95% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      151      1.02%     50.97% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7278     49.03%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 14844                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             144640284000     97.85%     97.85% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                73944500      0.05%     97.90% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                88094000      0.06%     97.96% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              3014122000      2.04%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         147816444500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.997670                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.596020                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.749924                       # fraction of swpipl calls that actually changed the ipl

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.258945                       # Number of seconds simulated
sim_ticks                                258944848000                       # Number of ticks simulated
final_tick                               2804814112000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 788653                       # Simulator instruction rate (inst/s)
host_op_rate                                   788653                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              135973960                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742512                       # Number of bytes of host memory used
host_seconds                                  1904.37                       # Real time elapsed on the host
sim_insts                                  1501888416                       # Number of instructions simulated
sim_ops                                    1501888416                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1852032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        24765568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           26617600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1852032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1852032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12720384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12720384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            14469                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           193481                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         99378                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              99378                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            7152226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           95640320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102792545                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       7152226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7152226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        49123912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             49123912                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        49123912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           7152226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          95640320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            151916458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      207950                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      99378                       # Number of write requests accepted
system.mem_ctrls.readBursts                    415900                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   198756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               26554432                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   63168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12717120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                26617600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12720384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    987                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    51                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             28331                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             21364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             23749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             29511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             30060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            27385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            31864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            31017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11838                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11548                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             11590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             12948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            11872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13958                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       221                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  258945008000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                415900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               198756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  153406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  158922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   41568                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    6057                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    524                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       103626                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    378.978249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   265.927484                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.271419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2419      2.33%      2.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        46364     44.74%     47.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        16676     16.09%     63.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7722      7.45%     70.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5467      5.28%     75.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4067      3.92%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3173      3.06%     82.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2926      2.82%     85.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14812     14.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       103626                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.426803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     47.333813                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10763     91.87%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          623      5.32%     97.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          184      1.57%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           64      0.55%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           21      0.18%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           25      0.21%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           10      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            3      0.03%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            7      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.961588                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.897031                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.164065                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         11036     94.20%     94.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           647      5.52%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            24      0.20%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             2      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             2      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11715                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  22560086250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             30339705000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2074565000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     54373.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73123.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       102.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        49.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    102.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     49.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   347225                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  162764                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.91                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     842568.88                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                333552240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                177279630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1370158860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              476032680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         14664081120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           8548677030                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            864926880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     30078173820                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     22102143360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      30603011880                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           109223162370                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            421.800871                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         237933720000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1672335500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    6237964000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 114415320750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  57557756000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   13100782250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  65960689500                       # Time in different power states
system.mem_ctrls_1.actEnergy                406358820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                215981040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1592319960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              561207420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         15577436160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           8996846370                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            899654400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     32848746600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     23163444960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      28350381840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           112617742320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            434.910149                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         236859234500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   1718544250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    6625578000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 104501910000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  60321599750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   13740374000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  72036842000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               102815453                       # Number of BP lookups
system.cpu.branchPred.condPredicted          86678679                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1376073                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             65240395                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                31442504                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             48.194840                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3246992                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               5800                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         7167542                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             161894                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          7005648                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         7337                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    177856754                       # DTB read hits
system.cpu.dtb.read_misses                    1537050                       # DTB read misses
system.cpu.dtb.read_acv                            26                       # DTB read access violations
system.cpu.dtb.read_accesses                178494436                       # DTB read accesses
system.cpu.dtb.write_hits                    57976737                       # DTB write hits
system.cpu.dtb.write_misses                    189604                       # DTB write misses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_accesses                57244209                       # DTB write accesses
system.cpu.dtb.data_hits                    235833491                       # DTB hits
system.cpu.dtb.data_misses                    1726654                       # DTB misses
system.cpu.dtb.data_acv                            28                       # DTB access violations
system.cpu.dtb.data_accesses                235738645                       # DTB accesses
system.cpu.itb.fetch_hits                    96012449                       # ITB hits
system.cpu.itb.fetch_misses                      8687                       # ITB misses
system.cpu.itb.fetch_acv                         2953                       # ITB acv
system.cpu.itb.fetch_accesses                96021136                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    258937648000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        517876172                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles          114010428                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1043280368                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   102815453                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           34851390                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     398000262                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 5240648                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        685                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                27795                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         78060                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          200                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  97154617                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                578331                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          514737769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.026819                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.927420                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                230256184     44.73%     44.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 18227004      3.54%     48.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 14109269      2.74%     51.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 11746422      2.28%     53.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                240398890     46.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            514737769                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.198533                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.014536                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 89781781                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             155464178                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 239760482                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27157283                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                2574045                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             30881415                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 46414                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts             1005851316                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                108941                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                2574045                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                101861273                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                47322707                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles       46551715                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 254595609                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              61832420                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              998164542                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               2473833                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               18534016                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               22670231                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7027012                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           833689858                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            1481850821                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        883540803                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         598308598                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             734800549                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 98889308                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts            6628615                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          39374                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  74446749                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            181606937                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            59923731                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads          31066012                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores         17501677                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  974207132                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded             2790567                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 933381916                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            998173                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined       111531870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     73040687                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved        2685636                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     514737769                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.813315                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.549611                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           156831441     30.47%     30.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            85524021     16.62%     47.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            88305823     17.16%     64.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            65059687     12.64%     76.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           119016797     23.12%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       514737769                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  10961      0.04%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult             22188067     87.38%     87.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     87.42% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv               3129612     12.32%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                64454      0.25%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10450      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             351939527     37.71%     37.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult             22530061      2.41%     40.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     40.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd           172408933     18.47%     58.59% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp             2165701      0.23%     58.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt            36397234      3.90%     62.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult           99538079     10.66%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv             3360748      0.36%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     73.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt            1157983      0.12%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            106339021     11.39%     85.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            37610049      4.03%     89.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        73928638      7.92%     97.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       20626282      2.21%     99.42% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess            5369210      0.58%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              933381916                       # Type of FU issued
system.cpu.iq.rate                           1.802326                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    25393094                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027205                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1562889717                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         622857884                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    518461379                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           845003150                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes          465884892                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses    406694436                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              523798829                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses               434965731                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads         19090126                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads     17348253                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses        21606                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation       213369                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4531648                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       910092                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked        280346                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                2574045                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                24797202                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6284449                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           986793173                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            478325                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             181606937                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             59923731                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts            2738491                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                 841541                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               4989957                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents         213369                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         765143                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect      1230198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1995341                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             929508677                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             179460351                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           3873238                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                       9795474                       # number of nop insts executed
system.cpu.iew.exec_refs                    237627282                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 82357089                       # Number of branches executed
system.cpu.iew.exec_stores                   58166931                       # Number of stores executed
system.cpu.iew.exec_rate                     1.794847                       # Inst execution rate
system.cpu.iew.wb_sent                      927229687                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     925155815                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 694714961                       # num instructions producing a value
system.cpu.iew.wb_consumers                 860556445                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.786442                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.807286                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        96929199                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          104931                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1890174                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    501206867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.744921                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.844425                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    229293028     45.75%     45.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     56442173     11.26%     57.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16727338      3.34%     60.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10307935      2.06%     62.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4    188436393     37.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    501206867                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            874566226                       # Number of instructions committed
system.cpu.commit.committedOps              874566226                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      219650767                       # Number of memory references committed
system.cpu.commit.loads                     164258684                       # Number of loads committed
system.cpu.commit.membars                       47462                       # Number of memory barriers committed
system.cpu.commit.branches                   73957524                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                  386609706                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 596013044                       # Number of committed integer instructions.
system.cpu.commit.function_calls              2773893                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      9100674      1.04%      1.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        324726999     37.13%     38.17% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult        20433003      2.34%     40.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     40.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd      160845670     18.39%     58.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp        2089025      0.24%     59.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt       33632103      3.85%     62.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult      94242211     10.78%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     73.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv        3320821      0.38%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.14% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt       1107040      0.13%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        93337109     10.67%     84.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       34989525      4.00%     88.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead     70969037      8.11%     97.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite     20403799      2.33%     99.39% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess       5369210      0.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         874566226                       # Class of committed instruction
system.cpu.commit.bw_lim_events             188436393                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   1277372735                       # The number of ROB reads
system.cpu.rob.rob_writes                  1956535016                       # The number of ROB writes
system.cpu.timesIdled                          255536                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3138403                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles                        14391                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts                   865465826                       # Number of Instructions Simulated
system.cpu.committedOps                     865465826                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.598379                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.598379                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.671183                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.671183                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                830869299                       # number of integer regfile reads
system.cpu.int_regfile_writes               426211447                       # number of integer regfile writes
system.cpu.fp_regfile_reads                 563569566                       # number of floating regfile reads
system.cpu.fp_regfile_writes                357970276                       # number of floating regfile writes
system.cpu.misc_regfile_reads               494982409                       # number of misc regfile reads
system.cpu.misc_regfile_writes                2259841                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           6360999                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           201379565                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6360999                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.658481                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1710995447                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1710995447                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    149240055                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       149240055                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     52104924                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       52104924                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        32828                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        32828                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        32149                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        32149                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data     201344979                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        201344979                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    201344979                       # number of overall hits
system.cpu.dcache.overall_hits::total       201344979                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      8413071                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8413071                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      3253308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3253308                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data         2966                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2966                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            5                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data     11666379                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       11666379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     11666379                       # number of overall misses
system.cpu.dcache.overall_misses::total      11666379                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 199978468000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 199978468000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 124261242576                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 124261242576                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     86118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     86118000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        72000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        72000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 324239710576                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 324239710576                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 324239710576                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 324239710576                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157653126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157653126                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     55358232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     55358232                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        35794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        35794                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        32154                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        32154                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    213011358                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    213011358                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    213011358                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    213011358                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.053364                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053364                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058768                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058768                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.082863                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.082863                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000156                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000156                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.054769                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054769                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.054769                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054769                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23769.972701                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23769.972701                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38195.351493                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38195.351493                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 29035.064059                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29035.064059                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        14400                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14400                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 27792.660480                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 27792.660480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 27792.660480                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 27792.660480                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       352601                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3705508                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29916                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           54912                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.786368                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    67.480842                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       543643                       # number of writebacks
system.cpu.dcache.writebacks::total            543643                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      2387066                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2387066                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data      2920626                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      2920626                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          639                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          639                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      5307692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5307692                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      5307692                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5307692                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      6026005                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6026005                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       332682                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       332682                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data         2327                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2327                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      6358687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6358687                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      6358687                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6358687                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data           98                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          349                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          447                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          447                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  88600542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88600542000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  10712986192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10712986192                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     60364000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60364000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        67000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        67000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  99313528192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99313528192                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  99313528192                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99313528192                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     21619500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21619500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     21619500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21619500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.038223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038223                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.006010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006010                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.065011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065011                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000156                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029851                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029851                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029851                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029851                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 14703.031610                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14703.031610                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32201.881052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32201.881052                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 25940.696175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25940.696175                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        13400                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13400                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15618.559019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15618.559019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15618.559019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15618.559019                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 220607.142857                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 220607.142857                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 48365.771812                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 48365.771812                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements            679636                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.986527                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            96441829                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            679636                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            141.902179                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.986527                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999947                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         194988885                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        194988885                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     96448350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96448350                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      96448350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96448350                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     96448350                       # number of overall hits
system.cpu.icache.overall_hits::total        96448350                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       706266                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        706266                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       706266                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         706266                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       706266                       # number of overall misses
system.cpu.icache.overall_misses::total        706266                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  10745231499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  10745231499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  10745231499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  10745231499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  10745231499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  10745231499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97154616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97154616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97154616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97154616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97154616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97154616                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007270                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007270                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007270                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007270                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007270                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007270                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15214.142404                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15214.142404                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15214.142404                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15214.142404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15214.142404                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15214.142404                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          549                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    39.214286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks       679636                       # number of writebacks
system.cpu.icache.writebacks::total            679636                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        26613                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        26613                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        26613                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        26613                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        26613                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        26613                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       679653                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       679653                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       679653                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       679653                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       679653                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       679653                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   9687079499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   9687079499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   9687079499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   9687079499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   9687079499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   9687079499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006996                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006996                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006996                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006996                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006996                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14252.978357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14252.978357                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14252.978357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14252.978357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14252.978357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14252.978357                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  14                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   118784                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         15                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  102                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 102                       # Transaction distribution
system.iobus.trans_dist::WriteReq                1277                       # Transaction distribution
system.iobus.trans_dist::WriteResp               1277                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          554                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            8                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          172                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          894                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    2758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         2216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           86                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2437                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       118816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       118816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   121253                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               621000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 7000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              129000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              135500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             8721337                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              545000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              936000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                  932                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  932                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 8388                       # Number of tag accesses
system.iocache.tags.data_accesses                8388                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          928                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          928                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          932                       # number of demand (read+write) misses
system.iocache.demand_misses::total               932                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          932                       # number of overall misses
system.iocache.overall_misses::total              932                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       479997                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       479997                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide    116931340                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total    116931340                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide    117411337                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total    117411337                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide    117411337                       # number of overall miss cycles
system.iocache.overall_miss_latency::total    117411337                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          928                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          928                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          932                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             932                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          932                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            932                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119999.250000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119999.250000                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 126003.599138                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 126003.599138                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 125977.829399                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 125977.829399                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 125977.829399                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 125977.829399                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           138                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           69                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks             928                       # number of writebacks
system.iocache.writebacks::total                  928                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide          928                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          928                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          932                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          932                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       279997                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       279997                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide     70520283                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     70520283                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     70800280                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     70800280                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     70800280                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     70800280                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 69999.250000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69999.250000                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 75991.684267                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75991.684267                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 75965.965665                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 75965.965665                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 75965.965665                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 75965.965665                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    214608                       # number of replacements
system.l2.tags.tagsinuse                  4095.999935                       # Cycle average of tags in use
system.l2.tags.total_refs                    15473165                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    214608                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     72.099665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      163.920020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        321.081763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       3610.998152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.040020                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.078389                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.881591                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1776                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 112864153                       # Number of tag accesses
system.l2.tags.data_accesses                112864153                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       543643                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           543643                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       679589                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           679589                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu.data               5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu.data             256952                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                256952                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          665158                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             665158                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        5910549                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5910549                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                665158                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               6167501                       # number of demand (read+write) hits
system.l2.demand_hits::total                  6832659                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               665158                       # number of overall hits
system.l2.overall_hits::cpu.data              6167501                       # number of overall hits
system.l2.overall_hits::total                 6832659                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  2                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            76107                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               76107                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         14469                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            14469                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       117393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          117393                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               14469                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              193500                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207969                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              14469                       # number of overall misses
system.l2.overall_misses::cpu.data             193500                       # number of overall misses
system.l2.overall_misses::total                207969                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   7487851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7487851000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1581346000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1581346000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  17292564500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  17292564500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1581346000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   24780415500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      26361761500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1581346000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  24780415500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     26361761500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       543643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       543643                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       679589                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       679589                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               13                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         333059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            333059                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       679627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         679627                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      6027942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6027942                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            679627                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           6361001                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7040628                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           679627                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          6361001                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7040628                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.153846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.153846                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.228509                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.228509                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.021290                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021290                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.019475                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.019475                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.021290                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.030420                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029538                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.021290                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.030420                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029538                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98385.838359                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98385.838359                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 109292.003594                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 109292.003594                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 147304.903188                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 147304.903188                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 109292.003594                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 128064.162791                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 126758.129817                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 109292.003594                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 128064.162791                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 126758.129817                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                98450                       # number of writebacks
system.l2.writebacks::total                     98450                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          612                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           612                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             2                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        76107                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          76107                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        14469                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        14469                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       117393                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       117393                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          14469                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         193500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207969                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         14469                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        193500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207969                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data           98                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           98                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          349                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          349                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data          447                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          447                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        40000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   6726781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6726781000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1436656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1436656000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  16118896000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  16118896000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1436656000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  22845677000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24282333000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1436656000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  22845677000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24282333000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data     20394500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     20394500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data     20394500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     20394500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.153846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.228509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.228509                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.021290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021290                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.019475                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.019475                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.021290                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.030420                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029538                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.021290                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.030420                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029538                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        20000                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88385.838359                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88385.838359                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 99292.003594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 99292.003594                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 137307.130749                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 137307.130749                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 99292.003594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 118065.514212                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 116759.387216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 99292.003594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 118065.514212                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 116759.387216                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 208107.142857                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 208107.142857                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 45625.279642                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 45625.279642                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        418025                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       209134                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                  98                       # Transaction distribution
system.membus.trans_dist::ReadResp             131962                       # Transaction distribution
system.membus.trans_dist::WriteReq                349                       # Transaction distribution
system.membus.trans_dist::WriteResp               349                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        99378                       # Transaction distribution
system.membus.trans_dist::CleanEvict           109523                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq             76106                       # Transaction distribution
system.membus.trans_dist::ReadExResp            76106                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        131866                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           928                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         1864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         1864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       623888                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       624786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 626650                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       118784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       118784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2437                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39219200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39221637                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39340421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               20                       # Total snoops (count)
system.membus.snoopTraffic                       2560                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            209350                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000100                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010015                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  209329     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      21      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              209350                       # Request fanout histogram
system.membus.reqLayer0.occupancy              909000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1256837171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                2500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              36503                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         1946084000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests     14081307                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7040638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          856                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           7450                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         7405                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           45                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                 98                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           6707694                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               349                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       642093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       679636                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5933514                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              13                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           333059                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          333059                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        679653                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6027946                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            2                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      2038916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     19083934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21122850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    173985664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    883796997                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1057782661                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          214642                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12605312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          7255732                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001151                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034093                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7247424     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   8263      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     45      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7255732                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         9487609500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             8997                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1701240276                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15902848363                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.1                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 258944848000                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                    93      0.44%      0.44% # number of callpals executed
system.cpu.kern.callpal::swpipl                 10781     50.48%     50.91% # number of callpals executed
system.cpu.kern.callpal::rdps                    1040      4.87%     55.78% # number of callpals executed
system.cpu.kern.callpal::rti                     1348      6.31%     62.09% # number of callpals executed
system.cpu.kern.callpal::callsys                  671      3.14%     65.23% # number of callpals executed
system.cpu.kern.callpal::rdunique                7426     34.77%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  21359                       # number of callpals executed
system.cpu.kern.inst.hwrei                     551580                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              1441                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1327                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                1327                      
system.cpu.kern.mode_good::user                  1327                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.920888                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.958815                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5703656500      2.20%      2.20% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         253240905000     97.80%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       93                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     4774     38.50%     38.50% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.04%     38.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     266      2.15%     40.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    7355     59.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                12400                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      4766     48.62%     48.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.05%     48.67% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      266      2.71%     51.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     4766     48.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  9803                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             257331452000     99.38%     99.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 3692500      0.00%     99.38% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               188172000      0.07%     99.45% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1421245000      0.55%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         258944561500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998324                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.647995                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.790565                       # fraction of swpipl calls that actually changed the ipl

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001728                       # Number of seconds simulated
sim_ticks                                  1727864500                       # Number of ticks simulated
final_tick                               2806541976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              266402414                       # Simulator instruction rate (inst/s)
host_op_rate                                266402069                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              306159113                       # Simulator tick rate (ticks/s)
host_mem_usage                                 742512                       # Number of bytes of host memory used
host_seconds                                     5.64                       # Real time elapsed on the host
sim_insts                                  1503486725                       # Number of instructions simulated
sim_ops                                    1503486725                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          402944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1293312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1696256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       402944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        402944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       665856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          665856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             3148                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            10104                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13252                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5202                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5202                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          233203472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          748503138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             981706610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     233203472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233203472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       385363551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            385363551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       385363551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         233203472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         748503138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1367070161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13252                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5202                       # Number of write requests accepted
system.mem_ctrls.readBursts                     26504                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10404                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1695872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  665472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1696256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               665856                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1656                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1572                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               618                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               707                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               430                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              581                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1727944500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 26504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10404                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    9446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    3226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         6780                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    348.252507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   247.685567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.193428                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          228      3.36%      3.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3085     45.50%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1192     17.58%     66.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          582      8.58%     75.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          337      4.97%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          228      3.36%     83.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          205      3.02%     86.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          111      1.64%     88.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          812     11.98%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         6780                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      41.842022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.974523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     22.672413                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              3      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           104     16.43%     16.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           155     24.49%     41.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            89     14.06%     55.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            81     12.80%     68.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            58      9.16%     77.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            48      7.58%     84.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            26      4.11%     89.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            19      3.00%     92.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            21      3.32%     95.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             9      1.42%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            8      1.26%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            5      0.79%     98.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            3      0.47%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           633                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          633                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.426540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.402293                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.926777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              509     80.41%     80.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      1.90%     82.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91     14.38%     96.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                9      1.42%     98.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               11      1.74%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           633                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    697312000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1194149500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  132490000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     26315.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45065.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       981.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       385.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    981.71                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    385.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.68                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.06                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22496                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7629                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.33                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      93635.23                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.64                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 22583820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 12022560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                86622480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               27796500                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         133991520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            278715180                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              4073280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       379606890                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        77031360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         20825340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1043328360                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            603.825335                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1105273000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3098750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      56722000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     72834750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    200603250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     562173500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    832432250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 25761120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 13707540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               102573240                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               26481060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         133991520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            241784310                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5943840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       446564790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        51072960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         19524300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1067404680                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            617.759483                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1182182500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7622250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      56710000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     69847500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    133002000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     481285500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    979397250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  494114                       # Number of BP lookups
system.cpu.branchPred.condPredicted            404431                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             16989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               355993                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  141945                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             39.872975                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   33575                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                773                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          144264                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              15686                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           128578                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4112                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       351328                       # DTB read hits
system.cpu.dtb.read_misses                       3723                       # DTB read misses
system.cpu.dtb.read_acv                            41                       # DTB read access violations
system.cpu.dtb.read_accesses                   158844                       # DTB read accesses
system.cpu.dtb.write_hits                      236313                       # DTB write hits
system.cpu.dtb.write_misses                      1338                       # DTB write misses
system.cpu.dtb.write_acv                           52                       # DTB write access violations
system.cpu.dtb.write_accesses                   86469                       # DTB write accesses
system.cpu.dtb.data_hits                       587641                       # DTB hits
system.cpu.dtb.data_misses                       5061                       # DTB misses
system.cpu.dtb.data_acv                            93                       # DTB access violations
system.cpu.dtb.data_accesses                   245313                       # DTB accesses
system.cpu.itb.fetch_hits                      136488                       # ITB hits
system.cpu.itb.fetch_misses                      5511                       # ITB misses
system.cpu.itb.fetch_acv                          101                       # ITB acv
system.cpu.itb.fetch_accesses                  141999                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.pwrStateResidencyTicks::ON      1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3455729                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             546215                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2398793                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      494114                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             191206                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2421708                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   59026                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 5077                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         40003                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    309166                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  8541                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3042534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.788419                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.515783                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2339358     76.89%     76.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    63084      2.07%     78.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    74914      2.46%     81.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74831      2.46%     83.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   490347     16.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3042534                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.142984                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.694150                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   417137                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2008450                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    534789                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 54277                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  27881                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               136749                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  1704                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                2083840                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  4410                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  27881                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   455595                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  365049                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1223828                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    553331                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                416850                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                2027014                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1079                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12855                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  15526                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 341538                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1394953                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               2559604                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          2556161                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2991                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1122372                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   272578                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              54002                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          10118                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    182787                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               383000                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              248910                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             64906                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            40481                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1871642                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               56112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1793617                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5005                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          329446                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       170047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          30308                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3042534                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.589514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.179521                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2272348     74.69%     74.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              275747      9.06%     83.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              161390      5.30%     89.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              137106      4.51%     93.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              195943      6.44%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3042534                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5877      0.33%      0.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1138074     63.45%     63.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2109      0.12%     63.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1353      0.08%     63.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     63.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     63.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     63.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                 246      0.01%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               373802     20.84%     84.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              238939     13.32%     98.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1572      0.09%     98.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1433      0.08%     98.32% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess              30205      1.68%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1793617                       # Type of FU issued
system.cpu.iq.rate                           0.519027                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6625537                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2253706                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1743498                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                9236                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               4891                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         4542                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1783129                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    4611                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            13127                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        76210                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1424                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        23167                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          637                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           326                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  27881                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  271028                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 56774                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1964674                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             10256                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                383000                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               248910                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              41606                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   2035                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 54306                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1424                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7267                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        20366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                27633                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1771856                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                356435                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             21761                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         36920                       # number of nop insts executed
system.cpu.iew.exec_refs                       594532                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   278084                       # Number of branches executed
system.cpu.iew.exec_stores                     238097                       # Number of stores executed
system.cpu.iew.exec_rate                     0.512730                       # Inst execution rate
system.cpu.iew.wb_sent                        1761296                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1748040                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    869863                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1152108                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.505838                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.755019                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          322796                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           25804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             24967                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2981277                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.546381                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.209996                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2332994     78.25%     78.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       237983      7.98%     86.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       101989      3.42%     89.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        46293      1.55%     91.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       262018      8.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2981277                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1628912                       # Number of instructions committed
system.cpu.commit.committedOps                1628912                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         532533                       # Number of memory references committed
system.cpu.commit.loads                        306790                       # Number of loads committed
system.cpu.commit.membars                       12691                       # Number of memory barriers committed
system.cpu.commit.branches                     252592                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4419                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1564772                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24002                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31097      1.91%      1.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1018393     62.52%     64.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2073      0.13%     64.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     64.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           1305      0.08%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              5      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             1      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv            246      0.02%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          317960     19.52%     84.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         224765     13.80%     97.97% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1521      0.09%     98.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1340      0.08%     98.15% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess         30205      1.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1628912                       # Class of committed instruction
system.cpu.commit.bw_lim_events                262018                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4648754                       # The number of ROB reads
system.cpu.rob.rob_writes                     3964934                       # The number of ROB writes
system.cpu.timesIdled                            6359                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          413195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1598309                       # Number of Instructions Simulated
system.cpu.committedOps                       1598309                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.162116                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.162116                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.462510                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.462510                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  2315395                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1238053                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      2923                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2775                       # number of floating regfile writes
system.cpu.misc_regfile_reads                   50762                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33515                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             16174                       # number of replacements
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              516208                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.418624                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4524550                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4524550                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       298908                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          298908                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       147042                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147042                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         8839                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8839                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         8908                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8908                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        445950                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           445950                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       445950                       # number of overall hits
system.cpu.dcache.overall_hits::total          445950                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        29871                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         29871                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        69456                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        69456                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          522                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          522                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        99327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        99327                       # number of overall misses
system.cpu.dcache.overall_misses::total         99327                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   2038502500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2038502500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   5869652500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5869652500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     30614500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     30614500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total        14000                       # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   7908155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7908155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   7908155000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7908155000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       328779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       328779                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       216498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       216498                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         9361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9361                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         8909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8909                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       545277                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       545277                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       545277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       545277                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.090854                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090854                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.320816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.320816                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.055763                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.055763                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.000112                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.000112                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.182159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.182159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.182159                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.182159                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68243.530515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68243.530515                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84508.933713                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84508.933713                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 58648.467433                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 58648.467433                       # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data        14000                       # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total        14000                       # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79617.374933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79617.374933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79617.374933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79617.374933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3607                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          367                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               125                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.856000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    91.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         9790                       # number of writebacks
system.cpu.dcache.writebacks::total              9790                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        18982                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        18982                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        64449                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        64449                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data          242                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total          242                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        83431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        83431                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        83431                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        83431                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        10889                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10889                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         5007                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5007                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          280                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          280                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        15896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        15896                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        15896                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        15896                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          133                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          133                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data          433                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          433                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    665488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    665488000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    401057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    401057000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     14391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     14391000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total        13000                       # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1066545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1066545000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1066545000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1066545000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data     71980500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     71980500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data     71980500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     71980500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.033120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.023127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023127                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.029911                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029911                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data     0.000112                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029152                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029152                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029152                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029152                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61115.621269                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61115.621269                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80099.261035                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80099.261035                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 51396.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51396.428571                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total        13000                       # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 67095.181178                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67095.181178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 67095.181178                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67095.181178                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data       239935                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       239935                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 166236.720554                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 166236.720554                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             10767                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.198352                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              305781                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11022                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             27.742787                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.198352                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.996869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996869                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            629108                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           629108                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       296682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          296682                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        296682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           296682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       296682                       # number of overall hits
system.cpu.icache.overall_hits::total          296682                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        12484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         12484                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        12484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          12484                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        12484                       # number of overall misses
system.cpu.icache.overall_misses::total         12484                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    518921500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    518921500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    518921500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    518921500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    518921500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    518921500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       309166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       309166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       309166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       309166                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       309166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       309166                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.040380                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.040380                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.040380                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.040380                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.040380                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.040380                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41566.925665                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41566.925665                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 41566.925665                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41566.925665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 41566.925665                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41566.925665                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.555556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        10767                       # number of writebacks
system.cpu.icache.writebacks::total             10767                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst         1708                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1708                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst         1708                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1708                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst         1708                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1708                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        10776                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        10776                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        10776                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        10776                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        10776                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        10776                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    417552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    417552000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    417552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    417552000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    417552000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    417552000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.034855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.034855                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.034855                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.034855                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.034855                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.034855                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 38748.329621                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38748.329621                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 38748.329621                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38748.329621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 38748.329621                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38748.329621                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  300                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 300                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 133                       # Transaction distribution
system.iobus.trans_dist::WriteResp                133                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           18                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          784                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     866                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           72                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      552                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                14000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               65000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              592000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              733000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    8                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     13384                       # number of replacements
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                      110991                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     17480                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.349600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       90.961535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1163.676181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2841.362284                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.022207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.284101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.693692                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1431                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          130                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    443928                       # Number of tag accesses
system.l2.tags.data_accesses                   443928                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         9790                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9790                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        10744                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            10744                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu.data               1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               1138                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1138                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            7626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               7626                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           4932                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4932                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  7626                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6070                       # number of demand (read+write) hits
system.l2.demand_hits::total                    13696                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7626                       # number of overall hits
system.l2.overall_hits::cpu.data                 6070                       # number of overall hits
system.l2.overall_hits::total                   13696                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             3870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3870                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          3148                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3148                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         6234                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6234                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                3148                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               10104                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13252                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               3148                       # number of overall misses
system.l2.overall_misses::cpu.data              10104                       # number of overall misses
system.l2.overall_misses::total                 13252                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    381527000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     381527000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    319142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    319142500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    609510000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    609510000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     319142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     991037000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1310179500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    319142500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    991037000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1310179500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         9790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9790                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        10744                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        10744                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                2                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           5008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5008                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        10774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          10774                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        11166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11166                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             10774                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             16174                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26948                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            10774                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            16174                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26948                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.772764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.772764                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.292185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.292185                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.558302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.558302                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.292185                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.624706                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.491762                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.292185                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.624706                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.491762                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 98585.788114                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98585.788114                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 101379.447268                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 101379.447268                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 97771.896054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97771.896054                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 101379.447268                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 98083.630245                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98866.548446                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 101379.447268                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 98083.630245                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98866.548446                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                 5202                       # number of writebacks
system.l2.writebacks::total                      5202                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks            7                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             7                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3870                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         3148                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3148                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         6234                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6234                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           3148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          10104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13252                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          3148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         10104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13252                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          300                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          300                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          133                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          133                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data          433                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          433                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    342827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    342827000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    287662500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    287662500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    547170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    547170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    287662500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    889997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1177659500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    287662500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    889997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1177659500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data     68226000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     68226000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data     68226000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     68226000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.772764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.772764                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.292185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.292185                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.558302                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.558302                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.292185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.624706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.491762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.292185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.624706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.491762                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 88585.788114                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88585.788114                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 91379.447268                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 91379.447268                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 87771.896054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87771.896054                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 91379.447268                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 88083.630245                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88866.548446                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 91379.447268                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 88083.630245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88866.548446                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data       227420                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total       227420                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 157565.819861                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 157565.819861                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         26416                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13156                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 300                       # Transaction distribution
system.membus.trans_dist::ReadResp               9682                       # Transaction distribution
system.membus.trans_dist::WriteReq                133                       # Transaction distribution
system.membus.trans_dist::WriteResp               133                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5202                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7962                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3870                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3870                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        39668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        40534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  40534                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2362112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2362664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2362664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13685                       # Request fanout histogram
system.membus.reqLayer0.occupancy              671000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            70511500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy          124892750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests        53894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        26941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          202                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            296                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          296                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                300                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22242                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               133                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        14992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        10767                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           14566                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               2                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5008                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         10776                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11166                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        32317                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        49394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 81711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      2757248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      3323944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6081192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           13386                       # Total snoops (count)
system.tol2bus.snoopTraffic                    666112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            40770                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012019                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.108970                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  40280     98.80%     98.80% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    490      1.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              40770                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           68344000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          26956467                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40807491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   1727864500                       # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   120      3.49%      3.49% # number of callpals executed
system.cpu.kern.callpal::tbi                        6      0.17%      3.67% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3009     87.60%     91.27% # number of callpals executed
system.cpu.kern.callpal::rdps                      11      0.32%     91.59% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     91.62% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     91.64% # number of callpals executed
system.cpu.kern.callpal::rti                      203      5.91%     97.55% # number of callpals executed
system.cpu.kern.callpal::callsys                   42      1.22%     98.78% # number of callpals executed
system.cpu.kern.callpal::imb                        9      0.26%     99.04% # number of callpals executed
system.cpu.kern.callpal::rdunique                  33      0.96%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3435                       # number of callpals executed
system.cpu.kern.inst.hwrei                       5143                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               323                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 193                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 193                      
system.cpu.kern.mode_good::user                   193                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.597523                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.748062                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         1013189000     58.66%     58.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            714090500     41.34%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      120                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1552     48.18%     48.18% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       8      0.25%     48.43% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       1      0.03%     48.46% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1660     51.54%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3221                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1550     49.86%     49.86% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        8      0.26%     50.11% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        1      0.03%     50.14% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1550     49.86%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3109                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               1439153000     83.32%     83.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 5708000      0.33%     83.65% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                  428500      0.02%     83.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               281990000     16.33%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           1727279500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998711                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.933735                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.965228                       # fraction of swpipl calls that actually changed the ipl

---------- End Simulation Statistics   ----------
