// Seed: 3670317006
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input wire id_5,
    input wand id_6,
    input tri0 id_7,
    input wand id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11
);
  wire id_13;
endmodule
module module_1 #(
    parameter id_2 = 32'd33,
    parameter id_3 = 32'd43,
    parameter id_6 = 32'd4
) (
    input wand id_0,
    input wor id_1,
    input tri1 _id_2,
    output tri _id_3,
    input supply1 id_4,
    output uwire id_5,
    input wand _id_6
);
  assign id_5 = id_6;
  wire id_8;
  wire ["" : (  1  )] id_9;
  logic [id_3 : 1  >  id_2] id_10[1 : id_6][1 'b0 : (  -1 'b0 )];
  logic id_11;
  ;
  logic [{  1  ,  -1 'b0 } : id_3] id_12;
  ;
  wire id_13;
  assign id_5 = -1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_1,
      id_4,
      id_4,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign id_10[-1] = 1;
endmodule
