# Reading pref.tcl
# do CounterN_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/FASE1/FreqDivider.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:56 on May 16,2022
# vcom -reportprogress 300 -93 -work work C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/FASE1/FreqDivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FreqDivider
# -- Compiling architecture Behavioral of FreqDivider
# End time: 18:19:56 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/FASE1/Tb_FreqDivider.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:03 on May 16,2022
# vcom -reportprogress 300 -work work C:/Users/joaog/LSD/TESTING/MICRO-PROJETO/FASE1/Tb_FreqDivider.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Tb_FreqDivider
# -- Compiling architecture Stimulus of Tb_FreqDivider
# -- Loading package NUMERIC_STD
# -- Loading entity FreqDivider
# End time: 18:20:03 on May 16,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim rtl_work.tb_freqdivider(stimulus)
# vsim rtl_work.tb_freqdivider(stimulus) 
# Start time: 18:20:08 on May 16,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading rtl_work.tb_freqdivider(stimulus)
# Loading rtl_work.freqdivider(behavioral)
add wave -position end  sim:/tb_freqdivider/s_clkIn
add wave -position end  sim:/tb_freqdivider/s_reset
add wave -position end  sim:/tb_freqdivider/s_clkOut
run
# End time: 18:20:48 on May 16,2022, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
