/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire [2:0] _06_;
  wire [2:0] _07_;
  wire [9:0] _08_;
  wire [6:0] _09_;
  reg [5:0] _10_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [8:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_56z;
  wire [4:0] celloutsig_0_57z;
  wire [26:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [22:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _11_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 9'h000;
    else _11_ <= { celloutsig_1_1z[4:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign { _08_[9:6], _08_[4:0] } = _11_;
  assign celloutsig_0_36z = ~(celloutsig_0_6z[4] & celloutsig_0_27z);
  assign celloutsig_1_18z = ~(celloutsig_1_15z[9] & celloutsig_1_11z);
  assign celloutsig_0_50z = !(_02_ ? celloutsig_0_19z : celloutsig_0_41z[8]);
  assign celloutsig_0_56z = !(celloutsig_0_7z[1] ? celloutsig_0_14z : _03_);
  assign celloutsig_1_19z = !(1'h0 ? celloutsig_1_6z[2] : celloutsig_1_18z);
  assign celloutsig_0_35z = ~(_04_ | celloutsig_0_4z);
  assign celloutsig_0_11z = ~(celloutsig_0_5z[3] | celloutsig_0_6z[8]);
  assign celloutsig_0_23z = ~(celloutsig_0_22z | celloutsig_0_20z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[4] | celloutsig_0_0z[1]) & celloutsig_0_2z[11]);
  assign celloutsig_0_19z = ~((celloutsig_0_13z | celloutsig_0_18z) & celloutsig_0_17z);
  assign celloutsig_0_14z = in_data[39] | celloutsig_0_9z[6];
  assign celloutsig_0_18z = celloutsig_0_8z | _05_;
  assign celloutsig_0_30z = celloutsig_0_8z | celloutsig_0_9z[4];
  assign celloutsig_0_1z = celloutsig_0_0z[2] ^ celloutsig_0_0z[0];
  reg [2:0] _26_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _26_ <= 3'h0;
    else _26_ <= { _04_, _06_[1], celloutsig_0_30z };
  assign { _07_[2:1], _02_ } = _26_;
  reg [2:0] _27_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _27_ <= 3'h0;
    else _27_ <= { celloutsig_0_6z[7:6], celloutsig_0_3z };
  assign { _00_, _01_, _03_ } = _27_;
  reg [6:0] _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _28_ <= 7'h00;
    else _28_ <= { celloutsig_0_6z[4:1], celloutsig_0_7z };
  assign { _09_[6:4], _05_, _04_, _06_[1], _09_[0] } = _28_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _10_ <= 6'h00;
    else _10_ <= { celloutsig_0_7z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_17z };
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } == { celloutsig_0_2z[4:1], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_0z[2:1], _09_[6:4], _05_, _04_, _06_[1], _09_[0], celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_17z } == { celloutsig_0_5z[14:3], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_27z = celloutsig_0_25z[2:0] == celloutsig_0_21z[7:5];
  assign celloutsig_1_0z = in_data[108:100] >= in_data[113:105];
  assign celloutsig_1_2z = { in_data[175:169], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } >= { in_data[188], celloutsig_1_0z, celloutsig_1_1z[5:1], 1'h0, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_12z = { in_data[54:50], celloutsig_0_8z, celloutsig_0_1z } >= celloutsig_0_6z[8:2];
  assign celloutsig_0_6z = { celloutsig_0_2z[9:3], celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, celloutsig_0_2z[9:4], celloutsig_0_3z, in_data[0] };
  assign celloutsig_1_6z = { celloutsig_1_0z, celloutsig_1_4z[3:2], 1'h0, celloutsig_1_4z[0] } % { 1'h1, celloutsig_1_1z[2:1], 1'h0, celloutsig_1_0z };
  assign celloutsig_1_7z = { in_data[131], celloutsig_1_2z, celloutsig_1_2z, 1'h0 } % { 1'h1, celloutsig_1_4z[2], 1'h0, celloutsig_1_4z[0] };
  assign celloutsig_1_9z = { celloutsig_1_4z[3:2], 1'h0, celloutsig_1_4z[0], celloutsig_1_6z } % { 1'h1, celloutsig_1_4z[2], 1'h0, celloutsig_1_4z[0], celloutsig_1_6z[4:1], in_data[96] };
  assign celloutsig_1_10z = { celloutsig_1_8z[3:2], _08_[9:6], 1'h0, _08_[4:0] } % { 2'h2, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_15z = { in_data[144:132], _08_[9:6], 1'h0, _08_[4:0] } % { 1'h1, in_data[168:153], celloutsig_1_1z[5:1], 1'h0 };
  assign celloutsig_0_13z = celloutsig_0_2z[13:3] != { celloutsig_0_2z[8:1], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[10:8] | in_data[95:93];
  assign celloutsig_0_25z = { _09_[4], _05_, _04_, _06_[1], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_17z, celloutsig_0_11z } | { _00_, _01_, _03_, celloutsig_0_14z, _00_, _01_, _03_, celloutsig_0_22z };
  assign celloutsig_1_11z = | { celloutsig_1_10z[11:1], celloutsig_1_7z };
  assign celloutsig_0_8z = | { in_data[22:16], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_17z = ~^ { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_7z = celloutsig_0_0z << celloutsig_0_6z[7:5];
  assign celloutsig_0_16z = in_data[57:38] << { celloutsig_0_9z[6:0], _09_[6:4], _05_, _04_, _06_[1], _09_[0], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_14z };
  assign celloutsig_0_9z = { celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_4z } <<< { celloutsig_0_6z[5:0], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_32z = { _09_[5:4], celloutsig_0_23z } ~^ { _10_[5], celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_57z = { celloutsig_0_0z[2:1], celloutsig_0_22z, celloutsig_0_30z, celloutsig_0_3z } ~^ { celloutsig_0_30z, celloutsig_0_50z, celloutsig_0_32z };
  assign celloutsig_0_21z = { celloutsig_0_6z[0], celloutsig_0_3z, _09_[6:4], _05_, _04_, _06_[1], _09_[0] } ~^ { celloutsig_0_16z[10:6], celloutsig_0_13z, celloutsig_0_7z };
  assign celloutsig_0_41z = { celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_32z, celloutsig_0_35z, celloutsig_0_36z, celloutsig_0_8z, celloutsig_0_3z } ^ { celloutsig_0_25z[7:4], celloutsig_0_30z, _07_[2:1], _02_, celloutsig_0_35z };
  assign celloutsig_0_5z = in_data[48:22] ^ { in_data[94:77], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[69:56] ^ { in_data[36], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = ~((celloutsig_0_12z & celloutsig_0_13z) | (celloutsig_0_19z & celloutsig_0_11z));
  assign { celloutsig_1_1z[3:1], celloutsig_1_1z[5:4] } = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, in_data[115:114] } ^ { in_data[172:170], in_data[174:173] };
  assign celloutsig_1_8z[4:1] = in_data[112:109] ~^ in_data[185:182];
  assign { celloutsig_1_4z[3:2], celloutsig_1_4z[0] } = { _08_[7:6], _08_[4] } & { in_data[139:138], in_data[136] };
  assign { _06_[2], _06_[0] } = { _04_, celloutsig_0_30z };
  assign _07_[0] = _02_;
  assign _08_[5] = 1'h0;
  assign _09_[3:1] = { _05_, _04_, _06_[1] };
  assign celloutsig_1_1z[0] = 1'h0;
  assign celloutsig_1_4z[1] = 1'h0;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
