
profiles:
  - name: verilog_adder
    title: "4-bit Adder Verilog Compilation and Testing"
    description: "Compiles and tests a simple 4-bit ripple carry adder"
    
    configuration:
      environment:
        PATH: "$PATH:/usr/local/bin"
      
      # Source files to track
      source: "track_repo_dir('src', ext='.v')"
      
      # Output files to track  
      output: "track_build_dir('build', ext='.v')"
    
    apis:
      - name: compile_verilog
        description: "Compile Verilog source files"
        command: "iverilog -o $HAGENT_BUILD_DIR/adder_compiled adder.v"
        cwd: "$HAGENT_REPO_DIR"
        
      - name: compile_with_testbench
        description: "Compile Verilog source and testbench"
        command: "iverilog -o $HAGENT_BUILD_DIR/adder_test adder.v adder_tb.v"
        cwd: "$HAGENT_REPO_DIR"
        
      - name: run_testbench
        description: "Run the adder testbench"
        command: "vvp ./adder_test"
        cwd: "$HAGENT_BUILD_DIR"
        
      - name: check_syntax
        description: "Check Verilog syntax without compilation"
        command: "iverilog -t null adder.v"
        cwd: "$HAGENT_REPO_DIR"
        
      - name: check_testbench_syntax
        description: "Check testbench syntax"
        command: "iverilog -t null adder.v adder_tb.v"
        cwd: "$HAGENT_REPO_DIR"
