 [spin_unlock.lock, TLan_HandleInterrupt.dev->priv, TLan_HandleInterrupt.priv, &(TLan_HandleInterrupt.priv->lock), spin_lock.lock, (TLan_HandleInterrupt.dev->base_addr + 10), ((unsigned short)(TLan_HandleInterrupt.dev->base_addr + 10)), TLan_HandleInterrupt.dev->base_addr]
 [__request_region_Rsmp_1a1a4f09.name, ((ptr(char))&(GLOBAL.TLanSignature)), request_irq_Rsmp_0c60f2e0.dd, &(GLOBAL.TLanSignature)]
 [&(TLan_EeReadByte.dev->priv), &(TLan_EeReadByte.dev->base_addr), TLan_EeReadByte.dev]
 [&(&(GLOBAL.speed)[GLOBAL.boards_found]), &(GLOBAL.speed)]
 [__release_region_Rsmp_d49501d4.reso, __request_region_Rsmp_1a1a4f09.reso, &(GLOBAL.ioport_resource_Rsmp_865ebccd)]
 [&(&(GLOBAL.aui)[GLOBAL.boards_found]), &(GLOBAL.aui)]
 [&(TLan_probe1.pdev->resource), tlan_init_one.pdev, &(pci_get_drvdata.pdev->driver_data), tlan_remove_one.pdev, pci_read_config_byte_Rsmp_e426c0e8.dev, TLan_probe1.pdev, pci_enable_device_Rsmp_d04fea08.dev, pci_set_master_Rsmp_2d0760ae.dev, pci_get_drvdata.pdev, &(pci_set_drvdata.pdev->driver_data), &(&(TLan_probe1.pdev->resource)[TLan_probe1.reg]), &(TLan_probe1.pdev->irq), pci_set_drvdata.pdev, &(&(TLan_probe1.pdev->resource)[TLan_probe1.reg].start), &(&(TLan_probe1.pdev->resource)[TLan_probe1.reg].flags)]
 [pci_read_config_byte_Rsmp_e426c0e8.val, &(TLan_probe1.pci_rev)]
 [pci_register_driver_Rsmp_de7b2751.dev, pci_module_init.drv, pci_unregister_driver_Rsmp_836ea211.dev, &(GLOBAL.tlan_driver)]
 [&(&(GLOBAL.duplex)[GLOBAL.boards_found]), &(GLOBAL.duplex)]
 [&(&(GLOBAL.TLanIntVector)[TLan_HandleInterrupt.type]), &(GLOBAL.TLanIntVector)]
 [&(&(GLOBAL.media)[(TLan_FinishReset.i - 5)]), &(GLOBAL.media)]
 [&(TLan_HandleRxEOC.dev->priv), TLan_HandleRxEOC.dev]
 [TLan_HandleInterrupt.dev, TLan_HandleInterrupt.dev_id, &(TLan_HandleInterrupt.dev->priv), &(TLan_HandleInterrupt.dev->base_addr)]
 [&(TLan_HandleRxEOC.priv->rxHead), &(TLan_HandleRxEOC.priv->rxList), TLan_HandleRxEOC.priv, TLan_HandleRxEOC.dev->priv, &(TLan_HandleRxEOC.priv->rxEocCount), &(TLan_HandleRxEOC.priv->rxTail), &(TLan_HandleRxEOC.priv->tlanRev)]
 [request_irq_Rsmp_0c60f2e0.handler, &(TLan_HandleInterrupt)]
 [TLan_probe1.ent, &(TLan_probe1.ent->driver_data), tlan_init_one.ent]
 [TLan_EeReceiveByte.data, TLan_EeReadByte.data]
 [TLan_Init.temp_4, ret$__request_region_Rsmp_1a1a4f09, __request_region_Rsmp_1a1a4f09.res]
 [&(TLan_ioctl.rq->ifr_ifru), main.rq, TLan_ioctl.data, &(TLan_ioctl.data->val_in), TLan_ioctl.rq, &(TLan_ioctl.data->val_out), &(TLan_ioctl.rq->ifr_ifru.ifru_data), &(TLan_ioctl.data->phy_id), TLan_MiiReadReg.val, &(TLan_ioctl.data->reg_num), &(TLan_FinishReset.tlphy_id2), &(TLan_PhyReset.value), &(TLan_PhyPrint.data0), &(TLan_PhyPrint.data3), &(TLan_PhyPrint.data1), &(TLan_PhyDetect.hi), &(TLan_FinishReset.partner), &(TLan_FinishReset.tlphy_par), &(TLan_PhyStartLink.tctl), &(TLan_HandleStatusCheck.tlphy_sts), &(TLan_PhyStartLink.status), &(TLan_FinishReset.status), &(TLan_PhyPrint.data2), &(TLan_PhyFinishAutoNeg.status), &(TLan_PhyDetect.lo), &(TLan_PhyFinishAutoNeg.an_lpa), &(TLan_PhyDetect.control), &(TLan_HandleStatusCheck.tlphy_ctl), &(TLan_PhyFinishAutoNeg.an_adv), &(TLan_FinishReset.tlphy_ctl), &(TLan_PhyStartLink.ability), &(TLan_FinishReset.tlphy_id1)]
 [queue_task.bh_list, &(GLOBAL.tq_immediate_Rsmp_0da0dcd1)]
 [TLan_EeReadByte.dev->priv, free_irq_Rsmp_f20dabd8.aa, &(TLan_HandleRxEOF.priv->adapter), main.skb, TLan_ReadAndClearStats.priv->stats.rx_frame_errors, ((int)TLan_PhyDetect.lo), TLan_PhyDetect.lo, &(TLan_HandleTxEOF.priv->txInProgress), ((((int)TLan_EeSendStart.io_base) + 12) + 1), ((unsigned short)((((int)TLan_EeSendStart.io_base) + 12) + 1)), &(TLan_probe1.priv->debug), TLan_EeSendStart.sio, &(TLan_HandleRxEOF.priv->rxTail), TLan_EeSendStart.io_base, ((int)TLan_EeSendStart.io_base), spin_unlock_irqrestore.a, tlan_remove_one.tmp, &(TLan_ReadAndClearStats.priv->stats.collisions), (((int)TLan_EeSendStart.io_base) + 8), ((unsigned short)(((int)TLan_EeSendStart.io_base) + 8)), &(TLan_ResetAdapter.priv->tlanFullDuplex), (((int)TLan_EeSendStart.io_base) + 12), TLan_FinishReset.tlphy_id2, ((int)TLan_FinishReset.tlphy_id2), TLan_PhyFinishAutoNeg.status, ((int)TLan_PhyFinishAutoNeg.status), TLan_Open.priv->tlanRev, TLan_PhyPrint.priv, &(TLan_probe1.priv->speed), TLan_HandleRxEOF.head_list->frameSize, ((unsigned int)TLan_HandleRxEOF.head_list->frameSize), ((unsigned long)TLan_HandleTxEOF.head_list->frameSize), TLan_HandleTxEOF.head_list->frameSize, TLan_MiiWriteReg.val, ((unsigned int)TLan_MiiWriteReg.val), tlan_probe.tmp, TLan_probe1.dev, ((unsigned int)TLan_probe1.dev), (TLan_ReadAndClearStats.priv->stats.tx_packets + ((unsigned long)TLan_ReadAndClearStats.tx_good)), &(TLan_PhyPowerDown.priv->adapter->flags), &(TLan_PhyReset.priv->phy)[TLan_PhyReset.priv->phyNum], ((unsigned short)&(TLan_PhyReset.priv->phy)[TLan_PhyReset.priv->phyNum]), &(TLan_StartTx.priv->txBuffer[(TLan_StartTx.priv->txTail * 1600)]), TLan_GetStats.priv->rxList, mod_timer_Rsmp_1f13d309.timer, TLan_HandleRxEOF.priv->timerSetAt, &(TLan_SetMulticastList.dev->mc_count), &(TLan_StartTx.priv->txList), TLan_ResetAdapter.priv->adapter->flags, TLan_PhyReset.value, ((int)TLan_PhyReset.value), TLan_DioRead8.base_addr, ((int)TLan_DioRead8.base_addr), TLan_Init.dev, (((int)TLan_DioRead8.base_addr) + 12), TLan_Eisa_Cleanup.priv->dmaStorage, &(TLan_ioctl.dev->priv), &(TLan_StartTx.skb->data), &(TLan_HandleTxEOF.priv->txHead), (((int)TLan_DioRead8.base_addr) + 8), ((unsigned short)(((int)TLan_DioRead8.base_addr) + 8)), TLan_ResetLists.priv->rxTail, &(TLan_Init.dev->name), TLan_probe1.priv->adapter, TLan_PhyPrint.data1, &(tlan_remove_one.dev->priv), &(TLan_FreeLists.priv->txList[TLan_FreeLists.i]), &(TLan_HandleTxEOC.dev->priv), TLan_EeSendByte.sio, ((unsigned int)(GLOBAL.jiffies_Rsmp_0da02d67 - ((unsigned long)TLan_Timer.priv->timerSetAt))), (GLOBAL.jiffies_Rsmp_0da02d67 - ((unsigned long)TLan_Timer.priv->timerSetAt)), ((unsigned short)&(TLan_PhyPowerDown.priv->phy)[TLan_PhyPowerDown.priv->phyNum]), &(TLan_PhyPowerDown.priv->phy)[TLan_PhyPowerDown.priv->phyNum], TLan_ResetLists.tmp___1, TLan_FinishReset.priv, &(TLan_PhyReset.priv->phy), &(TLan_PhyPowerDown.priv->adapter), TLan_PhyPrint.data2, TLan_Init.tmp, spin_lock_irqsave.a, TLan_PhyFinishAutoNeg.priv->tlanFullDuplex, TLan_Timer.priv->timer.expires, &(skb_reserve.skb->tail[skb_reserve.len]), &(TLan_GetStats.priv->txList), TLan_StartTx.tail_list->forward, TLan_MiiReadReg.priv, &(TLan_Open.priv->tlanRev), &(TLan_Init.priv->txBuffer), TLan_HandleRxEOF.skb, ((unsigned int)TLan_HandleRxEOF.skb), TLan_PhyReset.dev->base_addr, ((unsigned short)TLan_PhyReset.dev->base_addr), TLan_MiiWriteReg.priv, &(TLan_PhyFinishAutoNeg.priv->adapter), TLan_EeReadByte.priv, TLan_HandleRxEOF.head_list->forward, &(TLan_HandleTxEOF.priv->timer.data), &(TLan_HandleTxEOF.priv->txList[TLan_HandleTxEOF.priv->txHead]), (TLan_ReadAndClearStats.priv->stats.rx_frame_errors + ((unsigned long)TLan_ReadAndClearStats.code)), TLan_DioRead8.temp_2, (TLan_ReadAndClearStats.priv->stats.collisions + ((unsigned long)(((TLan_ReadAndClearStats.multi_col + TLan_ReadAndClearStats.single_col) + TLan_ReadAndClearStats.excess_col) + TLan_ReadAndClearStats.late_col))), TLan_tx_timeout.dev, &(TLan_PhyFinishAutoNeg.priv->phyNum), TLan_HandleRxEOF.skb->protocol, TLan_MiiSync.sio, &(TLan_Open.dev->base_addr), &(TLan_HandleStatusCheck.dev->priv), &(TLan_FinishReset.priv->phy), &(TLan_HandleTxEOF.head_list->frameSize), &(TLan_StartTx.priv->txBuffer), &(TLan_ReadAndClearStats.priv->stats.rx_packets), &(TLan_PhyPowerUp.priv->phyNum), &(TLan_probe1.dev->mem_start), &(TLan_HandleRxEOF.priv->rxList), &(&(TLan_HandleRxEOF.head_list->buffer)[9]), &(&(TLan_HandleRxEOF.head_list->buffer)[8]), TLan_StartTx.priv->txBusyCount, kfree_Rsmp_037a0cba.p, &(TLan_HandleRxEOF.head_list->buffer), (TLan_StartTx.priv->txBusyCount + 1), &(TLan_ioctl.priv->phyOnline), &(TLan_PhyPowerDown.dev->base_addr), &(TLan_ResetAdapter.priv->phyNum), TLan_Open.dev->priv, ((unsigned long)(TLan_Timer.priv->timerSetAt + 10)), (TLan_Timer.priv->timerSetAt + 10), &(TLan_HandleTxEOF.dev->base_addr), &(TLan_PhyReset.priv->phyNum), &(TLan_StartTx.tail_list->buffer)[9].address, TLan_HandleRxEOF.head_list->cStat, &(TLan_StartTx.skb->len), &(TLan_StartTx.tail_list->buffer)[1].address, TLan_StartTx.tail_list->buffer.address, TLan_PhyReset.dev->priv, &(TLan_PhyDetect.priv->phyNum), TLan_StartTx.dev->priv, TLan_PhyReset.phy, ((unsigned long)TLan_Timer.priv->timerSetAt), TLan_Timer.priv->timerSetAt, &(TLan_HandleRxEOF.priv->adapter->flags), TLan_HandleStatusCheck.dev->base_addr, ((unsigned short)TLan_HandleStatusCheck.dev->base_addr), &(TLan_HandleTxEOF.priv->adapter->flags), &(TLan_FreeLists.priv->txList), (TLan_HandleStatusCheck.dev->base_addr + 4), ((unsigned short)(TLan_HandleStatusCheck.dev->base_addr + 4)), &(TLan_HandleRxEOF.head_list->forward), &(TLan_MiiWriteReg.priv->lock), TLan_SetMac.dev, ((unsigned short)(TLan_ReadAndClearStats.dev->base_addr + 12)), (TLan_ReadAndClearStats.dev->base_addr + 12), ((unsigned short)(TLan_ReadAndClearStats.dev->base_addr + 8)), (TLan_ReadAndClearStats.dev->base_addr + 8), &(TLan_PhyStartLink.dev->base_addr), TLan_Open.dev->base_addr, ((unsigned short)TLan_Open.dev->base_addr), &(TLan_HandleRxEOF.head_list->frameSize), ((unsigned short)((TLan_ReadAndClearStats.dev->base_addr + 12) + 3)), ((TLan_ReadAndClearStats.dev->base_addr + 12) + 3), ((unsigned short)((TLan_ReadAndClearStats.dev->base_addr + 12) + 2)), ((TLan_ReadAndClearStats.dev->base_addr + 12) + 2), ((unsigned short)((TLan_ReadAndClearStats.dev->base_addr + 12) + 1)), ((TLan_ReadAndClearStats.dev->base_addr + 12) + 1), &(TLan_MiiWriteReg.dev->priv), &(TLan_HandleRxEOC.priv->rxList[TLan_HandleRxEOC.priv->rxHead]), TLan_ReadAndClearStats.dev->base_addr, &(TLan_ReadAndClearStats.priv->stats.rx_frame_errors), TLan_PhyDetect.priv->phyNum, ((int)TLan_HandleTxEOF.head_list->cStat), TLan_HandleTxEOF.head_list->cStat, &(TLan_FreeLists.priv->rxList), ret$TLan_GetStats, "Half", ((int)TLan_PhyStartLink.status), TLan_PhyStartLink.status, skb_trim.len, (TLan_ReadAndClearStats.priv->stats.rx_over_errors + ((unsigned long)TLan_ReadAndClearStats.rx_over)), &(&(GLOBAL.board_info)[TLan_probe1.ent->driver_data]), &(TLan_ReadAndClearStats.priv->stats.tx_aborted_errors), TLan_Init.priv->txBuffer, TLan_SetTimer.dev->priv, TLan_SetMac.mac[TLan_SetMac.i], ((unsigned char)TLan_SetMac.mac[TLan_SetMac.i]), (TLan_HandleRxEOC.priv->rxEocCount + 1), __constant_c_memset.s, TLan_HandleRxEOC.priv->rxEocCount, ((unsigned short)((((int)TLan_DioWrite8.base_addr) + 12) + (((int)TLan_DioWrite8.internal_addr) & 3))), ((((int)TLan_DioWrite8.base_addr) + 12) + (((int)TLan_DioWrite8.internal_addr) & 3)), &(&(TLan_PrintList.list->buffer)[TLan_PrintList.i].address), ((unsigned int)TLan_Timer.priv->timer.function), TLan_Timer.priv->timer.function, "", &(TLan_HandleRxEOF.priv->rxList[TLan_HandleRxEOF.priv->rxTail]), (TLan_HandleRxEOF.priv->stats.rx_bytes + ((unsigned int)TLan_HandleRxEOF.head_list->frameSize)), &(TLan_HandleTxEOF.head_list->cStat), &(TLan_HandleRxEOF.priv->stats.rx_bytes), &(TLan_StartTx.priv->txTail), TLan_SetMulticastList.dev->base_addr, ((unsigned short)TLan_SetMulticastList.dev->base_addr), TLan_HandleRxEOF.tmp___1, ((unsigned int)TLan_HandleRxEOF.tmp___1), TLan_Close.dev->priv, TLan_PrintList.list->forward, &(TLan_SetMulticastList.dev->base_addr), &(TLan_Timer.dev->priv), "RX", GLOBAL.debug, ((unsigned int)GLOBAL.debug), &(TLan_HandleRxEOF.new_skb->dev), &(TLan_probe1.priv->nextDevice), ((unsigned short)TLan_GetStats.dev->base_addr), TLan_GetStats.dev->base_addr, TLan_FinishReset.priv->phyNum, ((int)TLan_PhyDetect.control), TLan_PhyDetect.control, &(TLan_HandleTxEOF.dev->priv), TLan_ResetAdapter.priv, TLan_HandleRxEOF.new_skb, ((unsigned int)TLan_HandleRxEOF.new_skb), TLan_SetTimer.dev, ((unsigned long)TLan_SetTimer.dev), TLan_ResetLists.priv->rxHead, TLan_probe1.priv, &(&(TLan_PhyPowerDown.priv->phy)[1]), &(TLan_PhyPowerDown.priv->phy), &(&(TLan_PhyReset.priv->phy)[TLan_PhyReset.priv->phyNum]), TLan_DioWrite8.temp_2, &(TLan_HandleTxEOF.priv->timer), eth_type_trans_Rsmp_ef9f8c35.dev, TLan_probe1.priv->duplex, ((unsigned short)&(TLan_PhyPrint.priv->phy)[TLan_PhyPrint.priv->phyNum]), &(TLan_PhyPrint.priv->phy)[TLan_PhyPrint.priv->phyNum], &(TLan_probe1.priv->tlan_tqueue.sync), &(TLan_PrintList.list->buffer), TLan_HandleRxEOF.dev, ((unsigned long)TLan_HandleRxEOF.dev), &(TLan_tx_timeout.dev->trans_start), TLan_PhyFinishAutoNeg.priv->adapter->flags, &(TLan_HandleTxEOF.priv->stats.tx_bytes), &(TLan_Timer.priv->timerSetAt), TLan_PhyFinishAutoNeg.priv->neg_be_verbose, ((int)TLan_PhyFinishAutoNeg.priv->neg_be_verbose), (((int)TLan_PhyFinishAutoNeg.priv->neg_be_verbose) + 1), ((typedef(u8))(((int)TLan_PhyFinishAutoNeg.priv->neg_be_verbose) + 1)), &(TLan_Close.priv->timer.function), &(TLan_MiiReadReg.priv->lock), TLan_ReadAndClearStats.priv->stats.rx_errors, &(TLan_PhyStartLink.priv->speed), TLan_HandleTxEOF.priv->txTail, &(TLan_probe1.dev->mem_end), TLan_FinishReset.priv->aui, TLan_PhyPowerDown.priv, TLan_PhyDetect.priv->adapter->flags, TLan_MiiReadReg.dev->priv, ret$kmalloc_Rsmp_93d4cfe6, TLan_FreeLists.skb, TLan_DioRead32.temp_2, TLan_StartTx.priv->txList[63].forward, &(TLan_SetMac.dev->base_addr), &(&(TLan_PhyFinishAutoNeg.priv->phy)[TLan_PhyFinishAutoNeg.priv->phyNum]), &(TLan_HandleRxEOF.priv->timer.data), &(TLan_StartTx.tail_list->buffer.count), &(TLan_ResetAdapter.priv->adapter), &(&(TLan_StartTx.tail_list->buffer)[1].count), TLan_ResetLists.dev->priv, TLan_HandleTxEOC.priv->txInProgress, skb_reserve.skb, TLan_ResetAdapter.priv->duplex, ((unsigned short)(((int)TLan_EeReceiveByte.io_base) + 8)), (((int)TLan_EeReceiveByte.io_base) + 8), TLan_Init.dev->base_addr, (((int)TLan_EeReceiveByte.io_base) + 12), ((unsigned short)((((int)TLan_EeReceiveByte.io_base) + 12) + 1)), ((((int)TLan_EeReceiveByte.io_base) + 12) + 1), (((unsigned long)virt_to_phys.address) - 3221225472), TLan_Close.priv->timer.function, ((unsigned int)TLan_Close.priv->timer.function), &(TLan_PhyReset.dev->priv), "Half", TLan_HandleTxEOC.priv->txList, TLan_EeReceiveByte.io_base, ((int)TLan_EeReceiveByte.io_base), TLan_FinishReset.tlphy_id1, ((int)TLan_FinishReset.tlphy_id1), &(TLan_HandleTxEOF.priv->timerSetAt), TLan_HandleRxEOF.head_buffer, TLan_MiiWriteReg.sio, &(TLan_PhyFinishAutoNeg.priv->tlanFullDuplex), &(skb_reserve.skb->tail), &(TLan_StartTx.dev->name), &(TLan_Close.dev->irq), &(TLan_Init.dev->base_addr), TLan_HandleRxEOF.head_list, TLan_SetMulticastList.dev->mc_list, TLan_PhyStartLink.priv->phyNum, &(TLan_Timer.priv->timer.expires), &(TLan_Open.priv->timer), TLan_PhyFinishAutoNeg.an_lpa, ((int)TLan_PhyFinishAutoNeg.an_lpa), TLan_HandleRxEOF.dev->last_rx, TLan_HandleTxEOF.priv->timerType, &(TLan_ResetLists.dev->priv), &(TLan_PhyPowerUp.dev->base_addr), ((int)(64 - TLan_StartTx.skb->len)), (64 - TLan_StartTx.skb->len), &(TLan_PhyStartLink.dev->name), &(TLan_PhyPrint.dev->priv), &(TLan_probe1.priv->tlan_tqueue), (TLan_ReadAndClearStats.priv->stats.tx_carrier_errors + ((unsigned long)TLan_ReadAndClearStats.loss)), TLan_ResetLists.priv->txTail, &(TLan_HandleTxEOF.priv->txList), tlan_remove_one.priv, &(&(TLan_HandleTxEOF.head_list->buffer)[9].address), &(TLan_PhyPrint.priv->phy), &(TLan_PhyPrint.dev->name), &(TLan_HandleStatusCheck.dev->name), TLan_HandleRxEOC.priv->tlanRev, ((int)TLan_HandleRxEOC.priv->tlanRev), TLan_StartTx.priv->txBuffer, TLan_PhyPowerUp.dev, TLan_SetTimer.priv->timerType, ((int)((unsigned short)TLan_StartTx.skb->len)), ((unsigned short)TLan_StartTx.skb->len), TLan_StartTx.skb->len, &(TLan_PhyFinishAutoNeg.priv->adapter->flags), TLan_PhyPowerDown.dev, &(TLan_HandleStatusCheck.priv->phyNum), TLan_StartTx.tail_buffer, TLan_HandleRxEOF.tail_list->forward, &(TLan_StartTx.tail_list->forward), ret$init_etherdev_Rsmp_5ef105a6, &(&(TLan_HandleTxEOF.head_list->buffer)[9]), ret$dev_alloc_skb, TLan_FreeLists.priv, &(TLan_ResetLists.priv->txList), &(TLan_HandleTxEOF.head_list->buffer), TLan_HandleRxEOF.tail_list, TLan_PrintList.type, ((((int)TLan_DioRead8.base_addr) + 12) + (((int)TLan_DioRead8.internal_addr) & 3)), ((unsigned short)((((int)TLan_DioRead8.base_addr) + 12) + (((int)TLan_DioRead8.internal_addr) & 3))), TLan_DioWrite16.temp_1, &(&(TLan_PrintList.list->buffer)[TLan_PrintList.i].count), TLan_probe1.pdev->irq, &(TLan_FreeLists.list->buffer)[9].address, ((ptr(struct(sk_buff)))&(TLan_FreeLists.list->buffer)[9].address), ((unsigned long)TLan_HandleTxEOF.dev), TLan_HandleTxEOF.dev, &(TLan_HandleRxEOF.priv->timerType), "Full", &(TLan_Eisa_Cleanup.priv->nextDevice), TLan_ReadAndClearStats.priv->stats.tx_packets, TLan_HandleTxEOC.priv->txHead, &(TLan_GetStats.dev->priv->stats), pci_set_drvdata.pdev->driver_data, ret$skb_put, &(&(TLan_ioctl.priv->phy)[TLan_ioctl.priv->phyNum]), &(TLan_HandleStatusCheck.priv->phy), &(TLan_FinishReset.dev->dev_addr), ((ptr(char))&(TLan_FinishReset.dev->dev_addr)), TLan_HandleRxEOF.priv->rxBuffer, __request_region_Rsmp_1a1a4f09.start, TLan_Close.priv->neg_be_verbose, TLan_probe1.dev->irq, ((int)TLan_probe1.dev->irq), TLan_FinishReset.dev, &(&(TLan_ResetLists.list->buffer)[9]), &(&(TLan_ResetLists.list->buffer)[8]), &(TLan_FinishReset.priv->phy)[TLan_FinishReset.priv->phyNum], TLan_probe1.priv->tlan_tqueue.sync, TLan_ResetAdapter.addr, &(TLan_probe1.priv->is_eisa), ((int)TLan_StartTx.tail_list->cStat), TLan_StartTx.tail_list->cStat, TLan_HandleTxEOF.head_list, &(skb_reserve.skb->data), TLan_PhyStartLink.priv->duplex, request_irq_Rsmp_0c60f2e0.aa, ((unsigned int)TLan_StartTx.tmp), TLan_StartTx.tmp, TLan_HandleRxEOC.priv->rxHead, TLan_Close.priv, &(TLan_FinishReset.dev->priv), &(TLan_FinishReset.dev->name), &(TLan_Eisa_Cleanup.dev->base_addr), &(TLan_ResetLists.priv->txHead), &(TLan_ResetLists.priv->rxBuffer[(TLan_ResetLists.i * 1600)]), TLan_probe1.priv->nextDevice, TLan_PhyFinishAutoNeg.dev, TLan_HandleRxEOF.priv->timer.expires, netif_stop_queue.dev, &(TLan_ResetLists.list->buffer), TLan_HandleStatusCheck.tlphy_ctl, ((int)TLan_HandleStatusCheck.tlphy_ctl), &(&(TLan_ResetLists.list->buffer)[1]), &(TLan_HandleTxEOC.head_list->cStat), &(&(TLan_ResetLists.list->buffer)[2]), &(TLan_probe1.priv->tlan_tqueue.data), TLan_HandleRxEOC.priv->rxList, TLan_HandleTxEOC.dev->priv, TLan_FinishReset.phy, ((unsigned short)TLan_FinishReset.phy), TLan_PhyStartLink.priv->tlanFullDuplex, &(&(TLan_PrintList.list->buffer)[TLan_PrintList.i]), &(TLan_StartTx.priv->lock), &(TLan_StartTx.priv->txList[(TLan_StartTx.priv->txTail - 1)].forward), ((unsigned int)TLan_ResetLists.t), TLan_ResetLists.t, &(TLan_SetTimer.priv->timer.data), &(TLan_GetStats.dev->base_addr), ((unsigned int)TLan_StartTx.skb), TLan_StartTx.skb, ((unsigned int)TLan_ResetLists.tmp___2), TLan_ResetLists.tmp___2, TLan_GetStats.priv->rxEocCount, TLan_PhyPowerUp.dev->base_addr, ((unsigned short)TLan_PhyPowerUp.dev->base_addr), &(TLan_MiiReadReg.dev->priv), TLan_PhyPowerDown.dev->priv, TLan_Eisa_Cleanup.dev->priv, TLan_PhyFinishAutoNeg.priv->duplex, &(TLan_StartTx.tail_list->cStat), &(TLan_GetStats.priv->rxList), TLan_HandleRxEOF.priv->timer.data, &(TLan_StartTx.dev->priv), TLan_ioctl.priv->phyNum, &(TLan_PhyFinishAutoNeg.priv->phy), (TLan_MiiWriteReg.dev->base_addr + 12), (TLan_MiiWriteReg.dev->base_addr + 8), ((unsigned short)(TLan_MiiWriteReg.dev->base_addr + 8)), TLan_probe1.pci_io_base, ((unsigned long)TLan_probe1.pci_io_base), TLan_PrintList.list->cStat, ((TLan_MiiWriteReg.dev->base_addr + 12) + 1), ((unsigned short)((TLan_MiiWriteReg.dev->base_addr + 12) + 1)), &(skb_reserve.skb->data[skb_reserve.len]), TLan_ResetLists.list->forward, __memset_generic.s, &(TLan_StartTx.priv->txInProgress), "Full", TLan_FinishReset.tmp___0, TLan_HandleRxEOF.priv->adapter, TLan_MiiWriteReg.dev->base_addr, ((unsigned short)TLan_MiiWriteReg.dev->base_addr), TLan_Open.dev->irq, &(TLan_Close.dev->priv), TLan_ResetAdapter.priv->adapter, TLan_StartTx.priv->phyOnline, TLan_HandleRxEOF.dev->base_addr, ((unsigned short)TLan_HandleRxEOF.dev->base_addr), ((unsigned short)TLan_Timer.dev->base_addr), TLan_Timer.dev->base_addr, TLan_PhyPrint.data0, &(TLan_Close.priv->neg_be_verbose), TLan_ResetAdapter.priv->aui, TLan_probe1.dev->base_addr, ((int)TLan_probe1.dev->base_addr), TLan_Open.dev, &(&(TLan_FreeLists.list->buffer)[9]), (TLan_HandleRxEOF.priv->stats.rx_bytes + ((unsigned long)TLan_HandleRxEOF.frameSize)), TLan_ioctl.phy, ((unsigned short)TLan_ioctl.phy), &(TLan_HandleDummy.dev->name), &(TLan_ReadAndClearStats.dev->base_addr), TLan_SetTimer.priv->timer.data, &(TLan_SetTimer.priv->timer.function), dev_alloc_skb.length, &(&(TLan_PhyDetect.priv->phy)[1]), ((int)TLan_HandleTxEOC.head_list->cStat), TLan_HandleTxEOC.head_list->cStat, &(TLan_PhyDetect.priv->phy), TLan_probe1.priv->debug, TLan_ReadAndClearStats.dev, TLan_StartTx.priv->txHead, TLan_StartTx.priv->txList[(TLan_StartTx.priv->txTail - 1)].forward, &(TLan_ResetAdapter.dev->priv), &(TLan_HandleRxEOF.priv->rxEocCount), TLan_PhyPrint.priv->adapter, TLan_PhyFinishAutoNeg.priv->phyNum, ((unsigned int)TLan_StartTx.tmp___1), TLan_StartTx.tmp___1, &(TLan_StartTx.priv->txList[(TLan_StartTx.priv->txTail - 1)]), &(GLOBAL.media)[(TLan_FinishReset.i - 5)], TLan_HandleTxEOF.priv->txInProgress, (TLan_ReadAndClearStats.priv->stats.rx_errors + ((unsigned long)((TLan_ReadAndClearStats.rx_over + TLan_ReadAndClearStats.crc) + TLan_ReadAndClearStats.code))), &(TLan_HandleStatusCheck.dev->base_addr), &(TLan_StartTx.priv->txList[TLan_StartTx.priv->txTail]), TLan_Eisa_Cleanup.dev, init_etherdev_Rsmp_5ef105a6.res__, &(TLan_ResetLists.priv->rxBuffer), &(TLan_ResetAdapter.priv->phyOnline), dev_kfree_skb_any.skb, (TLan_ReadAndClearStats.priv->stats.tx_errors + ((unsigned long)(TLan_ReadAndClearStats.tx_under + TLan_ReadAndClearStats.loss))), TLan_ResetLists.skb->dev, &(&(TLan_FinishReset.priv->phy)[TLan_FinishReset.priv->phyNum]), TLan_Timer.priv, TLan_FreeLists.list, &(TLan_Timer.priv->timer), TLan_ioctl.priv->phyOnline, TLan_Init.dev->watchdog_timeo, &(TLan_tx_timeout.dev->name), TLan_FreeLists.priv->rxList, &(TLan_GetStats.dev->name), &(TLan_HandleTxEOF.priv->timer.function), TLan_HandleTxEOC.priv->txTail, &(TLan_HandleRxEOF.head_list->cStat), TLan_FinishReset.priv->tlanFullDuplex, TLan_MiiReadReg.dev, TLan_PhyReset.priv, ((unsigned short)TLan_PhyStartLink.dev->base_addr), TLan_PhyStartLink.dev->base_addr, unregister_netdev_Rsmp_99639e9a.dev, &(TLan_Init.priv->rxBuffer), TLan_Eisa_Cleanup.priv, virt_to_phys.address, ((unsigned long)virt_to_phys.address), &(TLan_Init.priv->dmaStorage), &(TLan_HandleRxEOF.skb->protocol), tlan_probe.tmp___0, TLan_GetStats.dev->priv, TLan_HandleRxEOF.priv, TLan_SetTimer.priv->timerSetAt, &(TLan_Timer.priv->lock), TLan_ResetAdapter.priv->tlanRev, ((int)TLan_ResetAdapter.priv->tlanRev), TLan_EeReceiveByte.sio, &(TLan_PhyReset.dev->name), &(TLan_PhyPrint.priv->adapter), TLan_DioWrite8.temp_1, TLan_ResetLists.list->frameSize, &(TLan_ResetLists.priv->txTail), TLan_ioctl.dev->priv, &(TLan_FinishReset.priv->aui), TLan_PhyStartLink.priv->speed, &(TLan_FinishReset.priv->adapter->flags), TLan_ResetAdapter.priv->tlanFullDuplex, &(TLan_ReadAndClearStats.priv->stats.rx_errors), &(TLan_Init.dev->addr_len), &(TLan_GetStats.priv->rxList[TLan_GetStats.i]), (TLan_HandleRxEOF.priv->rxHead + 1), ((unsigned int)TLan_PrintList.list), TLan_PrintList.list, TLan_GetStats.priv, TLan_PhyDetect.priv->phy, &(TLan_PhyDetect.priv->phy)[1], TLan_HandleRxEOF.priv->rxHead, &(TLan_ResetAdapter.priv->duplex), &(TLan_MiiReadReg.dev->base_addr), &(TLan_HandleRxEOF.priv->stats), skb_put.len, &(TLan_ResetLists.list->frameSize), TLan_ReadAndClearStats.priv, TLan_SetMulticastList.dev, TLan_PhyPowerUp.priv->phyNum, (((int)TLan_DioWrite8.base_addr) + 12), ((unsigned short)(((int)TLan_DioWrite8.base_addr) + 8)), (((int)TLan_DioWrite8.base_addr) + 8), ((int)TLan_DioWrite8.base_addr), TLan_DioWrite8.base_addr, TLan_SetMac.mac, ((unsigned int)TLan_SetMac.mac), TLan_ioctl.data->phy_id, ((int)TLan_ioctl.data->phy_id), TLan_HandleRxEOF.tmpCStat, ((int)TLan_HandleRxEOF.tmpCStat), &(TLan_HandleTxEOC.priv->txInProgress), skb_trim.skb, &(TLan_ReadAndClearStats.priv->stats), ret$pci_get_drvdata, &(TLan_FinishReset.priv->phyNum), tlan_remove_one.dev->base_addr, TLan_DioWrite16.temp_2, TLan_HandleRxEOF.tmp, TLan_StartTx.tail_list->buffer.count, &(TLan_StartTx.tail_list->buffer)[1].count, TLan_StartTx.priv, &(TLan_Close.priv->timer), TLan_FinishReset.tmp, TLan_SetMulticastList.dmi->next, &(TLan_ReadAndClearStats.priv->stats.tx_carrier_errors), TLan_FinishReset.priv->adapter->flags, add_timer_Rsmp_a19eacf8.timer, &(&(TLan_ResetLists.list->buffer)[9].address), &(TLan_probe1.dev->base_addr), &(&(TLan_ResetLists.list->buffer)[8].address), &(&(TLan_ResetLists.list->buffer)[1].address), &(&(TLan_ResetLists.list->buffer)[2].address), ((int)TLan_FinishReset.partner), TLan_FinishReset.partner, TLan_StartTx.priv->txList, &(TLan_ResetLists.list->buffer.address), TLan_MiiSendData.sio, TLan_FinishReset.dev->priv, &(TLan_ResetAdapter.priv->tlanRev), (TLan_HandleRxEOF.frameSize + 7), TLan_PhyPowerUp.dev->priv, TLan_HandleRxEOF.frameSize, ((unsigned long)TLan_HandleRxEOF.frameSize), TLan_HandleTxEOC.head_list, TLan_StartTx.dev, TLan_probe1.priv->speed, &(TLan_StartTx.priv->txList[63]), ((unsigned int)TLan_MiiReadReg.phy), TLan_MiiReadReg.phy, &(TLan_Init.dev->priv), &(&(TLan_PhyPrint.priv->phy)[TLan_PhyPrint.priv->phyNum]), &(TLan_probe1.priv->aui), netif_rx_Rsmp_4eecbd7e.skb, &(TLan_PhyStartLink.priv->phyNum), &(TLan_PhyFinishAutoNeg.priv->phy)[TLan_PhyFinishAutoNeg.priv->phyNum], ((unsigned short)&(TLan_PhyFinishAutoNeg.priv->phy)[TLan_PhyFinishAutoNeg.priv->phyNum]), TLan_Close.dev, &(TLan_MiiWriteReg.dev->base_addr), TLan_Eisa_Cleanup.priv->nextDevice, &(&(TLan_PhyPowerDown.priv->phy)[TLan_PhyPowerDown.priv->phyNum]), &(TLan_PrintList.list->cStat), &(TLan_ResetLists.list->forward), TLan_PhyPrint.priv->adapter->flags, (TLan_ReadAndClearStats.priv->stats.tx_aborted_errors + ((unsigned long)TLan_ReadAndClearStats.tx_under)), TLan_PhyPrint.dev->priv, ((int)TLan_PhyPrint.phy), TLan_PhyPrint.phy, TLan_PhyFinishAutoNeg.phy, init_timer.timer, TLan_PhyReset.dev, TLan_Timer.elapsed, TLan_GetStats.priv->txList, TLan_GetStats.priv->txBusyCount, &(TLan_PhyStartLink.dev->priv), TLan_HandleTxEOF.priv->stats.tx_bytes, "s", ((int)TLan_PhyDetect.hi), TLan_PhyDetect.hi, TLan_HandleTxEOF.priv->timer.expires, TLan_ReadAndClearStats.priv->stats.tx_errors, TLan_StartTx.skb->data, TLan_PhyPowerDown.priv->adapter, TLan_FinishReset.tlphy_par, ((int)TLan_FinishReset.tlphy_par), &(TLan_HandleTxEOC.priv->txHead), &(TLan_StartTx.priv->txList[63].forward), &(TLan_FinishReset.dev->base_addr), TLan_MiiReadReg.sio, &(TLan_FreeLists.list->buffer), &(TLan_SetTimer.priv->timerSetAt), ((unsigned short)&(TLan_PhyStartLink.priv->phy)[TLan_PhyStartLink.priv->phyNum]), &(TLan_PhyStartLink.priv->phy)[TLan_PhyStartLink.priv->phyNum], &(TLan_PhyPrint.priv->phyNum), free_irq_Rsmp_f20dabd8.bb, TLan_DioWrite32.temp_1, &(TLan_Timer.dev->base_addr), TLan_Timer.dev->priv, (((int)TLan_EeSendByte.io_base) + 8), ((unsigned short)(((int)TLan_EeSendByte.io_base) + 8)), &(TLan_Eisa_Cleanup.priv->dmaStorage), TLan_ResetLists.priv->rxList, &(TLan_HandleTxEOC.priv->tlanRev), (((int)TLan_EeSendByte.io_base) + 12), TLan_probe1.dev->mem_start, ((((int)TLan_EeSendByte.io_base) + 12) + 1), ((unsigned short)((((int)TLan_EeSendByte.io_base) + 12) + 1)), &(TLan_probe1.priv->adapter->deviceLabel), TLan_probe1.priv->adapter->deviceLabel, TLan_PhyStartLink.dev->priv, &(TLan_probe1.pdev->resource)[TLan_probe1.reg].flags, TLan_EeSendByte.io_base, ((int)TLan_EeSendByte.io_base), TLan_probe1.dev->mem_end, ((int)TLan_probe1.dev->mem_end), &(TLan_PhyPowerDown.priv->phyNum), &(TLan_ReadAndClearStats.priv->stats.rx_over_errors), GLOBAL.TLanPadBuffer, ((unsigned int)GLOBAL.TLanPadBuffer), TLan_MiiWriteReg.dev, TLan_StartTx.tail_list->frameSize, &(TLan_PhyDetect.dev->priv), &(TLan_Eisa_Cleanup.dev->priv), &(TLan_ResetLists.priv->txBuffer), &(TLan_StartTx.priv->txHead), ((int)TLan_SetMulticastList.dev->flags), TLan_SetMulticastList.dev->flags, &(TLan_probe1.dev->irq), (TLan_ReadAndClearStats.priv->stats.rx_packets + ((unsigned long)TLan_ReadAndClearStats.rx_good)), ((unsigned int)TLan_StartTx.tmp___0), TLan_StartTx.tmp___0, &(TLan_Init.priv->rxList), &(TLan_SetMulticastList.dev->mc_list), &(TLan_PhyReset.dev->base_addr), &(TLan_SetTimer.priv->timerType), &(TLan_ResetLists.list->buffer)[2].count, &(TLan_ResetLists.list->buffer)[1].count, TLan_ResetLists.list->buffer.count, TLan_HandleTxEOF.dev->priv, &(TLan_ReadAndClearStats.priv->stats.tx_packets), ((unsigned short)((((int)TLan_MiiSendData.base_port) + 12) + 1)), ((((int)TLan_MiiSendData.base_port) + 12) + 1), TLan_PhyStartLink.priv->aui, &(TLan_PhyFinishAutoNeg.priv->neg_be_verbose), ((unsigned short)(((int)TLan_MiiSendData.base_port) + 8)), (((int)TLan_MiiSendData.base_port) + 8), TLan_PhyDetect.priv, (((int)TLan_MiiSendData.base_port) + 12), &(TLan_PhyStartLink.priv->duplex), &(TLan_SetMulticastList.dev->flags), tlan_remove_one.dev, TLan_HandleTxEOF.priv->txList, TLan_ReadAndClearStats.priv->stats.collisions, ((int)TLan_MiiSendData.base_port), TLan_MiiSendData.base_port, TLan_PhyFinishAutoNeg.priv->adapter, request_irq_Rsmp_0c60f2e0.ee, &(TLan_Init.priv->rxList[32]), &(TLan_StartTx.priv->phyOnline), &(TLan_ResetLists.priv->rxTail), &(TLan_PhyFinishAutoNeg.dev->name), ((unsigned short)TLan_MiiReadReg.dev->base_addr), TLan_MiiReadReg.dev->base_addr, TLan_ioctl.data->reg_num, ((int)TLan_ioctl.data->reg_num), &(&(GLOBAL.board_info)[13]), &(&(GLOBAL.board_info)[14]), TLan_PhyReset.priv->phyNum, (TLan_ResetAdapter.dev->base_addr + 12), TLan_PrintDio.io_base, ((TLan_ResetAdapter.dev->base_addr + 12) + 1), ((unsigned int)((TLan_ResetAdapter.dev->base_addr + 12) + 1)), TLan_ResetAdapter.dev->base_addr, ((unsigned short)TLan_ResetAdapter.dev->base_addr), &(TLan_PhyDetect.priv->adapter), (TLan_ResetAdapter.dev->base_addr + 8), ((unsigned short)(TLan_ResetAdapter.dev->base_addr + 8)), TLan_HandleStatOverflow.dev, TLan_PhyPrint.data3, TLan_ResetLists.priv->rxBuffer, "0", &(TLan_HandleTxEOC.priv->txTail), TLan_HandleDummy.dev, &(TLan_FreeLists.priv->rxList[TLan_FreeLists.i]), TLan_PhyFinishAutoNeg.an_adv, ((int)TLan_PhyFinishAutoNeg.an_adv), ret$virt_to_phys, TLan_HandleStatusCheck.priv, &(TLan_PhyDetect.priv->adapter->flags), TLan_Init.priv->rxList, TLan_ioctl.dev, ((unsigned short)(TLan_MiiReadReg.dev->base_addr + 8)), (TLan_MiiReadReg.dev->base_addr + 8), ((unsigned short)((TLan_MiiReadReg.dev->base_addr + 12) + 1)), ((TLan_MiiReadReg.dev->base_addr + 12) + 1), (TLan_MiiReadReg.dev->base_addr + 12), TLan_PhyFinishAutoNeg.dev->base_addr, ((unsigned short)TLan_PhyFinishAutoNeg.dev->base_addr), &(TLan_HandleStatusCheck.priv->tlan_tqueue), (TLan_StartTx.priv->txTail - 1), TLan_SetMulticastList.dmi, TLan_StartTx.priv->txTail, (TLan_StartTx.priv->txTail + 1), ((unsigned int)TLan_ResetLists.tmp___3), TLan_ResetLists.tmp___3, eth_type_trans_Rsmp_ef9f8c35.skb, TLan_HandleTxEOF.priv->txHead, (TLan_HandleTxEOF.priv->txHead + 1), TLan_FreeLists.dev, &(TLan_HandleRxEOF.dev->last_rx), TLan_DioWrite8.data, TLan_FinishReset.dev->base_addr, ((unsigned short)TLan_FinishReset.dev->base_addr), pci_set_drvdata.data, TLan_FinishReset.tmp___2, TLan_ioctl.data->val_in, &(TLan_HandleTxEOF.priv->timer.expires), TLan_HandleTxEOC.priv, &(TLan_PhyStartLink.priv->aui), &(TLan_probe1.pdev->resource)[TLan_probe1.reg].start, ((unsigned int)&(TLan_probe1.pdev->resource)[TLan_probe1.reg].start), &(TLan_ioctl.priv->phyNum), TLan_ResetAdapter.dev->priv, TLan_HandleRxEOC.priv->rxTail, TLan_ResetLists.priv->txBuffer, &(TLan_GetStats.priv->txList[TLan_GetStats.i]), TLan_FinishReset.priv->adapter, &(TLan_PhyStartLink.priv->tlanFullDuplex), netif_wake_queue.dev, ((unsigned int)TLan_ResetLists.tmp___0), TLan_ResetLists.tmp___0, &(TLan_PrintList.list->forward), (((int)TLan_DioWrite32.base_addr) + 12), (((int)TLan_DioWrite32.base_addr) + 8), ((unsigned short)(((int)TLan_DioWrite32.base_addr) + 8)), TLan_DioWrite32.base_addr, ((int)TLan_DioWrite32.base_addr), &(TLan_HandleTxEOC.priv->txList[TLan_HandleTxEOC.priv->txHead]), TLan_ResetLists.list, TLan_HandleRxEOF.tmp___2, ((unsigned int)TLan_HandleRxEOF.tmp___2), &(TLan_ResetLists.list[1]), &(TLan_HandleTxEOF.priv->timerType), TLan_PhyDetect.priv->adapter, TLan_HandleRxEOF.t, ((unsigned int)TLan_HandleRxEOF.t), queue_task.bh_pointer, TLan_HandleRxEOF.priv->rxEocCount, TLan_HandleRxEOF.priv->rxList, (TLan_HandleRxEOF.priv->rxEocCount + 1), &(TLan_ResetLists.list->buffer)[2].address, &(TLan_ResetLists.list->buffer)[9].address, &(TLan_ResetLists.list->buffer)[8].address, TLan_PhyPowerUp.priv, &(&(TLan_PhyStartLink.priv->phy)[TLan_PhyStartLink.priv->phyNum]), &(TLan_Init.priv->txList), &(&(TLan_FreeLists.list->buffer)[9].address), &(TLan_StartTx.tail_list->frameSize), &(TLan_ResetLists.list->buffer)[1].address, TLan_Close.dev->irq, TLan_ResetLists.list->buffer.address, TLan_SetTimer.priv, TLan_MiiWriteReg.phy, ((unsigned int)TLan_MiiWriteReg.phy), TLan_DioWrite32.temp_2, TLan_HandleStatusCheck.dev, &(TLan_ResetLists.list->cStat), &(TLan_SetTimer.priv->lock), &(TLan_probe1.dev->name), ((unsigned int)TLan_ResetLists.skb), TLan_ResetLists.skb, &(TLan_PhyPowerUp.priv->phy)[TLan_PhyPowerUp.priv->phyNum], ((unsigned short)&(TLan_PhyPowerUp.priv->phy)[TLan_PhyPowerUp.priv->phyNum]), &(TLan_HandleRxEOF.dev->base_addr), TLan_PhyStartLink.priv, TLan_Open.priv, ((unsigned int)TLan_StartTx.pad), TLan_StartTx.pad, ((((int)TLan_DioWrite32.base_addr) + 12) + (((int)TLan_DioWrite32.internal_addr) & 2)), ((unsigned short)((((int)TLan_DioWrite32.base_addr) + 12) + (((int)TLan_DioWrite32.internal_addr) & 2))), &(TLan_Init.dev->watchdog_timeo), &(TLan_HandleStatusCheck.priv->phy)[TLan_HandleStatusCheck.priv->phyNum], TLan_HandleRxEOF.priv->timer.function, ((unsigned int)TLan_HandleRxEOF.priv->timer.function), "0", TLan_SetMac.dev->base_addr, ((unsigned short)TLan_SetMac.dev->base_addr), &(&(TLan_HandleRxEOF.head_list->buffer)[9].address), ((unsigned short)TLan_HandleTxEOF.dev->base_addr), TLan_HandleTxEOF.dev->base_addr, &(&(TLan_HandleRxEOF.head_list->buffer)[8].address), *TLan_MiiReadReg.val, ((unsigned int)TLan_ResetLists.tmp), TLan_ResetLists.tmp, TLan_ResetAdapter.priv->phyOnline, &(TLan_HandleRxEOF.head_list->buffer.address), &(TLan_ReadAndClearStats.priv->stats.tx_errors), TLan_HandleTxEOF.priv->timer.data, ((unsigned int)TLan_HandleTxEOF.priv->timer.function), TLan_HandleTxEOF.priv->timer.function, &(TLan_HandleTxEOC.priv->txList), skb_put.skb, TLan_DioRead8.temp_1, pci_get_drvdata.pdev->driver_data, TLan_PhyFinishAutoNeg.priv, ((int)TLan_HandleTxEOC.priv->tlanRev), TLan_HandleTxEOC.priv->tlanRev, TLan_StartTx.dev->trans_start, TLan_HandleRxEOF.tmp___0, TLan_PhyStartLink.phy, TLan_PhyPrint.priv->phyNum, &(TLan_HandleRxEOF.dev->priv), ((unsigned int)TLan_Init.priv->dmaStorage), TLan_Init.priv->dmaStorage, (((unsigned int)TLan_Init.priv->dmaStorage) + 7), &(TLan_HandleRxEOF.tail_list->forward), &(TLan_PrintList.list->buffer)[TLan_PrintList.i].count, skb_put.res__, ((((int)TLan_MiiSync.base_port) + 12) + 1), ((unsigned short)((((int)TLan_MiiSync.base_port) + 12) + 1)), &(TLan_StartTx.priv->txBusyCount), TLan_Eisa_Cleanup.dev->base_addr, TLan_MiiSync.base_port, ((int)TLan_MiiSync.base_port), &(TLan_GetStats.dev->priv), (((int)TLan_MiiSync.base_port) + 12), (((int)TLan_MiiSync.base_port) + 8), ((unsigned short)(((int)TLan_MiiSync.base_port) + 8)), tlan_remove_one.priv->dmaStorage, &(TLan_ReadAndClearStats.dev->priv), &(TLan_Open.dev->name), GLOBAL.TLan_Eisa_Devices, TLan_probe1.priv->is_eisa, ((unsigned int)TLan_StartTx.tmp___2), TLan_StartTx.tmp___2, TLan_ioctl.priv, __constant_c_and_count_memset.s, &(tlan_remove_one.priv->dmaStorage), TLan_HandleStatusCheck.priv->phyNum, TLan_FreeLists.dev->priv, TLan_ReadAndClearStats.priv->stats.tx_aborted_errors, TLan_Init.priv->rxBuffer, TLan_Init.priv->is_eisa, skb_reserve.skb->tail, &(TLan_Init.priv->txList[64]), &(TLan_HandleRxEOF.priv->rxList[TLan_HandleRxEOF.priv->rxHead]), TLan_ResetLists.priv->txList, TLan_ReadAndClearStats.priv->stats.rx_packets, TLan_ReadAndClearStats.priv->stats.tx_carrier_errors, &(TLan_EeReadByte.priv->lock), TLan_ResetLists.priv->txHead, del_timer_sync_Rsmp_daff266a.timer, &(TLan_ResetAdapter.dev->base_addr), &(TLan_HandleRxEOF.priv->timerSetAt), &(TLan_probe1.dev->priv), &(TLan_HandleTxEOF.priv->txTail), &(TLan_FinishReset.priv->phyOnline), TLan_HandleTxEOF.priv->timerSetAt, &(TLan_probe1.priv->adapter), TLan_probe1.priv->adapterRev, dev_alloc_skb.res__, TLan_HandleTxEOF.priv->adapter, netif_start_queue.dev, &(TLan_ResetLists.priv->txBuffer[(TLan_ResetLists.i * 1600)]), TLan_Init.dev->priv, &(TLan_FreeLists.dev->priv), &(TLan_ResetAdapter.priv->adapter->flags), TLan_ReadAndClearStats.priv->stats.rx_over_errors, TLan_PhyFinishAutoNeg.dev->priv, &(TLan_probe1.priv->duplex), &(TLan_ioctl.priv->phy)[TLan_ioctl.priv->phyNum], TLan_PhyPowerDown.priv->phyNum, &(TLan_Timer.priv->timerType), TLan_Timer.dev, &(TLan_HandleRxEOF.priv->rxBuffer), &(TLan_ResetAdapter.priv->aui), &(TLan_ReadAndClearStats.priv->stats.rx_crc_errors), &(TLan_GetStats.priv->txBusyCount), TLan_HandleRxEOF.skb->dev, ((unsigned short)&(TLan_PhyPowerDown.priv->phy)[1]), &(TLan_PhyPowerDown.priv->phy)[1], &(TLan_HandleRxEOF.priv->rxHead), ((((int)TLan_DioWrite16.base_addr) + 12) + (((int)TLan_DioWrite16.internal_addr) & 2)), ((unsigned short)((((int)TLan_DioWrite16.base_addr) + 12) + (((int)TLan_DioWrite16.internal_addr) & 2))), TLan_HandleStatusCheck.tlphy_sts, ((int)TLan_HandleStatusCheck.tlphy_sts), __release_region_Rsmp_d49501d4.p1, "", &(TLan_Open.dev->irq), ((unsigned short)TLan_PhyPowerDown.dev->base_addr), TLan_PhyPowerDown.dev->base_addr, TLan_MiiWriteReg.dev->priv, &(TLan_GetStats.priv->rxEocCount), TLan_Init.priv->txList, TLan_HandleTxEOF.priv->adapter->flags, TLan_Init.dev->addr_len, TLan_HandleStatusCheck.phy, ((unsigned short)TLan_HandleStatusCheck.phy), &(TLan_FinishReset.priv->adapter), TLan_HandleRxEOF.priv->adapter->flags, TLan_FinishReset.status, ((int)TLan_FinishReset.status), TLan_FinishReset.tlphy_ctl, ((int)TLan_FinishReset.tlphy_ctl), &(TLan_probe1.priv->adapterRev), &(TLan_HandleRxEOF.skb->dev), &(TLan_SetTimer.priv->timer), &(TLan_SetMulticastList.dmi->dmi_addr), TLan_PrintList.list->frameSize, TLan_PhyDetect.dev, &(TLan_HandleTxEOF.priv->stats), &(TLan_Init.priv->rxBuffer[51200]), &(TLan_Open.dev->priv), TLan_HandleStatusCheck.dev->priv, TLan_HandleRxEOF.new_skb->dev, ((ptr(struct(sk_buff)))&(TLan_HandleTxEOF.head_list->buffer)[9].address), &(TLan_HandleTxEOF.head_list->buffer)[9].address, TLan_DioRead32.base_addr, ((int)TLan_DioRead32.base_addr), TLan_StartTx.priv->txInProgress, &(&(TLan_HandleStatusCheck.priv->phy)[TLan_HandleStatusCheck.priv->phyNum]), TLan_probe1.priv->tlan_tqueue.data, tlan_remove_one.dev->priv, TLan_ResetAdapter.priv->phyNum, TLan_SetTimer.priv->timer.function, ((unsigned int)TLan_SetTimer.priv->timer.function), (((int)TLan_DioRead32.base_addr) + 8), ((unsigned short)(((int)TLan_DioRead32.base_addr) + 8)), (((int)TLan_DioRead32.base_addr) + 12), ((unsigned short)(((int)TLan_DioRead32.base_addr) + 12)), &(TLan_ResetLists.skb->dev), &(TLan_Close.dev->name), &(TLan_Init.priv->is_eisa), TLan_HandleRxEOF.priv->rxTail, (TLan_HandleRxEOF.priv->rxTail + 1), &(TLan_PrintList.list->frameSize), &(TLan_ResetLists.priv->rxList), TLan_SetMulticastList.dev->mc_count, TLan_DioWrite16.base_addr, ((int)TLan_DioWrite16.base_addr), &(TLan_ResetLists.priv->rxList[TLan_ResetLists.i]), TLan_GetStats.dev, TLan_HandleRxEOF.priv->stats.rx_bytes, TLan_ReadAndClearStats.dev->priv, &(TLan_HandleRxEOF.priv->rxBuffer[(TLan_HandleRxEOF.priv->rxHead * 1600)]), &(TLan_HandleTxEOF.priv->adapter), (((int)TLan_DioWrite16.base_addr) + 8), ((unsigned short)(((int)TLan_DioWrite16.base_addr) + 8)), &(TLan_PrintList.list->buffer)[TLan_PrintList.i].address, (((int)TLan_DioWrite16.base_addr) + 12), &(TLan_PhyPowerUp.dev->name), TLan_HandleRxEOF.priv->timerType, &(TLan_SetTimer.dev->priv), &(TLan_PhyFinishAutoNeg.priv->duplex), (TLan_ReadAndClearStats.priv->stats.rx_crc_errors + ((unsigned long)TLan_ReadAndClearStats.crc)), &(TLan_HandleRxEOF.priv->timer), "TX", &(&(TLan_ResetLists.list->buffer)[2].count), ((int)TLan_PhyStartLink.ability), TLan_PhyStartLink.ability, &(&(TLan_ResetLists.list->buffer)[1].count), &(TLan_StartTx.dev->trans_start), &(TLan_PhyPrint.priv->adapter->flags), ((int)TLan_Timer.priv->timerType), TLan_Timer.priv->timerType, TLan_ResetLists.list->cStat, &(&(TLan_StartTx.tail_list->buffer)[9]), &(TLan_HandleRxEOF.head_list->buffer)[8].address, TLan_ResetAdapter.dev, &(TLan_HandleRxEOF.head_list->buffer)[9].address, ((ptr(struct(sk_buff)))&(TLan_HandleRxEOF.head_list->buffer)[9].address), (TLan_HandleTxEOF.priv->stats.tx_bytes + ((unsigned long)TLan_HandleTxEOF.head_list->frameSize)), &(TLan_HandleRxEOF.priv->timer.expires), &(TLan_ResetLists.priv->txList[TLan_ResetLists.i]), TLan_HandleRxEOF.head_list->buffer.address, TLan_EeReadByte.dev->base_addr, ((unsigned short)TLan_EeReadByte.dev->base_addr), &(&(TLan_StartTx.tail_list->buffer)[1]), &(TLan_StartTx.tail_list->buffer), TLan_probe1.dev->priv, "", &(TLan_ResetLists.list->buffer.count), TLan_HandleTxEOC.dev, TLan_FinishReset.tmp___1, TLan_FinishReset.priv->phyOnline, TLan_probe1.priv->aui, TLan_StartTx.tail_list, TLan_PhyPrint.dev, TLan_ReadAndClearStats.priv->stats.rx_crc_errors, &(TLan_PhyPowerUp.priv->phy), TLan_PhyDetect.dev->priv, main.dev, skb_reserve.skb->data, &(TLan_FinishReset.priv->tlanFullDuplex), &(TLan_Timer.priv->timer.function), &(TLan_PhyStartLink.priv->phy), ((unsigned short)(((int)((unsigned short)TLan_StartTx.skb->len)) + TLan_StartTx.pad)), (((int)((unsigned short)TLan_StartTx.skb->len)) + TLan_StartTx.pad), TLan_ResetLists.dev, TLan_ResetLists.priv, TLan_PhyPowerDown.priv->adapter->flags, &(TLan_PhyFinishAutoNeg.dev->priv), TLan_DioRead32.temp_1, &(tlan_remove_one.dev->base_addr), TLan_tx_timeout.dev->trans_start, TLan_PhyStartLink.dev, &(&(TLan_StartTx.tail_list->buffer)[9].address), &(TLan_PhyPowerDown.dev->priv), TLan_MiiSendData.data, TLan_HandleRxEOC.head_list, TLan_FreeLists.priv->txList, &(TLan_ResetLists.priv->rxHead), TLan_HandleTxEOF.priv, &(TLan_ioctl.priv->phy), &(&(TLan_StartTx.tail_list->buffer)[1].address), &(TLan_StartTx.tail_list->buffer.address), &(TLan_PhyPowerUp.dev->priv), &(TLan_PhyPowerDown.dev->name), &(TLan_PhyFinishAutoNeg.dev->base_addr), TLan_Init.priv, &(TLan_SetMulticastList.dmi->next), TLan_HandleRxEOF.dev->priv, &(TLan_SetMac.mac[TLan_SetMac.i]), ((int)TLan_PhyStartLink.tctl), TLan_PhyStartLink.tctl, &(&(TLan_PhyPowerUp.priv->phy)[TLan_PhyPowerUp.priv->phyNum]), &(TLan_HandleRxEOF.priv->timer.function), TLan_HashFunc.a, &(TLan_Timer), &(GLOBAL.tlan_banner), &(GLOBAL.board_info)]
