#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 13 14:02:42 2019
# Process ID: 1524
# Current directory: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/dvd_projects'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vitis/Vivado/custom_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vitis/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:ACF_AXI_mini:1.5'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/Mini-IP' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/Mini-IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:myip:1.0'. The one found in IP location 'c:/Vitis/Vivado/custom_ip_repo/ip_repo/myip_1.0' will take precedence over the same IP in location c:/Users/nc1220/xilinx_workspace/ip_repo/myip_1.0
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 569.094 ; gain = 40.633
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/system_ACF_AXI_mini_0_0.dcp' for cell 'system_i/ACF_AXI_mini_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.dcp' for cell 'system_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_1/system_axis_subset_converter_0_1.dcp' for cell 'system_i/axis_subset_converter_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.dcp' for cell 'system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1.dcp' for cell 'system_i/v_tc_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_6/system_xbar_6.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 943.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.224970 which will be rounded to 0.225 to ensure it is an integer multiple of 1 picosecond [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:204]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1709.441 ; gain = 587.289
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1709.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

33 Infos, 35 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:54 . Memory (MB): peak = 1709.441 ; gain = 1140.348
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1709.441 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 231141ca9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1709.441 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 246 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 277946ccd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Retarget created 266 cells and removed 606 cells
INFO: [Opt 31-1021] In phase Retarget, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1accbbc04

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Constant propagation created 105 cells and removed 1285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 502 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f45c19bf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1856 cells
INFO: [Opt 31-1021] In phase Sweep, 580 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 5528 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 1903 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG_inst to drive 72 load(s) on clock net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2595962e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2595962e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d82a1389

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.004 ; gain = 2.070
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             266  |             606  |                                            159  |
|  Constant propagation         |             105  |            1285  |                                            502  |
|  Sweep                        |               1  |            1856  |                                            580  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1879.004 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aec0d90a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1879.004 ; gain = 2.070

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.067 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 2 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 22f6ddb25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.829 . Memory (MB): peak = 2375.230 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22f6ddb25

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 2375.230 ; gain = 496.227

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2375.230 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2375.230 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2375.230 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 35 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:00:57 . Memory (MB): peak = 2375.230 ; gain = 665.789
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.166 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2375.230 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.230 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2375.230 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148e548b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2375.230 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d3b66566

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2375.230 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20acf06aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2375.230 ; gain = 0.000

Phase 2.2 Global Placement Core
#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Feb 11 11:06:12 2020
# Process ID: 7972
# Current directory: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1
# Command line: vivado.exe -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper.vdi
# Journal file: C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 462.723 ; gain = 159.137
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/dvd_projects'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Vitis/Vivado/custom_ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nc1220/xilinx_workspace/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vitis/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:ACF_AXI:1.0'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/AutoCorrelationFunction.srcs/sources_1/imports/AutoCorrelationFunction
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:ACF_AXI_mini:1.5'. The one found in IP location 'c:/Users/nc1220/xilinx_workspace/dvd_projects/Autocorrelation-Function-AXI/Mini-IP' will take precedence over the same IP in location c:/Vitis/Vivado/custom_ip_repo/Autocorrelation-Function-AXI/Mini-IP
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'messiah.edu:user:myip:1.0'. The one found in IP location 'c:/Vitis/Vivado/custom_ip_repo/ip_repo/myip_1.0' will take precedence over the same IP in location c:/Users/nc1220/xilinx_workspace/ip_repo/myip_1.0
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.723 ; gain = 37.371
Command: link_design -top system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/system_ACF_AXI_mini_0_0.dcp' for cell 'system_i/ACF_AXI_mini_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_dynclk_0_0/system_axi_dynclk_0_0.dcp' for cell 'system_i/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.dcp' for cell 'system_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.dcp' for cell 'system_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axis_subset_converter_0_1/system_axis_subset_converter_0_1.dcp' for cell 'system_i/axis_subset_converter_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.dcp' for cell 'system_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/system_rgb2dvi_0_0.dcp' for cell 'system_i/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0.dcp' for cell 'system_i/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1.dcp' for cell 'system_i/v_tc_out'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_5/system_xbar_5.dcp' for cell 'system_i/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0.dcp' for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_xbar_6/system_xbar_6.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 942.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 872 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.224970 which will be rounded to 0.225 to ensure it is an integer multiple of 1 picosecond [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc:21]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0_board.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0_0/system_proc_sys_reset_0_0.xdc] for cell 'system_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:68]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:72]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:76]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:80]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:84]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:188]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc:204]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc] for cell 'system_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/constrs_1/imports/constraints/Zybo-Z7-Master.xdc]
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi_clocks.xdc] for cell 'system_i/rgb2dvi_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_axi4s_vid_out_0_0/system_v_axi4s_vid_out_0_0_clocks.xdc] for cell 'system_i/v_axi4s_vid_out_0/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc:2]
get_clocks: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1709.133 ; gain = 586.664
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_v_tc_0_1/system_v_tc_0_1_clocks.xdc] for cell 'system_i/v_tc_out/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_axi_vdma_0_3/system_axi_vdma_0_3_clocks.xdc] for cell 'system_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_ACF_AXI_mini_0_0/src/myHWCorrelator_PL_top_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s00_regslice_0/system_s00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s00_couplers/s00_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_s01_regslice_0/system_s01_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/s01_couplers/s01_regslice/inst'
Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
WARNING: [Vivado 12-180] No cells matched '.*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado 12-508] No pins matched 'get_pins -filter REF_PIN_NAME=~CLR -of_objects [get_cells -hierarchical -regexp .*15.*_multi/.*/common.srl_fifo_0/asyncclear_.*]'. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [c:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.srcs/sources_1/bd/system/ip/system_m00_regslice_0/system_m00_regslice_0_clocks.xdc] for cell 'system_i/axi_interconnect_0/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_LOCKED_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/CDC_SINGLE_REMAP_UNDERFLOW_INST/xpm_cdc_single_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [C:/Vitis/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1709.133 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

33 Infos, 34 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 1709.133 ; gain = 1141.410
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1709.133 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 231141ca9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1709.133 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 246 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 277946ccd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1879.820 ; gain = 1.895
INFO: [Opt 31-389] Phase Retarget created 266 cells and removed 606 cells
INFO: [Opt 31-1021] In phase Retarget, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1accbbc04

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1879.820 ; gain = 1.895
INFO: [Opt 31-389] Phase Constant propagation created 105 cells and removed 1285 cells
INFO: [Opt 31-1021] In phase Constant propagation, 502 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f45c19bf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1879.820 ; gain = 1.895
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 1856 cells
INFO: [Opt 31-1021] In phase Sweep, 580 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK1_BUFG_inst to drive 5528 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK1_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst to drive 1903 load(s) on clock net system_i/processing_system7_0/inst/FCLK_CLK2_BUFG
INFO: [Opt 31-194] Inserted BUFG system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG_inst to drive 72 load(s) on clock net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/fifoWriter/wrEn_BUFG
INFO: [Opt 31-193] Inserted 3 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 2595962e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1879.820 ; gain = 1.895
INFO: [Opt 31-662] Phase BUFG optimization created 3 cells of which 3 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 2595962e0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1879.820 ; gain = 1.895
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d82a1389

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1879.820 ; gain = 1.895
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 159 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             266  |             606  |                                            159  |
|  Constant propagation         |             105  |            1285  |                                            502  |
|  Sweep                        |               1  |            1856  |                                            580  |
|  BUFG optimization            |               3  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            159  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1879.820 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1aec0d90a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1879.820 ; gain = 1.895

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.067 | TNS=-0.067 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 36 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 42 newly gated: 2 Total Ports: 72
Ending PowerOpt Patch Enables Task | Checksum: 22f6ddb25

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.931 . Memory (MB): peak = 2372.719 ; gain = 0.000
Ending Power Optimization Task | Checksum: 22f6ddb25

Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2372.719 ; gain = 492.898

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2372.719 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.719 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2372.719 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1e5848a20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 34 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:00 . Memory (MB): peak = 2372.719 ; gain = 663.586
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.172 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 148e548b3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 2372.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d3b66566

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 20ed4a1dc

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20acf06aa

Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 806 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 244 nets or cells. Created 0 new cell, deleted 244 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2372.719 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            244  |                   244  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            244  |                   244  |           0  |           7  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16c790fbb

Time (s): cpu = 00:01:29 ; elapsed = 00:00:56 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 1425151be

Time (s): cpu = 00:01:31 ; elapsed = 00:00:58 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1425151be

Time (s): cpu = 00:01:31 ; elapsed = 00:00:58 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 191436817

Time (s): cpu = 00:01:37 ; elapsed = 00:01:02 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19db6380c

Time (s): cpu = 00:01:47 ; elapsed = 00:01:08 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 111861d51

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12c12510b

Time (s): cpu = 00:01:48 ; elapsed = 00:01:09 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: d211bfc4

Time (s): cpu = 00:01:57 ; elapsed = 00:01:15 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1e3a26241

Time (s): cpu = 00:03:13 ; elapsed = 00:02:27 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1c8f1c202

Time (s): cpu = 00:03:16 ; elapsed = 00:02:31 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 18da6b8eb

Time (s): cpu = 00:03:17 ; elapsed = 00:02:31 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 173f13905

Time (s): cpu = 00:03:35 ; elapsed = 00:02:45 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 173f13905

Time (s): cpu = 00:03:35 ; elapsed = 00:02:45 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23a49fe7c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net system_i/v_tc_out/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 2 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 2, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 23a49fe7c

Time (s): cpu = 00:03:55 ; elapsed = 00:02:59 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.179. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b191e427

Time (s): cpu = 00:05:59 ; elapsed = 00:05:04 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b191e427

Time (s): cpu = 00:05:59 ; elapsed = 00:05:04 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b191e427

Time (s): cpu = 00:06:00 ; elapsed = 00:05:04 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b191e427

Time (s): cpu = 00:06:00 ; elapsed = 00:05:05 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 148e78596

Time (s): cpu = 00:06:01 ; elapsed = 00:05:05 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 148e78596

Time (s): cpu = 00:06:01 ; elapsed = 00:05:05 . Memory (MB): peak = 2372.719 ; gain = 0.000
Ending Placer Task | Checksum: a5688155

Time (s): cpu = 00:06:01 ; elapsed = 00:05:05 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 55 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:06:07 ; elapsed = 00:05:09 . Memory (MB): peak = 2372.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 2372.719 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2372.719 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-14.682 |
Phase 1 Physical Synthesis Initialization | Checksum: 17cc4c6c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-14.682 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 17cc4c6c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.179 | TNS=-14.682 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.156 | TNS=-14.284 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.959 | TNS=-13.949 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.849 | TNS=-13.729 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.807 | TNS=-13.503 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.781 | TNS=-13.291 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.736 | TNS=-12.883 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.729 | TNS=-12.869 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.701 | TNS=-12.313 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.696 | TNS=-12.133 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
INFO: [Physopt 32-81] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.673 | TNS=-11.877 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.611 | TNS=-11.501 |
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.577 | TNS=-10.923 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.568 | TNS=-10.887 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.559 | TNS=-10.605 |
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.485 | TNS=-10.031 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.479 | TNS=-9.999 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.471 | TNS=-9.990 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.470 | TNS=-9.962 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[0]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.469 | TNS=-9.834 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.462 | TNS=-9.441 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
INFO: [Physopt 32-81] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-9.371 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[4].  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.453 | TNS=-8.899 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-8.863 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-8.715 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-8.417 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]_repN.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]_replica
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[2]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-8.341 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.421 | TNS=-8.325 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.419 | TNS=-8.324 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-8.228 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[4]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[4] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/comp2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-8.132 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[3].  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[3]
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-8.016 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin_ff_reg[2]
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_out_bin[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.357 |
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/mainTimer/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2
INFO: [Physopt 32-710] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_smpl. Critical path length was reduced through logic transformation on cell system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_1_comp.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.112 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_comp
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_3_n_0.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_3
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.093 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_3_n_0.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_3
INFO: [Physopt 32-710] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_n_0. Critical path length was reduced through logic transformation on cell system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_2_comp_1.
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.072 |
INFO: [Physopt 32-663] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_8_n_0.  Re-placed instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_8
INFO: [Physopt 32-735] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/cntFinished_d_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.048 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.048 |
Phase 3 Critical Path Optimization | Checksum: 17cc4c6c6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.048 |
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
INFO: [Physopt 32-571] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4] was not replicated.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/carrynet_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-572] Net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4].  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c1/comp1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/v1_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg.  Did not re-place instance system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1
INFO: [Physopt 32-702] Processed net system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_fb_i_reg. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net system_i/processing_system7_0/inst/FCLK_CLK2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.377 | TNS=-7.048 |
Phase 4 Critical Path Optimization | Checksum: 17cc4c6c6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.377 | TNS=-7.048 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Critical Path  |          0.802  |          7.634  |            2  |              0  |                    36  |           0  |           2  |  00:00:09  |
|  Total          |          0.802  |          7.634  |            2  |              0  |                    36  |           0  |           3  |  00:00:10  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2372.719 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 17cc4c6c6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
368 Infos, 55 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:24 . Memory (MB): peak = 2372.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.719 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3b239be4 ConstDB: 0 ShapeSum: 395d3a3d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 862b9bef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.719 ; gain = 0.000
Post Restoration Checksum: NetGraph: 4ba31ac1 NumContArr: 3a88812e Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 862b9bef

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 862b9bef

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 862b9bef

Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 2372.719 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 112af40ef

Time (s): cpu = 00:00:49 ; elapsed = 00:00:35 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.441 | TNS=-7.540 | WHS=-0.355 | THS=-320.458|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1a39b6401

Time (s): cpu = 00:01:08 ; elapsed = 00:00:46 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.441 | TNS=-6.323 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1110ce1a1

Time (s): cpu = 00:01:08 ; elapsed = 00:00:47 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 19d8108ad

Time (s): cpu = 00:01:09 ; elapsed = 00:00:47 . Memory (MB): peak = 2372.719 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00689752 %
  Global Horizontal Routing Utilization  = 0.000689338 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 34307
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 34307
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a020c705

Time (s): cpu = 00:01:21 ; elapsed = 00:00:54 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6709
 Number of Nodes with overlaps = 1245
 Number of Nodes with overlaps = 374
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.574 | TNS=-3.580 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 224b8ad11

Time (s): cpu = 00:03:09 ; elapsed = 00:02:06 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.635 | TNS=-3.893 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 24c4f03cd

Time (s): cpu = 00:03:15 ; elapsed = 00:02:11 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 24c4f03cd

Time (s): cpu = 00:03:15 ; elapsed = 00:02:11 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 242fe949a

Time (s): cpu = 00:03:20 ; elapsed = 00:02:14 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.561 | TNS=-2.681 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b496bcfe

Time (s): cpu = 00:03:21 ; elapsed = 00:02:15 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b496bcfe

Time (s): cpu = 00:03:21 ; elapsed = 00:02:15 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b496bcfe

Time (s): cpu = 00:03:21 ; elapsed = 00:02:15 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 191ffd7da

Time (s): cpu = 00:03:27 ; elapsed = 00:02:19 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.542 | TNS=-2.593 | WHS=0.002  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1748f9ce9

Time (s): cpu = 00:03:28 ; elapsed = 00:02:19 . Memory (MB): peak = 2372.719 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1748f9ce9

Time (s): cpu = 00:03:28 ; elapsed = 00:02:19 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 44.061 %
  Global Horizontal Routing Utilization  = 49.1988 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y56 -> INT_L_X14Y56
   INT_L_X2Y53 -> INT_L_X2Y53
   INT_L_X14Y45 -> INT_L_X14Y45
   INT_L_X20Y45 -> INT_L_X20Y45
   INT_R_X5Y43 -> INT_R_X5Y43
South Dir 1x1 Area, Max Cong = 98.1982%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y54 -> INT_L_X16Y54
   INT_R_X11Y48 -> INT_R_X11Y48
   INT_R_X13Y43 -> INT_R_X13Y43
   INT_R_X15Y43 -> INT_R_X15Y43
   INT_L_X8Y42 -> INT_L_X8Y42
East Dir 4x4 Area, Max Cong = 85.8456%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y32 -> INT_R_X11Y35
West Dir 2x2 Area, Max Cong = 90.0735%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X12Y42 -> INT_R_X13Y43
   INT_L_X16Y40 -> INT_R_X17Y41
   INT_L_X18Y40 -> INT_R_X19Y41
   INT_L_X14Y38 -> INT_R_X15Y39
   INT_L_X12Y36 -> INT_R_X13Y37

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.25 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 1.25
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 1
Effective congestion level: 2 Aspect Ratio: 1 Sparse Ratio: 1.5

Phase 7 Route finalize | Checksum: 14b160d7a

Time (s): cpu = 00:03:28 ; elapsed = 00:02:20 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14b160d7a

Time (s): cpu = 00:03:28 ; elapsed = 00:02:20 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12f41a9eb

Time (s): cpu = 00:03:33 ; elapsed = 00:02:24 . Memory (MB): peak = 2372.719 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.542 | TNS=-2.593 | WHS=0.002  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12f41a9eb

Time (s): cpu = 00:03:33 ; elapsed = 00:02:25 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:33 ; elapsed = 00:02:25 . Memory (MB): peak = 2372.719 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
387 Infos, 56 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:42 ; elapsed = 00:02:29 . Memory (MB): peak = 2372.719 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:39 ; elapsed = 00:00:22 . Memory (MB): peak = 2461.059 ; gain = 88.340
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
399 Infos, 57 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:30 ; elapsed = 00:00:20 . Memory (MB): peak = 2461.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0 input system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0 output system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRARDADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_0[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[10] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[5]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[11] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[6]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[12] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[7]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[13] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[8]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[5] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[0]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[6] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[1]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[2]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[8] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[3]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9] (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram has an input control pin system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ENARDEN (net: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_ENARDEN_cooolgate_en_sig_27) which is driven by a register (system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 159 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[5].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[10].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[4].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[0].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[6].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[1].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/photonCounter/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[9].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[2].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[8].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[3].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[11].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[7].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk1[12].niblock/tdc_pl/smallFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 91 listed).
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/mainTimer/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-20] enum_AREG_0_connects_CEA1_GND_connects_CEA2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute AREG is set to 0, the CEA1 and CEA2 pins should be tied to GND to save power.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-22] enum_AREG_1_connects_CEA1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 AREG attribute is set to 1, the CEA1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-24] enum_BREG_0_connects_CEB1_GND_connects_CEB2_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0: When DSP48E1 attribute BREG is set to 0, the CEB1 and CEB2 pins should be tied to GND to save power.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-26] enum_BREG_1_connects_CEB1_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_1: When the DSP48E1 BREG attribute is set to 1, the CEB1 input pin is preferred to be tied to GND to save power when OPMODE0 and OPMODE1 are 1.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[0].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[1].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[2].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[3].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[4].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[5].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[6].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-29] enum_CREG_0_connects_CEC_GND: system_i/ACF_AXI_mini_0/inst/AutoCorrelationFunction_v1_0_S00_AXI_inst/acf_core/inst/genblk3[7].multAdd/wideAddDsp_D_d0_0: When the DSP48E1 CREG attribute is set to 0, the CEC input pin should be tied to GND to save power.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-165] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 62 Warnings, 45 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'C:/Users/nc1220/xilinx_workspace/dvd_firmware/dvd_firmware.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Feb 11 11:19:05 2020. For additional details about this file, please refer to the WebTalk help file at C:/Vitis/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
470 Infos, 120 Warnings, 5 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2798.867 ; gain = 337.809
INFO: [Common 17-206] Exiting Vivado at Tue Feb 11 11:19:05 2020...
