{
  "module_name": "mes_v10_1.c",
  "hash_id": "453bc195d1fdee1e5abd24821e0f2c1240079f77819b3f97b144f56370d56f50",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/amdgpu/mes_v10_1.c",
  "human_readable_source": " \n\n#include <linux/firmware.h>\n#include <linux/module.h>\n#include \"amdgpu.h\"\n#include \"soc15_common.h\"\n#include \"nv.h\"\n#include \"gc/gc_10_1_0_offset.h\"\n#include \"gc/gc_10_1_0_sh_mask.h\"\n#include \"gc/gc_10_1_0_default.h\"\n#include \"v10_structs.h\"\n#include \"mes_api_def.h\"\n\n#define mmCP_MES_IC_OP_CNTL_Sienna_Cichlid               0x2820\n#define mmCP_MES_IC_OP_CNTL_Sienna_Cichlid_BASE_IDX      1\n#define mmRLC_CP_SCHEDULERS_Sienna_Cichlid\t\t0x4ca1\n#define mmRLC_CP_SCHEDULERS_Sienna_Cichlid_BASE_IDX\t1\n\nMODULE_FIRMWARE(\"amdgpu/navi10_mes.bin\");\nMODULE_FIRMWARE(\"amdgpu/sienna_cichlid_mes.bin\");\nMODULE_FIRMWARE(\"amdgpu/sienna_cichlid_mes1.bin\");\n\nstatic int mes_v10_1_hw_fini(void *handle);\nstatic int mes_v10_1_kiq_hw_init(struct amdgpu_device *adev);\n\n#define MES_EOP_SIZE   2048\n\nstatic void mes_v10_1_ring_set_wptr(struct amdgpu_ring *ring)\n{\n\tstruct amdgpu_device *adev = ring->adev;\n\n\tif (ring->use_doorbell) {\n\t\tatomic64_set((atomic64_t *)ring->wptr_cpu_addr,\n\t\t\t     ring->wptr);\n\t\tWDOORBELL64(ring->doorbell_index, ring->wptr);\n\t} else {\n\t\tBUG();\n\t}\n}\n\nstatic u64 mes_v10_1_ring_get_rptr(struct amdgpu_ring *ring)\n{\n\treturn *ring->rptr_cpu_addr;\n}\n\nstatic u64 mes_v10_1_ring_get_wptr(struct amdgpu_ring *ring)\n{\n\tu64 wptr;\n\n\tif (ring->use_doorbell)\n\t\twptr = atomic64_read((atomic64_t *)ring->wptr_cpu_addr);\n\telse\n\t\tBUG();\n\treturn wptr;\n}\n\nstatic const struct amdgpu_ring_funcs mes_v10_1_ring_funcs = {\n\t.type = AMDGPU_RING_TYPE_MES,\n\t.align_mask = 1,\n\t.nop = 0,\n\t.support_64bit_ptrs = true,\n\t.get_rptr = mes_v10_1_ring_get_rptr,\n\t.get_wptr = mes_v10_1_ring_get_wptr,\n\t.set_wptr = mes_v10_1_ring_set_wptr,\n\t.insert_nop = amdgpu_ring_insert_nop,\n};\n\nstatic int mes_v10_1_submit_pkt_and_poll_completion(struct amdgpu_mes *mes,\n\t\t\t\t\t\t    void *pkt, int size,\n\t\t\t\t\t\t    int api_status_off)\n{\n\tint ndw = size / 4;\n\tsigned long r;\n\tunion MESAPI__ADD_QUEUE *x_pkt = pkt;\n\tstruct MES_API_STATUS *api_status;\n\tstruct amdgpu_device *adev = mes->adev;\n\tstruct amdgpu_ring *ring = &mes->ring;\n\tunsigned long flags;\n\n\tBUG_ON(size % 4 != 0);\n\n\tspin_lock_irqsave(&mes->ring_lock, flags);\n\tif (amdgpu_ring_alloc(ring, ndw)) {\n\t\tspin_unlock_irqrestore(&mes->ring_lock, flags);\n\t\treturn -ENOMEM;\n\t}\n\n\tapi_status = (struct MES_API_STATUS *)((char *)pkt + api_status_off);\n\tapi_status->api_completion_fence_addr = mes->ring.fence_drv.gpu_addr;\n\tapi_status->api_completion_fence_value = ++mes->ring.fence_drv.sync_seq;\n\n\tamdgpu_ring_write_multiple(ring, pkt, ndw);\n\tamdgpu_ring_commit(ring);\n\tspin_unlock_irqrestore(&mes->ring_lock, flags);\n\n\tDRM_DEBUG(\"MES msg=%d was emitted\\n\", x_pkt->header.opcode);\n\n\tr = amdgpu_fence_wait_polling(ring, ring->fence_drv.sync_seq,\n\t\t\t\t      adev->usec_timeout);\n\tif (r < 1) {\n\t\tDRM_ERROR(\"MES failed to response msg=%d\\n\",\n\t\t\t  x_pkt->header.opcode);\n\n\t\twhile (halt_if_hws_hang)\n\t\t\tschedule();\n\n\t\treturn -ETIMEDOUT;\n\t}\n\n\treturn 0;\n}\n\nstatic int convert_to_mes_queue_type(int queue_type)\n{\n\tif (queue_type == AMDGPU_RING_TYPE_GFX)\n\t\treturn MES_QUEUE_TYPE_GFX;\n\telse if (queue_type == AMDGPU_RING_TYPE_COMPUTE)\n\t\treturn MES_QUEUE_TYPE_COMPUTE;\n\telse if (queue_type == AMDGPU_RING_TYPE_SDMA)\n\t\treturn MES_QUEUE_TYPE_SDMA;\n\telse\n\t\tBUG();\n\treturn -1;\n}\n\nstatic int mes_v10_1_add_hw_queue(struct amdgpu_mes *mes,\n\t\t\t\t  struct mes_add_queue_input *input)\n{\n\tstruct amdgpu_device *adev = mes->adev;\n\tunion MESAPI__ADD_QUEUE mes_add_queue_pkt;\n\tstruct amdgpu_vmhub *hub = &adev->vmhub[AMDGPU_GFXHUB(0)];\n\tuint32_t vm_cntx_cntl = hub->vm_cntx_cntl;\n\n\tmemset(&mes_add_queue_pkt, 0, sizeof(mes_add_queue_pkt));\n\n\tmes_add_queue_pkt.header.type = MES_API_TYPE_SCHEDULER;\n\tmes_add_queue_pkt.header.opcode = MES_SCH_API_ADD_QUEUE;\n\tmes_add_queue_pkt.header.dwsize = API_FRAME_SIZE_IN_DWORDS;\n\n\tmes_add_queue_pkt.process_id = input->process_id;\n\tmes_add_queue_pkt.page_table_base_addr = input->page_table_base_addr;\n\tmes_add_queue_pkt.process_va_start = input->process_va_start;\n\tmes_add_queue_pkt.process_va_end = input->process_va_end;\n\tmes_add_queue_pkt.process_quantum = input->process_quantum;\n\tmes_add_queue_pkt.process_context_addr = input->process_context_addr;\n\tmes_add_queue_pkt.gang_quantum = input->gang_quantum;\n\tmes_add_queue_pkt.gang_context_addr = input->gang_context_addr;\n\tmes_add_queue_pkt.inprocess_gang_priority =\n\t\tinput->inprocess_gang_priority;\n\tmes_add_queue_pkt.gang_global_priority_level =\n\t\tinput->gang_global_priority_level;\n\tmes_add_queue_pkt.doorbell_offset = input->doorbell_offset;\n\tmes_add_queue_pkt.mqd_addr = input->mqd_addr;\n\tmes_add_queue_pkt.wptr_addr = input->wptr_addr;\n\tmes_add_queue_pkt.queue_type =\n\t\tconvert_to_mes_queue_type(input->queue_type);\n\tmes_add_queue_pkt.paging = input->paging;\n\tmes_add_queue_pkt.vm_context_cntl = vm_cntx_cntl;\n\tmes_add_queue_pkt.gws_base = input->gws_base;\n\tmes_add_queue_pkt.gws_size = input->gws_size;\n\tmes_add_queue_pkt.trap_handler_addr = input->tba_addr;\n\n\treturn mes_v10_1_submit_pkt_and_poll_completion(mes,\n\t\t\t&mes_add_queue_pkt, sizeof(mes_add_queue_pkt),\n\t\t\toffsetof(union MESAPI__ADD_QUEUE, api_status));\n}\n\nstatic int mes_v10_1_remove_hw_queue(struct amdgpu_mes *mes,\n\t\t\t\t     struct mes_remove_queue_input *input)\n{\n\tunion MESAPI__REMOVE_QUEUE mes_remove_queue_pkt;\n\n\tmemset(&mes_remove_queue_pkt, 0, sizeof(mes_remove_queue_pkt));\n\n\tmes_remove_queue_pkt.header.type = MES_API_TYPE_SCHEDULER;\n\tmes_remove_queue_pkt.header.opcode = MES_SCH_API_REMOVE_QUEUE;\n\tmes_remove_queue_pkt.header.dwsize = API_FRAME_SIZE_IN_DWORDS;\n\n\tmes_remove_queue_pkt.doorbell_offset = input->doorbell_offset;\n\tmes_remove_queue_pkt.gang_context_addr = input->gang_context_addr;\n\n\treturn mes_v10_1_submit_pkt_and_poll_completion(mes,\n\t\t\t&mes_remove_queue_pkt, sizeof(mes_remove_queue_pkt),\n\t\t\toffsetof(union MESAPI__REMOVE_QUEUE, api_status));\n}\n\nstatic int mes_v10_1_unmap_legacy_queue(struct amdgpu_mes *mes,\n\t\t\t\t struct mes_unmap_legacy_queue_input *input)\n{\n\tunion MESAPI__REMOVE_QUEUE mes_remove_queue_pkt;\n\n\tmemset(&mes_remove_queue_pkt, 0, sizeof(mes_remove_queue_pkt));\n\n\tmes_remove_queue_pkt.header.type = MES_API_TYPE_SCHEDULER;\n\tmes_remove_queue_pkt.header.opcode = MES_SCH_API_REMOVE_QUEUE;\n\tmes_remove_queue_pkt.header.dwsize = API_FRAME_SIZE_IN_DWORDS;\n\n\tmes_remove_queue_pkt.doorbell_offset = input->doorbell_offset;\n\tmes_remove_queue_pkt.gang_context_addr = 0;\n\n\tmes_remove_queue_pkt.pipe_id = input->pipe_id;\n\tmes_remove_queue_pkt.queue_id = input->queue_id;\n\n\tif (input->action == PREEMPT_QUEUES_NO_UNMAP) {\n\t\tmes_remove_queue_pkt.preempt_legacy_gfx_queue = 1;\n\t\tmes_remove_queue_pkt.tf_addr = input->trail_fence_addr;\n\t\tmes_remove_queue_pkt.tf_data =\n\t\t\tlower_32_bits(input->trail_fence_data);\n\t} else {\n\t\tif (input->queue_type == AMDGPU_RING_TYPE_GFX)\n\t\t\tmes_remove_queue_pkt.unmap_legacy_gfx_queue = 1;\n\t\telse\n\t\t\tmes_remove_queue_pkt.unmap_kiq_utility_queue = 1;\n\t}\n\n\treturn mes_v10_1_submit_pkt_and_poll_completion(mes,\n\t\t\t&mes_remove_queue_pkt, sizeof(mes_remove_queue_pkt),\n\t\t\toffsetof(union MESAPI__REMOVE_QUEUE, api_status));\n}\n\nstatic int mes_v10_1_suspend_gang(struct amdgpu_mes *mes,\n\t\t\t\t  struct mes_suspend_gang_input *input)\n{\n\treturn 0;\n}\n\nstatic int mes_v10_1_resume_gang(struct amdgpu_mes *mes,\n\t\t\t\t struct mes_resume_gang_input *input)\n{\n\treturn 0;\n}\n\nstatic int mes_v10_1_query_sched_status(struct amdgpu_mes *mes)\n{\n\tunion MESAPI__QUERY_MES_STATUS mes_status_pkt;\n\n\tmemset(&mes_status_pkt, 0, sizeof(mes_status_pkt));\n\n\tmes_status_pkt.header.type = MES_API_TYPE_SCHEDULER;\n\tmes_status_pkt.header.opcode = MES_SCH_API_QUERY_SCHEDULER_STATUS;\n\tmes_status_pkt.header.dwsize = API_FRAME_SIZE_IN_DWORDS;\n\n\treturn mes_v10_1_submit_pkt_and_poll_completion(mes,\n\t\t\t&mes_status_pkt, sizeof(mes_status_pkt),\n\t\t\toffsetof(union MESAPI__QUERY_MES_STATUS, api_status));\n}\n\nstatic int mes_v10_1_set_hw_resources(struct amdgpu_mes *mes)\n{\n\tint i;\n\tstruct amdgpu_device *adev = mes->adev;\n\tunion MESAPI_SET_HW_RESOURCES mes_set_hw_res_pkt;\n\n\tmemset(&mes_set_hw_res_pkt, 0, sizeof(mes_set_hw_res_pkt));\n\n\tmes_set_hw_res_pkt.header.type = MES_API_TYPE_SCHEDULER;\n\tmes_set_hw_res_pkt.header.opcode = MES_SCH_API_SET_HW_RSRC;\n\tmes_set_hw_res_pkt.header.dwsize = API_FRAME_SIZE_IN_DWORDS;\n\n\tmes_set_hw_res_pkt.vmid_mask_mmhub = mes->vmid_mask_mmhub;\n\tmes_set_hw_res_pkt.vmid_mask_gfxhub = mes->vmid_mask_gfxhub;\n\tmes_set_hw_res_pkt.gds_size = adev->gds.gds_size;\n\tmes_set_hw_res_pkt.paging_vmid = 0;\n\tmes_set_hw_res_pkt.g_sch_ctx_gpu_mc_ptr = mes->sch_ctx_gpu_addr;\n\tmes_set_hw_res_pkt.query_status_fence_gpu_mc_ptr =\n\t\tmes->query_status_fence_gpu_addr;\n\n\tfor (i = 0; i < MAX_COMPUTE_PIPES; i++)\n\t\tmes_set_hw_res_pkt.compute_hqd_mask[i] =\n\t\t\tmes->compute_hqd_mask[i];\n\n\tfor (i = 0; i < MAX_GFX_PIPES; i++)\n\t\tmes_set_hw_res_pkt.gfx_hqd_mask[i] = mes->gfx_hqd_mask[i];\n\n\tfor (i = 0; i < MAX_SDMA_PIPES; i++)\n\t\tmes_set_hw_res_pkt.sdma_hqd_mask[i] = mes->sdma_hqd_mask[i];\n\n\tfor (i = 0; i < AMD_PRIORITY_NUM_LEVELS; i++)\n\t\tmes_set_hw_res_pkt.aggregated_doorbells[i] =\n\t\t\tmes->aggregated_doorbells[i];\n\n\tfor (i = 0; i < 5; i++) {\n\t\tmes_set_hw_res_pkt.gc_base[i] = adev->reg_offset[GC_HWIP][0][i];\n\t\tmes_set_hw_res_pkt.mmhub_base[i] =\n\t\t\tadev->reg_offset[MMHUB_HWIP][0][i];\n\t\tmes_set_hw_res_pkt.osssys_base[i] =\n\t\t\tadev->reg_offset[OSSSYS_HWIP][0][i];\n\t}\n\n\tmes_set_hw_res_pkt.disable_reset = 1;\n\tmes_set_hw_res_pkt.disable_mes_log = 1;\n\tmes_set_hw_res_pkt.use_different_vmid_compute = 1;\n\n\treturn mes_v10_1_submit_pkt_and_poll_completion(mes,\n\t\t\t&mes_set_hw_res_pkt, sizeof(mes_set_hw_res_pkt),\n\t\t\toffsetof(union MESAPI_SET_HW_RESOURCES, api_status));\n}\n\nstatic void mes_v10_1_init_aggregated_doorbell(struct amdgpu_mes *mes)\n{\n\tstruct amdgpu_device *adev = mes->adev;\n\tuint32_t data;\n\n\tdata = RREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL1);\n\tdata &= ~(CP_MES_DOORBELL_CONTROL1__DOORBELL_OFFSET_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL1__DOORBELL_EN_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL1__DOORBELL_HIT_MASK);\n\tdata |= mes->aggregated_doorbells[AMDGPU_MES_PRIORITY_LEVEL_LOW] <<\n\t\tCP_MES_DOORBELL_CONTROL1__DOORBELL_OFFSET__SHIFT;\n\tdata |= 1 << CP_MES_DOORBELL_CONTROL1__DOORBELL_EN__SHIFT;\n\tWREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL1, data);\n\n\tdata = RREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL2);\n\tdata &= ~(CP_MES_DOORBELL_CONTROL2__DOORBELL_OFFSET_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL2__DOORBELL_EN_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL2__DOORBELL_HIT_MASK);\n\tdata |= mes->aggregated_doorbells[AMDGPU_MES_PRIORITY_LEVEL_NORMAL] <<\n\t\tCP_MES_DOORBELL_CONTROL2__DOORBELL_OFFSET__SHIFT;\n\tdata |= 1 << CP_MES_DOORBELL_CONTROL2__DOORBELL_EN__SHIFT;\n\tWREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL2, data);\n\n\tdata = RREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL3);\n\tdata &= ~(CP_MES_DOORBELL_CONTROL3__DOORBELL_OFFSET_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL3__DOORBELL_EN_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL3__DOORBELL_HIT_MASK);\n\tdata |= mes->aggregated_doorbells[AMDGPU_MES_PRIORITY_LEVEL_MEDIUM] <<\n\t\tCP_MES_DOORBELL_CONTROL3__DOORBELL_OFFSET__SHIFT;\n\tdata |= 1 << CP_MES_DOORBELL_CONTROL3__DOORBELL_EN__SHIFT;\n\tWREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL3, data);\n\n\tdata = RREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL4);\n\tdata &= ~(CP_MES_DOORBELL_CONTROL4__DOORBELL_OFFSET_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL4__DOORBELL_EN_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL4__DOORBELL_HIT_MASK);\n\tdata |= mes->aggregated_doorbells[AMDGPU_MES_PRIORITY_LEVEL_HIGH] <<\n\t\tCP_MES_DOORBELL_CONTROL4__DOORBELL_OFFSET__SHIFT;\n\tdata |= 1 << CP_MES_DOORBELL_CONTROL4__DOORBELL_EN__SHIFT;\n\tWREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL4, data);\n\n\tdata = RREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL5);\n\tdata &= ~(CP_MES_DOORBELL_CONTROL5__DOORBELL_OFFSET_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL5__DOORBELL_EN_MASK |\n\t\t  CP_MES_DOORBELL_CONTROL5__DOORBELL_HIT_MASK);\n\tdata |= mes->aggregated_doorbells[AMDGPU_MES_PRIORITY_LEVEL_REALTIME] <<\n\t\tCP_MES_DOORBELL_CONTROL5__DOORBELL_OFFSET__SHIFT;\n\tdata |= 1 << CP_MES_DOORBELL_CONTROL5__DOORBELL_EN__SHIFT;\n\tWREG32_SOC15(GC, 0, mmCP_MES_DOORBELL_CONTROL5, data);\n\n\tdata = 1 << CP_HQD_GFX_CONTROL__DB_UPDATED_MSG_EN__SHIFT;\n\tWREG32_SOC15(GC, 0, mmCP_HQD_GFX_CONTROL, data);\n}\n\nstatic const struct amdgpu_mes_funcs mes_v10_1_funcs = {\n\t.add_hw_queue = mes_v10_1_add_hw_queue,\n\t.remove_hw_queue = mes_v10_1_remove_hw_queue,\n\t.unmap_legacy_queue = mes_v10_1_unmap_legacy_queue,\n\t.suspend_gang = mes_v10_1_suspend_gang,\n\t.resume_gang = mes_v10_1_resume_gang,\n};\n\nstatic int mes_v10_1_allocate_ucode_buffer(struct amdgpu_device *adev,\n\t\t\t\t\t   enum admgpu_mes_pipe pipe)\n{\n\tint r;\n\tconst struct mes_firmware_header_v1_0 *mes_hdr;\n\tconst __le32 *fw_data;\n\tunsigned fw_size;\n\n\tmes_hdr = (const struct mes_firmware_header_v1_0 *)\n\t\tadev->mes.fw[pipe]->data;\n\n\tfw_data = (const __le32 *)(adev->mes.fw[pipe]->data +\n\t\t   le32_to_cpu(mes_hdr->mes_ucode_offset_bytes));\n\tfw_size = le32_to_cpu(mes_hdr->mes_ucode_size_bytes);\n\n\tr = amdgpu_bo_create_reserved(adev, fw_size,\n\t\t\t\t      PAGE_SIZE, AMDGPU_GEM_DOMAIN_GTT,\n\t\t\t\t      &adev->mes.ucode_fw_obj[pipe],\n\t\t\t\t      &adev->mes.ucode_fw_gpu_addr[pipe],\n\t\t\t\t      (void **)&adev->mes.ucode_fw_ptr[pipe]);\n\tif (r) {\n\t\tdev_err(adev->dev, \"(%d) failed to create mes fw bo\\n\", r);\n\t\treturn r;\n\t}\n\n\tmemcpy(adev->mes.ucode_fw_ptr[pipe], fw_data, fw_size);\n\n\tamdgpu_bo_kunmap(adev->mes.ucode_fw_obj[pipe]);\n\tamdgpu_bo_unreserve(adev->mes.ucode_fw_obj[pipe]);\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_allocate_ucode_data_buffer(struct amdgpu_device *adev,\n\t\t\t\t\t\tenum admgpu_mes_pipe pipe)\n{\n\tint r;\n\tconst struct mes_firmware_header_v1_0 *mes_hdr;\n\tconst __le32 *fw_data;\n\tunsigned fw_size;\n\n\tmes_hdr = (const struct mes_firmware_header_v1_0 *)\n\t\tadev->mes.fw[pipe]->data;\n\n\tfw_data = (const __le32 *)(adev->mes.fw[pipe]->data +\n\t\t   le32_to_cpu(mes_hdr->mes_ucode_data_offset_bytes));\n\tfw_size = le32_to_cpu(mes_hdr->mes_ucode_data_size_bytes);\n\n\tr = amdgpu_bo_create_reserved(adev, fw_size,\n\t\t\t\t      64 * 1024, AMDGPU_GEM_DOMAIN_GTT,\n\t\t\t\t      &adev->mes.data_fw_obj[pipe],\n\t\t\t\t      &adev->mes.data_fw_gpu_addr[pipe],\n\t\t\t\t      (void **)&adev->mes.data_fw_ptr[pipe]);\n\tif (r) {\n\t\tdev_err(adev->dev, \"(%d) failed to create mes data fw bo\\n\", r);\n\t\treturn r;\n\t}\n\n\tmemcpy(adev->mes.data_fw_ptr[pipe], fw_data, fw_size);\n\n\tamdgpu_bo_kunmap(adev->mes.data_fw_obj[pipe]);\n\tamdgpu_bo_unreserve(adev->mes.data_fw_obj[pipe]);\n\n\treturn 0;\n}\n\nstatic void mes_v10_1_free_ucode_buffers(struct amdgpu_device *adev,\n\t\t\t\t\t enum admgpu_mes_pipe pipe)\n{\n\tamdgpu_bo_free_kernel(&adev->mes.data_fw_obj[pipe],\n\t\t\t      &adev->mes.data_fw_gpu_addr[pipe],\n\t\t\t      (void **)&adev->mes.data_fw_ptr[pipe]);\n\n\tamdgpu_bo_free_kernel(&adev->mes.ucode_fw_obj[pipe],\n\t\t\t      &adev->mes.ucode_fw_gpu_addr[pipe],\n\t\t\t      (void **)&adev->mes.ucode_fw_ptr[pipe]);\n}\n\nstatic void mes_v10_1_enable(struct amdgpu_device *adev, bool enable)\n{\n\tuint32_t pipe, data = 0;\n\n\tif (enable) {\n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_CNTL);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_PIPE0_RESET, 1);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL,\n\t\t\t     MES_PIPE1_RESET, adev->enable_mes_kiq ? 1 : 0);\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_CNTL, data);\n\n\t\tmutex_lock(&adev->srbm_mutex);\n\t\tfor (pipe = 0; pipe < AMDGPU_MAX_MES_PIPES; pipe++) {\n\t\t\tif (!adev->enable_mes_kiq &&\n\t\t\t    pipe == AMDGPU_MES_KIQ_PIPE)\n\t\t\t\tcontinue;\n\n\t\t\tnv_grbm_select(adev, 3, pipe, 0, 0);\n\t\t\tWREG32_SOC15(GC, 0, mmCP_MES_PRGRM_CNTR_START,\n\t\t\t     (uint32_t)(adev->mes.uc_start_addr[pipe]) >> 2);\n\t\t}\n\t\tnv_grbm_select(adev, 0, 0, 0, 0);\n\t\tmutex_unlock(&adev->srbm_mutex);\n\n\t\t \n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_DC_OP_CNTL);\n\t\tdata = REG_SET_FIELD(data, CP_MES_DC_OP_CNTL,\n\t\t\t\t     BYPASS_UNCACHED, 0);\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_DC_OP_CNTL, data);\n\n\t\t \n\t\tdata = REG_SET_FIELD(0, CP_MES_CNTL, MES_PIPE0_ACTIVE, 1);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_PIPE1_ACTIVE,\n\t\t\t\t     adev->enable_mes_kiq ? 1 : 0);\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_CNTL, data);\n\t\tudelay(100);\n\t} else {\n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_CNTL);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_PIPE0_ACTIVE, 0);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_PIPE1_ACTIVE, 0);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL,\n\t\t\t\t     MES_INVALIDATE_ICACHE, 1);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_PIPE0_RESET, 1);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_PIPE1_RESET,\n\t\t\t\t     adev->enable_mes_kiq ? 1 : 0);\n\t\tdata = REG_SET_FIELD(data, CP_MES_CNTL, MES_HALT, 1);\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_CNTL, data);\n\t}\n}\n\n \nstatic int mes_v10_1_load_microcode(struct amdgpu_device *adev,\n\t\t\t\t    enum admgpu_mes_pipe pipe)\n{\n\tint r;\n\tuint32_t data;\n\n\tmes_v10_1_enable(adev, false);\n\n\tif (!adev->mes.fw[pipe])\n\t\treturn -EINVAL;\n\n\tr = mes_v10_1_allocate_ucode_buffer(adev, pipe);\n\tif (r)\n\t\treturn r;\n\n\tr = mes_v10_1_allocate_ucode_data_buffer(adev, pipe);\n\tif (r) {\n\t\tmes_v10_1_free_ucode_buffers(adev, pipe);\n\t\treturn r;\n\t}\n\n\tWREG32_SOC15(GC, 0, mmCP_MES_IC_BASE_CNTL, 0);\n\n\tmutex_lock(&adev->srbm_mutex);\n\t \n\tnv_grbm_select(adev, 3, pipe, 0, 0);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_MES_PRGRM_CNTR_START,\n\t\t     (uint32_t)(adev->mes.uc_start_addr[pipe]) >> 2);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_MES_IC_BASE_LO,\n\t\t     lower_32_bits(adev->mes.ucode_fw_gpu_addr[pipe]));\n\tWREG32_SOC15(GC, 0, mmCP_MES_IC_BASE_HI,\n\t\t     upper_32_bits(adev->mes.ucode_fw_gpu_addr[pipe]));\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_MES_MIBOUND_LO, 0x1FFFFF);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_MES_MDBASE_LO,\n\t\t     lower_32_bits(adev->mes.data_fw_gpu_addr[pipe]));\n\tWREG32_SOC15(GC, 0, mmCP_MES_MDBASE_HI,\n\t\t     upper_32_bits(adev->mes.data_fw_gpu_addr[pipe]));\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_MES_MDBOUND_LO, 0x3FFFF);\n\n\t \n\tswitch (adev->ip_versions[GC_HWIP][0]) {\n\tcase IP_VERSION(10, 3, 0):\n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL_Sienna_Cichlid);\n\t\tbreak;\n\tdefault:\n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL);\n\t\tbreak;\n\t}\n\tdata = REG_SET_FIELD(data, CP_MES_IC_OP_CNTL, PRIME_ICACHE, 0);\n\tdata = REG_SET_FIELD(data, CP_MES_IC_OP_CNTL, INVALIDATE_CACHE, 1);\n\tswitch (adev->ip_versions[GC_HWIP][0]) {\n\tcase IP_VERSION(10, 3, 0):\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL_Sienna_Cichlid, data);\n\t\tbreak;\n\tdefault:\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL, data);\n\t\tbreak;\n\t}\n\n\t \n\tswitch (adev->ip_versions[GC_HWIP][0]) {\n\tcase IP_VERSION(10, 3, 0):\n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL_Sienna_Cichlid);\n\t\tbreak;\n\tdefault:\n\t\tdata = RREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL);\n\t\tbreak;\n\t}\n\tdata = REG_SET_FIELD(data, CP_MES_IC_OP_CNTL, PRIME_ICACHE, 1);\n\tswitch (adev->ip_versions[GC_HWIP][0]) {\n\tcase IP_VERSION(10, 3, 0):\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL_Sienna_Cichlid, data);\n\t\tbreak;\n\tdefault:\n\t\tWREG32_SOC15(GC, 0, mmCP_MES_IC_OP_CNTL, data);\n\t\tbreak;\n\t}\n\n\tnv_grbm_select(adev, 0, 0, 0, 0);\n\tmutex_unlock(&adev->srbm_mutex);\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_allocate_eop_buf(struct amdgpu_device *adev,\n\t\t\t\t      enum admgpu_mes_pipe pipe)\n{\n\tint r;\n\tu32 *eop;\n\n\tr = amdgpu_bo_create_reserved(adev, MES_EOP_SIZE, PAGE_SIZE,\n\t\t\t      AMDGPU_GEM_DOMAIN_GTT,\n\t\t\t      &adev->mes.eop_gpu_obj[pipe],\n\t\t\t      &adev->mes.eop_gpu_addr[pipe],\n\t\t\t      (void **)&eop);\n\tif (r) {\n\t\tdev_warn(adev->dev, \"(%d) create EOP bo failed\\n\", r);\n\t\treturn r;\n\t}\n\n\tmemset(eop, 0, adev->mes.eop_gpu_obj[pipe]->tbo.base.size);\n\n\tamdgpu_bo_kunmap(adev->mes.eop_gpu_obj[pipe]);\n\tamdgpu_bo_unreserve(adev->mes.eop_gpu_obj[pipe]);\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_mqd_init(struct amdgpu_ring *ring)\n{\n\tstruct v10_compute_mqd *mqd = ring->mqd_ptr;\n\tuint64_t hqd_gpu_addr, wb_gpu_addr, eop_base_addr;\n\tuint32_t tmp;\n\n\tmemset(mqd, 0, sizeof(*mqd));\n\n\tmqd->header = 0xC0310800;\n\tmqd->compute_pipelinestat_enable = 0x00000001;\n\tmqd->compute_static_thread_mgmt_se0 = 0xffffffff;\n\tmqd->compute_static_thread_mgmt_se1 = 0xffffffff;\n\tmqd->compute_static_thread_mgmt_se2 = 0xffffffff;\n\tmqd->compute_static_thread_mgmt_se3 = 0xffffffff;\n\tmqd->compute_misc_reserved = 0x00000003;\n\n\teop_base_addr = ring->eop_gpu_addr >> 8;\n\n\t \n\ttmp = mmCP_HQD_EOP_CONTROL_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_EOP_CONTROL, EOP_SIZE,\n\t\t\t(order_base_2(MES_EOP_SIZE / 4) - 1));\n\n\tmqd->cp_hqd_eop_base_addr_lo = lower_32_bits(eop_base_addr);\n\tmqd->cp_hqd_eop_base_addr_hi = upper_32_bits(eop_base_addr);\n\tmqd->cp_hqd_eop_control = tmp;\n\n\t \n\tring->wptr = 0;\n\tmqd->cp_hqd_pq_rptr = 0;\n\tmqd->cp_hqd_pq_wptr_lo = 0;\n\tmqd->cp_hqd_pq_wptr_hi = 0;\n\n\t \n\tmqd->cp_mqd_base_addr_lo = ring->mqd_gpu_addr & 0xfffffffc;\n\tmqd->cp_mqd_base_addr_hi = upper_32_bits(ring->mqd_gpu_addr);\n\n\t \n\ttmp = mmCP_MQD_CONTROL_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, CP_MQD_CONTROL, VMID, 0);\n\tmqd->cp_mqd_control = tmp;\n\n\t \n\thqd_gpu_addr = ring->gpu_addr >> 8;\n\tmqd->cp_hqd_pq_base_lo = lower_32_bits(hqd_gpu_addr);\n\tmqd->cp_hqd_pq_base_hi = upper_32_bits(hqd_gpu_addr);\n\n\t \n\twb_gpu_addr = ring->rptr_gpu_addr;\n\tmqd->cp_hqd_pq_rptr_report_addr_lo = wb_gpu_addr & 0xfffffffc;\n\tmqd->cp_hqd_pq_rptr_report_addr_hi =\n\t\tupper_32_bits(wb_gpu_addr) & 0xffff;\n\n\t \n\twb_gpu_addr = ring->wptr_gpu_addr;\n\tmqd->cp_hqd_pq_wptr_poll_addr_lo = wb_gpu_addr & 0xfffffff8;\n\tmqd->cp_hqd_pq_wptr_poll_addr_hi = upper_32_bits(wb_gpu_addr) & 0xffff;\n\n\t \n\ttmp = mmCP_HQD_PQ_CONTROL_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, QUEUE_SIZE,\n\t\t\t    (order_base_2(ring->ring_size / 4) - 1));\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, RPTR_BLOCK_SIZE,\n\t\t\t    ((order_base_2(AMDGPU_GPU_PAGE_SIZE / 4) - 1) << 8));\n#ifdef __BIG_ENDIAN\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, ENDIAN_SWAP, 1);\n#endif\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, UNORD_DISPATCH, 1);\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, TUNNEL_DISPATCH, 0);\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, PRIV_STATE, 1);\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, KMD_QUEUE, 1);\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_CONTROL, NO_UPDATE_RPTR, 1);\n\tmqd->cp_hqd_pq_control = tmp;\n\n\t \n\ttmp = 0;\n\tif (ring->use_doorbell) {\n\t\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,\n\t\t\t\t    DOORBELL_OFFSET, ring->doorbell_index);\n\t\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,\n\t\t\t\t    DOORBELL_EN, 1);\n\t\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,\n\t\t\t\t    DOORBELL_SOURCE, 0);\n\t\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,\n\t\t\t\t    DOORBELL_HIT, 0);\n\t}\n\telse\n\t\ttmp = REG_SET_FIELD(tmp, CP_HQD_PQ_DOORBELL_CONTROL,\n\t\t\t\t    DOORBELL_EN, 0);\n\tmqd->cp_hqd_pq_doorbell_control = tmp;\n\n\tmqd->cp_hqd_vmid = 0;\n\t \n\tmqd->cp_hqd_active = 1;\n\tmqd->cp_hqd_persistent_state = mmCP_HQD_PERSISTENT_STATE_DEFAULT;\n\tmqd->cp_hqd_ib_control = mmCP_HQD_IB_CONTROL_DEFAULT;\n\tmqd->cp_hqd_iq_timer = mmCP_HQD_IQ_TIMER_DEFAULT;\n\tmqd->cp_hqd_quantum = mmCP_HQD_QUANTUM_DEFAULT;\n\n\ttmp = mmCP_HQD_GFX_CONTROL_DEFAULT;\n\ttmp = REG_SET_FIELD(tmp, CP_HQD_GFX_CONTROL, DB_UPDATED_MSG_EN, 1);\n\t \n\tmqd->cp_hqd_suspend_cntl_stack_offset = tmp;\n\n\tamdgpu_device_flush_hdp(ring->adev, NULL);\n\treturn 0;\n}\n\n#if 0\nstatic void mes_v10_1_queue_init_register(struct amdgpu_ring *ring)\n{\n\tstruct v10_compute_mqd *mqd = ring->mqd_ptr;\n\tstruct amdgpu_device *adev = ring->adev;\n\tuint32_t data = 0;\n\n\tmutex_lock(&adev->srbm_mutex);\n\tnv_grbm_select(adev, 3, ring->pipe, 0, 0);\n\n\t \n\tdata = RREG32_SOC15(GC, 0, mmCP_HQD_VMID);\n\tdata = REG_SET_FIELD(data, CP_HQD_VMID, VMID, 0);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_VMID, data);\n\n\t \n\tdata = RREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL);\n\tdata = REG_SET_FIELD(data, CP_HQD_PQ_DOORBELL_CONTROL,\n\t\t\t     DOORBELL_EN, 0);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL, data);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_MQD_BASE_ADDR, mqd->cp_mqd_base_addr_lo);\n\tWREG32_SOC15(GC, 0, mmCP_MQD_BASE_ADDR_HI, mqd->cp_mqd_base_addr_hi);\n\n\t \n\tdata = RREG32_SOC15(GC, 0, mmCP_MQD_CONTROL);\n\tdata = REG_SET_FIELD(data, CP_MQD_CONTROL, VMID, 0);\n\tWREG32_SOC15(GC, 0, mmCP_MQD_CONTROL, 0);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_BASE, mqd->cp_hqd_pq_base_lo);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_BASE_HI, mqd->cp_hqd_pq_base_hi);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR,\n\t\t     mqd->cp_hqd_pq_rptr_report_addr_lo);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI,\n\t\t     mqd->cp_hqd_pq_rptr_report_addr_hi);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR,\n\t\t     mqd->cp_hqd_pq_wptr_poll_addr_lo);\n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_WPTR_POLL_ADDR_HI,\n\t\t     mqd->cp_hqd_pq_wptr_poll_addr_hi);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_PQ_DOORBELL_CONTROL,\n\t\t     mqd->cp_hqd_pq_doorbell_control);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_PERSISTENT_STATE, mqd->cp_hqd_persistent_state);\n\n\t \n\tWREG32_SOC15(GC, 0, mmCP_HQD_ACTIVE, mqd->cp_hqd_active);\n\n\tnv_grbm_select(adev, 0, 0, 0, 0);\n\tmutex_unlock(&adev->srbm_mutex);\n}\n#endif\n\nstatic int mes_v10_1_kiq_enable_queue(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_kiq *kiq = &adev->gfx.kiq[0];\n\tstruct amdgpu_ring *kiq_ring = &adev->gfx.kiq[0].ring;\n\tint r;\n\n\tif (!kiq->pmf || !kiq->pmf->kiq_map_queues)\n\t\treturn -EINVAL;\n\n\tr = amdgpu_ring_alloc(kiq_ring, kiq->pmf->map_queues_size);\n\tif (r) {\n\t\tDRM_ERROR(\"Failed to lock KIQ (%d).\\n\", r);\n\t\treturn r;\n\t}\n\n\tkiq->pmf->kiq_map_queues(kiq_ring, &adev->mes.ring);\n\n\treturn amdgpu_ring_test_helper(kiq_ring);\n}\n\nstatic int mes_v10_1_queue_init(struct amdgpu_device *adev)\n{\n\tint r;\n\n\tr = mes_v10_1_mqd_init(&adev->mes.ring);\n\tif (r)\n\t\treturn r;\n\n\tr = mes_v10_1_kiq_enable_queue(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_ring_init(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\n\tring = &adev->mes.ring;\n\n\tring->funcs = &mes_v10_1_ring_funcs;\n\n\tring->me = 3;\n\tring->pipe = 0;\n\tring->queue = 0;\n\n\tring->ring_obj = NULL;\n\tring->use_doorbell = true;\n\tring->doorbell_index = adev->doorbell_index.mes_ring0 << 1;\n\tring->eop_gpu_addr = adev->mes.eop_gpu_addr[AMDGPU_MES_SCHED_PIPE];\n\tring->no_scheduler = true;\n\tsprintf(ring->name, \"mes_%d.%d.%d\", ring->me, ring->pipe, ring->queue);\n\n\treturn amdgpu_ring_init(adev, ring, 1024, NULL, 0,\n\t\t\t\tAMDGPU_RING_PRIO_DEFAULT, NULL);\n}\n\nstatic int mes_v10_1_kiq_ring_init(struct amdgpu_device *adev)\n{\n\tstruct amdgpu_ring *ring;\n\n\tspin_lock_init(&adev->gfx.kiq[0].ring_lock);\n\n\tring = &adev->gfx.kiq[0].ring;\n\n\tring->me = 3;\n\tring->pipe = 1;\n\tring->queue = 0;\n\n\tring->adev = NULL;\n\tring->ring_obj = NULL;\n\tring->use_doorbell = true;\n\tring->doorbell_index = adev->doorbell_index.mes_ring1 << 1;\n\tring->eop_gpu_addr = adev->mes.eop_gpu_addr[AMDGPU_MES_KIQ_PIPE];\n\tring->no_scheduler = true;\n\tsprintf(ring->name, \"mes_kiq_%d.%d.%d\",\n\t\tring->me, ring->pipe, ring->queue);\n\n\treturn amdgpu_ring_init(adev, ring, 1024, NULL, 0,\n\t\t\t\tAMDGPU_RING_PRIO_DEFAULT, NULL);\n}\n\nstatic int mes_v10_1_mqd_sw_init(struct amdgpu_device *adev,\n\t\t\t\t enum admgpu_mes_pipe pipe)\n{\n\tint r, mqd_size = sizeof(struct v10_compute_mqd);\n\tstruct amdgpu_ring *ring;\n\n\tif (pipe == AMDGPU_MES_KIQ_PIPE)\n\t\tring = &adev->gfx.kiq[0].ring;\n\telse if (pipe == AMDGPU_MES_SCHED_PIPE)\n\t\tring = &adev->mes.ring;\n\telse\n\t\tBUG();\n\n\tif (ring->mqd_obj)\n\t\treturn 0;\n\n\tr = amdgpu_bo_create_kernel(adev, mqd_size, PAGE_SIZE,\n\t\t\t\t    AMDGPU_GEM_DOMAIN_VRAM |\n\t\t\t\t    AMDGPU_GEM_DOMAIN_GTT, &ring->mqd_obj,\n\t\t\t\t    &ring->mqd_gpu_addr, &ring->mqd_ptr);\n\tif (r) {\n\t\tdev_warn(adev->dev, \"failed to create ring mqd bo (%d)\", r);\n\t\treturn r;\n\t}\n\tmemset(ring->mqd_ptr, 0, mqd_size);\n\n\t \n\tadev->mes.mqd_backup[pipe] = kmalloc(mqd_size, GFP_KERNEL);\n\tif (!adev->mes.mqd_backup[pipe]) {\n\t\tdev_warn(adev->dev,\n\t\t\t \"no memory to create MQD backup for ring %s\\n\",\n\t\t\t ring->name);\n\t\treturn -ENOMEM;\n\t}\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_sw_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint pipe, r;\n\n\tadev->mes.funcs = &mes_v10_1_funcs;\n\tadev->mes.kiq_hw_init = &mes_v10_1_kiq_hw_init;\n\n\tr = amdgpu_mes_init(adev);\n\tif (r)\n\t\treturn r;\n\n\tfor (pipe = 0; pipe < AMDGPU_MAX_MES_PIPES; pipe++) {\n\t\tif (!adev->enable_mes_kiq && pipe == AMDGPU_MES_KIQ_PIPE)\n\t\t\tcontinue;\n\n\t\tr = mes_v10_1_allocate_eop_buf(adev, pipe);\n\t\tif (r)\n\t\t\treturn r;\n\n\t\tr = mes_v10_1_mqd_sw_init(adev, pipe);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tif (adev->enable_mes_kiq) {\n\t\tr = mes_v10_1_kiq_ring_init(adev);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\tr = mes_v10_1_ring_init(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_sw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint pipe;\n\n\tamdgpu_device_wb_free(adev, adev->mes.sch_ctx_offs);\n\tamdgpu_device_wb_free(adev, adev->mes.query_status_fence_offs);\n\n\tfor (pipe = 0; pipe < AMDGPU_MAX_MES_PIPES; pipe++) {\n\t\tkfree(adev->mes.mqd_backup[pipe]);\n\n\t\tamdgpu_bo_free_kernel(&adev->mes.eop_gpu_obj[pipe],\n\t\t\t\t      &adev->mes.eop_gpu_addr[pipe],\n\t\t\t\t      NULL);\n\t\tamdgpu_ucode_release(&adev->mes.fw[pipe]);\n\t}\n\n\tamdgpu_bo_free_kernel(&adev->gfx.kiq[0].ring.mqd_obj,\n\t\t\t      &adev->gfx.kiq[0].ring.mqd_gpu_addr,\n\t\t\t      &adev->gfx.kiq[0].ring.mqd_ptr);\n\n\tamdgpu_bo_free_kernel(&adev->mes.ring.mqd_obj,\n\t\t\t      &adev->mes.ring.mqd_gpu_addr,\n\t\t\t      &adev->mes.ring.mqd_ptr);\n\n\tamdgpu_ring_fini(&adev->gfx.kiq[0].ring);\n\tamdgpu_ring_fini(&adev->mes.ring);\n\n\tamdgpu_mes_fini(adev);\n\treturn 0;\n}\n\nstatic void mes_v10_1_kiq_setting(struct amdgpu_ring *ring)\n{\n\tuint32_t tmp;\n\tstruct amdgpu_device *adev = ring->adev;\n\n\t \n\tswitch (adev->ip_versions[GC_HWIP][0]) {\n\tcase IP_VERSION(10, 3, 0):\n\tcase IP_VERSION(10, 3, 2):\n\tcase IP_VERSION(10, 3, 1):\n\tcase IP_VERSION(10, 3, 4):\n\t\ttmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid);\n\t\ttmp &= 0xffffff00;\n\t\ttmp |= (ring->me << 5) | (ring->pipe << 3) | (ring->queue);\n\t\tWREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp);\n\t\ttmp |= 0x80;\n\t\tWREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS_Sienna_Cichlid, tmp);\n\t\tbreak;\n\tdefault:\n\t\ttmp = RREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS);\n\t\ttmp &= 0xffffff00;\n\t\ttmp |= (ring->me << 5) | (ring->pipe << 3) | (ring->queue);\n\t\tWREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS, tmp);\n\t\ttmp |= 0x80;\n\t\tWREG32_SOC15(GC, 0, mmRLC_CP_SCHEDULERS, tmp);\n\t\tbreak;\n\t}\n}\n\nstatic int mes_v10_1_kiq_hw_init(struct amdgpu_device *adev)\n{\n\tint r = 0;\n\n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_DIRECT) {\n\t\tr = mes_v10_1_load_microcode(adev, AMDGPU_MES_KIQ_PIPE);\n\t\tif (r) {\n\t\t\tDRM_ERROR(\"failed to load MES kiq fw, r=%d\\n\", r);\n\t\t\treturn r;\n\t\t}\n\n\t\tr = mes_v10_1_load_microcode(adev, AMDGPU_MES_SCHED_PIPE);\n\t\tif (r) {\n\t\t\tDRM_ERROR(\"failed to load MES fw, r=%d\\n\", r);\n\t\t\treturn r;\n\t\t}\n\t}\n\n\tmes_v10_1_enable(adev, true);\n\n\tmes_v10_1_kiq_setting(&adev->gfx.kiq[0].ring);\n\n\tr = mes_v10_1_queue_init(adev);\n\tif (r)\n\t\tgoto failure;\n\n\treturn r;\n\nfailure:\n\tmes_v10_1_hw_fini(adev);\n\treturn r;\n}\n\nstatic int mes_v10_1_hw_init(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (!adev->enable_mes_kiq) {\n\t\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_DIRECT) {\n\t\t\tr = mes_v10_1_load_microcode(adev,\n\t\t\t\t\t     AMDGPU_MES_SCHED_PIPE);\n\t\t\tif (r) {\n\t\t\t\tDRM_ERROR(\"failed to MES fw, r=%d\\n\", r);\n\t\t\t\treturn r;\n\t\t\t}\n\t\t}\n\n\t\tmes_v10_1_enable(adev, true);\n\t}\n\n\tr = mes_v10_1_queue_init(adev);\n\tif (r)\n\t\tgoto failure;\n\n\tr = mes_v10_1_set_hw_resources(&adev->mes);\n\tif (r)\n\t\tgoto failure;\n\n\tmes_v10_1_init_aggregated_doorbell(&adev->mes);\n\n\tr = mes_v10_1_query_sched_status(&adev->mes);\n\tif (r) {\n\t\tDRM_ERROR(\"MES is busy\\n\");\n\t\tgoto failure;\n\t}\n\n\t \n\tadev->gfx.kiq[0].ring.sched.ready = false;\n\tadev->mes.ring.sched.ready = true;\n\n\treturn 0;\n\nfailure:\n\tmes_v10_1_hw_fini(adev);\n\treturn r;\n}\n\nstatic int mes_v10_1_hw_fini(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tadev->mes.ring.sched.ready = false;\n\n\tmes_v10_1_enable(adev, false);\n\n\tif (adev->firmware.load_type == AMDGPU_FW_LOAD_DIRECT) {\n\t\tmes_v10_1_free_ucode_buffers(adev, AMDGPU_MES_KIQ_PIPE);\n\t\tmes_v10_1_free_ucode_buffers(adev, AMDGPU_MES_SCHED_PIPE);\n\t}\n\n\treturn 0;\n}\n\nstatic int mes_v10_1_suspend(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = amdgpu_mes_suspend(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn mes_v10_1_hw_fini(adev);\n}\n\nstatic int mes_v10_1_resume(void *handle)\n{\n\tint r;\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tr = mes_v10_1_hw_init(adev);\n\tif (r)\n\t\treturn r;\n\n\treturn amdgpu_mes_resume(adev);\n}\n\nstatic int mes_v10_0_early_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\tint pipe, r;\n\n\tfor (pipe = 0; pipe < AMDGPU_MAX_MES_PIPES; pipe++) {\n\t\tif (!adev->enable_mes_kiq && pipe == AMDGPU_MES_KIQ_PIPE)\n\t\t\tcontinue;\n\t\tr = amdgpu_mes_init_microcode(adev, pipe);\n\t\tif (r)\n\t\t\treturn r;\n\t}\n\n\treturn 0;\n}\n\nstatic int mes_v10_0_late_init(void *handle)\n{\n\tstruct amdgpu_device *adev = (struct amdgpu_device *)handle;\n\n\tif (!amdgpu_in_reset(adev))\n\t\tamdgpu_mes_self_test(adev);\n\n\treturn 0;\n}\n\nstatic const struct amd_ip_funcs mes_v10_1_ip_funcs = {\n\t.name = \"mes_v10_1\",\n\t.early_init = mes_v10_0_early_init,\n\t.late_init = mes_v10_0_late_init,\n\t.sw_init = mes_v10_1_sw_init,\n\t.sw_fini = mes_v10_1_sw_fini,\n\t.hw_init = mes_v10_1_hw_init,\n\t.hw_fini = mes_v10_1_hw_fini,\n\t.suspend = mes_v10_1_suspend,\n\t.resume = mes_v10_1_resume,\n};\n\nconst struct amdgpu_ip_block_version mes_v10_1_ip_block = {\n\t.type = AMD_IP_BLOCK_TYPE_MES,\n\t.major = 10,\n\t.minor = 1,\n\t.rev = 0,\n\t.funcs = &mes_v10_1_ip_funcs,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}