// Seed: 2125622178
`timescale 1ps / 1 ps
module module_0;
  type_4(
      id_0, 1
  );
  assign id_0 = 1;
  assign id_0 = 1;
  type_5 id_1 (
      .id_0(1),
      .id_1(id_0),
      .id_2(1),
      .id_3(id_0),
      .id_4(id_0),
      .id_5(id_0),
      .id_6(1 & 1)
  );
  logic id_2;
  logic id_3;
endmodule
