****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 10
        -report_by design
        -nosplit
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Sun Jun 29 18:47:00 2025
****************************************

  Startpoint: core_i/sleep_unit_i/core_busy_q_reg (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.070      0.070

  core_i/sleep_unit_i/core_busy_q_reg/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                   0.000      0.070 r
  core_i/sleep_unit_i/core_busy_q_reg/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                    0.026      0.096 f
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]/SI (SAEDRVT14_FSDPSBQ_V2LP_2)    0.000      0.096 f
  data arrival time                                                                              0.096

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.081      0.081
  core_i/id_stage_i/controller_i/debug_fsm_cs_reg[0]/CK (SAEDRVT14_FSDPSBQ_V2LP_2)    0.000      0.081 r
  library hold time                                                                   0.009      0.089
  data required time                                                                             0.089
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.089
  data arrival time                                                                             -0.096
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.007



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[24][6] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[25][8] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.074      0.074

  core_i/id_stage_i/register_file_i/mem_reg[24][6]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.074 r
  core_i/id_stage_i/register_file_i/mem_reg[24][6]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)       0.027      0.101 f
  core_i/id_stage_i/register_file_i/mem_reg[25][8]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.101 f
  data arrival time                                                                              0.101

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.083      0.083
  core_i/id_stage_i/register_file_i/mem_reg[25][8]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.083 r
  library hold time                                                                   0.010      0.093
  data required time                                                                             0.093
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.093
  data arrival time                                                                             -0.101
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.009



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[19][24] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[19][25] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.075      0.075

  core_i/id_stage_i/register_file_i/mem_reg[19][24]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.075 r
  core_i/id_stage_i/register_file_i/mem_reg[19][24]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.026      0.102 f
  core_i/id_stage_i/register_file_i/mem_reg[19][25]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.102 f
  data arrival time                                                                              0.102

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.082      0.082
  core_i/id_stage_i/register_file_i/mem_reg[19][25]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.082 r
  library hold time                                                                   0.009      0.090
  data required time                                                                             0.090
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.090
  data arrival time                                                                             -0.102
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.011



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[1][14] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[1][15] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.075      0.075

  core_i/id_stage_i/register_file_i/mem_reg[1][14]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.075 r
  core_i/id_stage_i/register_file_i/mem_reg[1][14]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)       0.027      0.103 f
  core_i/id_stage_i/register_file_i/mem_reg[1][15]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.103 f
  data arrival time                                                                              0.103

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.082      0.082
  core_i/id_stage_i/register_file_i/mem_reg[1][15]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.082 r
  library hold time                                                                   0.009      0.091
  data required time                                                                             0.091
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.091
  data arrival time                                                                             -0.103
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[19][7] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[19][8] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.077      0.077

  core_i/id_stage_i/register_file_i/mem_reg[19][7]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.077 r
  core_i/id_stage_i/register_file_i/mem_reg[19][7]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)       0.027      0.103 f
  core_i/id_stage_i/register_file_i/mem_reg[19][8]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.103 f
  data arrival time                                                                              0.103

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.082      0.082
  core_i/id_stage_i/register_file_i/mem_reg[19][8]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.082 r
  library hold time                                                                   0.010      0.092
  data required time                                                                             0.092
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.092
  data arrival time                                                                             -0.103
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[19][26] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[19][28] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.076      0.076

  core_i/id_stage_i/register_file_i/mem_reg[19][26]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.076 r
  core_i/id_stage_i/register_file_i/mem_reg[19][26]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.027      0.103 f
  core_i/id_stage_i/register_file_i/mem_reg[19][28]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.103 f
  data arrival time                                                                              0.103

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.082      0.082
  core_i/id_stage_i/register_file_i/mem_reg[19][28]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.082 r
  library hold time                                                                   0.009      0.091
  data required time                                                                             0.091
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.091
  data arrival time                                                                             -0.103
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/load_store_unit_i/rdata_q_reg[11] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/load_store_unit_i/rdata_q_reg[8] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.075      0.075

  core_i/load_store_unit_i/rdata_q_reg[11]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)              0.000      0.075 r
  core_i/load_store_unit_i/rdata_q_reg[11]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)               0.025      0.100 f
  core_i/load_store_unit_i/rdata_q_reg[8]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.100 f
  data arrival time                                                                              0.100

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.079      0.079
  core_i/load_store_unit_i/rdata_q_reg[8]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.079 r
  library hold time                                                                   0.009      0.088
  data required time                                                                             0.088
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.088
  data arrival time                                                                             -0.100
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[1][27] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[1][25] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.072      0.072

  core_i/id_stage_i/register_file_i/mem_reg[1][27]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.072 r
  core_i/id_stage_i/register_file_i/mem_reg[1][27]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)       0.026      0.099 f
  core_i/id_stage_i/register_file_i/mem_reg[1][25]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.099 f
  data arrival time                                                                              0.099

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.078      0.078
  core_i/id_stage_i/register_file_i/mem_reg[1][25]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)      0.000      0.078 r
  library hold time                                                                   0.009      0.086
  data required time                                                                             0.086
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.086
  data arrival time                                                                             -0.099
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/cs_registers_i/mscratch_q_reg[2] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/cs_registers_i/mcause_q_reg[5] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmax
  Scenario: func_fast_Cmax
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.076      0.076

  core_i/cs_registers_i/mscratch_q_reg[2]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)               0.000      0.076 r
  core_i/cs_registers_i/mscratch_q_reg[2]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)                0.026      0.101 f
  core_i/cs_registers_i/mcause_q_reg[5]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.000      0.101 f
  data arrival time                                                                              0.101

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.080      0.080
  core_i/cs_registers_i/mcause_q_reg[5]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)                 0.000      0.080 r
  library hold time                                                                   0.009      0.089
  data required time                                                                             0.089
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.089
  data arrival time                                                                             -0.101
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012



  Startpoint: core_i/id_stage_i/register_file_i/mem_reg[16][30] (rising edge-triggered flip-flop clocked by clk_i)
  Endpoint: core_i/id_stage_i/register_file_i/mem_reg[17][30] (rising edge-triggered flip-flop clocked by clk_i)
  Mode: func
  Corner: fast_Cmin
  Scenario: func_fast_Cmin
  Path Group: clk_i
  Path Type: min

  Point                                                                               Incr       Path  
  -------------------------------------------------------------------------------------------------------------
  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.073      0.073

  core_i/id_stage_i/register_file_i/mem_reg[16][30]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.073 r
  core_i/id_stage_i/register_file_i/mem_reg[16][30]/Q (SAEDRVT14_FSDPRBQ_V2LP_2)      0.026      0.099 f
  core_i/id_stage_i/register_file_i/mem_reg[17][30]/SI (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.099 f
  data arrival time                                                                              0.099

  clock clk_i (rise edge)                                                             0.000      0.000
  clock network delay (propagated)                                                    0.078      0.078
  core_i/id_stage_i/register_file_i/mem_reg[17][30]/CK (SAEDRVT14_FSDPRBQ_V2LP_2)     0.000      0.078 r
  library hold time                                                                   0.008      0.087
  data required time                                                                             0.087
  -------------------------------------------------------------------------------------------------------------
  data required time                                                                             0.087
  data arrival time                                                                             -0.099
  -------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    0.012


1
