CAPI=1
[main]
description = Open Multi-Processor Interrupt Controller core

[fileset rtl_files]
files =
 rtl/verilog/timer.v
file_type = verilogSource
