{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1718383145411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1718383145411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 22:09:05 2024 " "Processing started: Fri Jun 14 22:09:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1718383145411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1718383145411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_tx_rx -c uart_tx_rx --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1718383145411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1718383145680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "baudrate.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/baudrate.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_TB " "Found entity 1: uart_TB" {  } { { "uart_TB.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart_TB.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.v 1 1 " "Found 1 design units, including 1 entities, in source file uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/transmitter.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718383145703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/receiver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718383145712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718383145712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/seven_segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1718383145712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1718383145712 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart " "Elaborating entity \"uart\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1718383145728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(58) " "Verilog HDL assignment warning at uart.v(58): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145743 "|uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(59) " "Verilog HDL assignment warning at uart.v(59): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145743 "|uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 uart.v(60) " "Verilog HDL assignment warning at uart.v(60): truncated value with size 32 to match size of target (4)" {  } { { "uart.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145743 "|uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "uart.v" "uart_baud" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718383145756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 baudrate.v(33) " "Verilog HDL assignment warning at baudrate.v(33): truncated value with size 32 to match size of target (5)" {  } { { "baudrate.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/baudrate.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145756 "|baudrate"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 baudrate.v(42) " "Verilog HDL assignment warning at baudrate.v(42): truncated value with size 32 to match size of target (9)" {  } { { "baudrate.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/baudrate.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145756 "|baudrate"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "uart.v" "uart_Tx" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718383145756 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 transmitter.v(50) " "Verilog HDL assignment warning at transmitter.v(50): truncated value with size 32 to match size of target (3)" {  } { { "transmitter.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/transmitter.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145756 "|transmitter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver receiver:uart_Rx " "Elaborating entity \"receiver\" for hierarchy \"receiver:uart_Rx\"" {  } { { "uart.v" "uart_Rx" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718383145759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(42) " "Verilog HDL assignment warning at receiver.v(42): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/receiver.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145759 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(51) " "Verilog HDL assignment warning at receiver.v(51): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/receiver.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145759 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(54) " "Verilog HDL assignment warning at receiver.v(54): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/receiver.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145759 "|receiver"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 receiver.v(66) " "Verilog HDL assignment warning at receiver.v(66): truncated value with size 32 to match size of target (4)" {  } { { "receiver.v" "" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/receiver.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1718383145759 "|receiver"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:ssd_hundreds " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:ssd_hundreds\"" {  } { { "uart.v" "ssd_hundreds" { Text "C:/Users/HP/Desktop/_Sem 4/2_Electronic Circuit Design/FPGA/_Final_/git/fpga/UART-using-Verilog/UART using verilog with FPGA 2nd/uart.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1718383145759 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4607 " "Peak virtual memory: 4607 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1718383145823 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 22:09:05 2024 " "Processing ended: Fri Jun 14 22:09:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1718383145823 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1718383145823 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1718383145823 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1718383145823 ""}
