
*** Running vivado
    with args -log ulp_hmss_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ulp_hmss_0_0.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3017112 on Tue Sep 29 20:16:41 MDT 2020
  **** IP Build 3016781 on Tue Sep 29 23:22:34 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/ravic/.Xilinx/Vivado/Vivado_init.tcl'
54 Beta devices matching pattern found, 54 enabled.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "uart2_bank306" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "dc_pl_gpio" preset_proc "dc_pl_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysctlr_gpio" preset_proc "sysctlr_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk0" preset_proc "sysclk0_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk1" preset_proc "sysclk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk3" preset_proc "sysclk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "push_button_4bits" preset_proc "PUSH_BUTTON_4Bits_Preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock" preset_proc "sys_diff_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock" preset_proc "sys_diff_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sys_diff_clock_233" preset_proc "sys_diff_clock_233_preset" not found in preset file.
WARNING: [Board 49-131] In interface "push_buttons" preset_proc "push_buttons_preset" not found in preset file.
WARNING: [Board 49-131] In interface "uart2_bank306" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "dc_pl_gpio" preset_proc "dc_pl_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysctlr_gpio" preset_proc "sysctlr_gpio_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_sysclk_300" preset_proc "default_sysclk_300_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk_125" preset_proc "sysclk_125_preset" not found in preset file.
WARNING: [Board 49-131] In interface "user_prog_clock" preset_proc "user_prog_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_sysclk_300" preset_proc "default_sysclk_300_preset" not found in preset file.
WARNING: [Board 49-131] In interface "sysclk_125" preset_proc "sysclk_125_preset" not found in preset file.
WARNING: [Board 49-131] In interface "user_prog_clock" preset_proc "user_prog_clock_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk1" preset_proc "default_300mhz_clk1_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk2" preset_proc "default_300mhz_clk2_preset" not found in preset file.
WARNING: [Board 49-131] In interface "default_300mhz_clk3" preset_proc "default_300mhz_clk3_preset" not found in preset file.
WARNING: [Board 49-131] In interface "led_3bits" preset_proc "led_3bits_preset" not found in preset file.
WARNING: [Board 49-131] In interface "rs232_uart" preset_proc "rs232_uart_preset" not found in preset file.
enable_beta_device: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2455.477 ; gain = 14.152 ; free physical = 31767 ; free virtual = 57170
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
0 Beta devices matching pattern found, 0 enabled.
source ulp_hmss_0_0.tcl -notrace
INFO: Dispatch client connection id - 42487
WARNING: [Board 49-131] In interface "pci_express_x4" preset_proc "pciex4_preset" not found in preset file.
WARNING: [Board 49-131] In interface "qsfp_4x" preset_proc "qsfp0_4x_preset" not found in preset file.
WARNING: [Board 49-131] In interface "pci_express_x4" preset_proc "pciex4_preset" not found in preset file.
WARNING: [Board 49-131] In interface "qsfp_4x" preset_proc "qsfp0_4x_preset" not found in preset file.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/int/xo/ip_repo/xilinx_com_hls_vadd_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vitis/2020.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/proj/xbuilds/SWIP/2020.2_0929_2003/installs/lin64/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/ii_infra_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/proj/xbuilds/2020.1_daily_latest/internal_platforms/xilinx_u50lv_gen3x4_xdma_2_202010_1/hw/xsa/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ulp_hmss_0_0
Command: synth_design -top ulp_hmss_0_0 -part xcu50-fsvh2104-2LV-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu50'
INFO: [Device 21-403] Loading part xcu50-fsvh2104-2LV-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3420.809 ; gain = 153.719 ; free physical = 30221 ; free virtual = 55624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ulp_hmss_0_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/synth/ulp_hmss_0_0.v:83]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:10]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_axi_apb_bridge_inst_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_axi_apb_bridge_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_axi_apb_bridge_inst_0' (1#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_axi_apb_bridge_inst_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_hbm_inst_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_hbm_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_hbm_inst_0' (2#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_hbm_inst_0_stub.v:6]
WARNING: [Synth 8-7071] port 'AXI_00_RDATA_PARITY' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_00_RID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_00_BID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_01_RDATA_PARITY' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_01_RID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_01_BID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_02_RDATA_PARITY' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_02_RID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_02_BID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_04_RDATA_PARITY' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_04_RID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7071] port 'AXI_04_BID' of module 'bd_85ad_hbm_inst_0' is unconnected for instance 'hbm_inst' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
WARNING: [Synth 8-7023] instance 'hbm_inst' of module 'bd_85ad_hbm_inst_0' has 146 connections declared, but only 134 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:909]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_hbm_reset_sync_SLR0_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_hbm_reset_sync_SLR0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_hbm_reset_sync_SLR0_0' (3#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_hbm_reset_sync_SLR0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1044]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1044]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1044]
WARNING: [Synth 8-7071] port 'peripheral_aresetn' of module 'bd_85ad_hbm_reset_sync_SLR0_0' is unconnected for instance 'hbm_reset_sync_SLR0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1044]
WARNING: [Synth 8-7023] instance 'hbm_reset_sync_SLR0' of module 'bd_85ad_hbm_reset_sync_SLR0_0' has 10 connections declared, but only 6 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1044]
INFO: [Synth 8-6157] synthesizing module 'init_logic_imp_KAN0DP' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1560]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_init_concat_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_15/synth/bd_85ad_init_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter IN32_WIDTH bound to: 1 - type: integer 
	Parameter IN33_WIDTH bound to: 1 - type: integer 
	Parameter IN34_WIDTH bound to: 1 - type: integer 
	Parameter IN35_WIDTH bound to: 1 - type: integer 
	Parameter IN36_WIDTH bound to: 1 - type: integer 
	Parameter IN37_WIDTH bound to: 1 - type: integer 
	Parameter IN38_WIDTH bound to: 1 - type: integer 
	Parameter IN39_WIDTH bound to: 1 - type: integer 
	Parameter IN40_WIDTH bound to: 1 - type: integer 
	Parameter IN41_WIDTH bound to: 1 - type: integer 
	Parameter IN42_WIDTH bound to: 1 - type: integer 
	Parameter IN43_WIDTH bound to: 1 - type: integer 
	Parameter IN44_WIDTH bound to: 1 - type: integer 
	Parameter IN45_WIDTH bound to: 1 - type: integer 
	Parameter IN46_WIDTH bound to: 1 - type: integer 
	Parameter IN47_WIDTH bound to: 1 - type: integer 
	Parameter IN48_WIDTH bound to: 1 - type: integer 
	Parameter IN49_WIDTH bound to: 1 - type: integer 
	Parameter IN50_WIDTH bound to: 1 - type: integer 
	Parameter IN51_WIDTH bound to: 1 - type: integer 
	Parameter IN52_WIDTH bound to: 1 - type: integer 
	Parameter IN53_WIDTH bound to: 1 - type: integer 
	Parameter IN54_WIDTH bound to: 1 - type: integer 
	Parameter IN55_WIDTH bound to: 1 - type: integer 
	Parameter IN56_WIDTH bound to: 1 - type: integer 
	Parameter IN57_WIDTH bound to: 1 - type: integer 
	Parameter IN58_WIDTH bound to: 1 - type: integer 
	Parameter IN59_WIDTH bound to: 1 - type: integer 
	Parameter IN60_WIDTH bound to: 1 - type: integer 
	Parameter IN61_WIDTH bound to: 1 - type: integer 
	Parameter IN62_WIDTH bound to: 1 - type: integer 
	Parameter IN63_WIDTH bound to: 1 - type: integer 
	Parameter IN64_WIDTH bound to: 1 - type: integer 
	Parameter IN65_WIDTH bound to: 1 - type: integer 
	Parameter IN66_WIDTH bound to: 1 - type: integer 
	Parameter IN67_WIDTH bound to: 1 - type: integer 
	Parameter IN68_WIDTH bound to: 1 - type: integer 
	Parameter IN69_WIDTH bound to: 1 - type: integer 
	Parameter IN70_WIDTH bound to: 1 - type: integer 
	Parameter IN71_WIDTH bound to: 1 - type: integer 
	Parameter IN72_WIDTH bound to: 1 - type: integer 
	Parameter IN73_WIDTH bound to: 1 - type: integer 
	Parameter IN74_WIDTH bound to: 1 - type: integer 
	Parameter IN75_WIDTH bound to: 1 - type: integer 
	Parameter IN76_WIDTH bound to: 1 - type: integer 
	Parameter IN77_WIDTH bound to: 1 - type: integer 
	Parameter IN78_WIDTH bound to: 1 - type: integer 
	Parameter IN79_WIDTH bound to: 1 - type: integer 
	Parameter IN80_WIDTH bound to: 1 - type: integer 
	Parameter IN81_WIDTH bound to: 1 - type: integer 
	Parameter IN82_WIDTH bound to: 1 - type: integer 
	Parameter IN83_WIDTH bound to: 1 - type: integer 
	Parameter IN84_WIDTH bound to: 1 - type: integer 
	Parameter IN85_WIDTH bound to: 1 - type: integer 
	Parameter IN86_WIDTH bound to: 1 - type: integer 
	Parameter IN87_WIDTH bound to: 1 - type: integer 
	Parameter IN88_WIDTH bound to: 1 - type: integer 
	Parameter IN89_WIDTH bound to: 1 - type: integer 
	Parameter IN90_WIDTH bound to: 1 - type: integer 
	Parameter IN91_WIDTH bound to: 1 - type: integer 
	Parameter IN92_WIDTH bound to: 1 - type: integer 
	Parameter IN93_WIDTH bound to: 1 - type: integer 
	Parameter IN94_WIDTH bound to: 1 - type: integer 
	Parameter IN95_WIDTH bound to: 1 - type: integer 
	Parameter IN96_WIDTH bound to: 1 - type: integer 
	Parameter IN97_WIDTH bound to: 1 - type: integer 
	Parameter IN98_WIDTH bound to: 1 - type: integer 
	Parameter IN99_WIDTH bound to: 1 - type: integer 
	Parameter IN100_WIDTH bound to: 1 - type: integer 
	Parameter IN101_WIDTH bound to: 1 - type: integer 
	Parameter IN102_WIDTH bound to: 1 - type: integer 
	Parameter IN103_WIDTH bound to: 1 - type: integer 
	Parameter IN104_WIDTH bound to: 1 - type: integer 
	Parameter IN105_WIDTH bound to: 1 - type: integer 
	Parameter IN106_WIDTH bound to: 1 - type: integer 
	Parameter IN107_WIDTH bound to: 1 - type: integer 
	Parameter IN108_WIDTH bound to: 1 - type: integer 
	Parameter IN109_WIDTH bound to: 1 - type: integer 
	Parameter IN110_WIDTH bound to: 1 - type: integer 
	Parameter IN111_WIDTH bound to: 1 - type: integer 
	Parameter IN112_WIDTH bound to: 1 - type: integer 
	Parameter IN113_WIDTH bound to: 1 - type: integer 
	Parameter IN114_WIDTH bound to: 1 - type: integer 
	Parameter IN115_WIDTH bound to: 1 - type: integer 
	Parameter IN116_WIDTH bound to: 1 - type: integer 
	Parameter IN117_WIDTH bound to: 1 - type: integer 
	Parameter IN118_WIDTH bound to: 1 - type: integer 
	Parameter IN119_WIDTH bound to: 1 - type: integer 
	Parameter IN120_WIDTH bound to: 1 - type: integer 
	Parameter IN121_WIDTH bound to: 1 - type: integer 
	Parameter IN122_WIDTH bound to: 1 - type: integer 
	Parameter IN123_WIDTH bound to: 1 - type: integer 
	Parameter IN124_WIDTH bound to: 1 - type: integer 
	Parameter IN125_WIDTH bound to: 1 - type: integer 
	Parameter IN126_WIDTH bound to: 1 - type: integer 
	Parameter IN127_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter NUM_PORTS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (4#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_init_concat_0' (5#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_15/synth/bd_85ad_init_concat_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_init_reduce_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_init_reduce_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_init_reduce_0' (6#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_init_reduce_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'init_logic_imp_KAN0DP' (7#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1560]
INFO: [Synth 8-6157] synthesizing module 'path_0_imp_1VLZ12L' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1580]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_interconnect1_0_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_interconnect1_0_0' (8#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect1_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice1_0_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice1_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice1_0_0' (9#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice1_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_85ad_slice1_0_0' is unconnected for instance 'slice1_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1958]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_85ad_slice1_0_0' is unconnected for instance 'slice1_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1958]
WARNING: [Synth 8-7023] instance 'slice1_0' of module 'bd_85ad_slice1_0_0' has 68 connections declared, but only 66 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1958]
INFO: [Synth 8-6155] done synthesizing module 'path_0_imp_1VLZ12L' (10#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1580]
INFO: [Synth 8-6157] synthesizing module 'path_1_imp_HHIY0J' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2027]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_interconnect2_1_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_interconnect2_1_0' (11#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect2_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice2_1_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice2_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice2_1_0' (12#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice2_1_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_85ad_slice2_1_0' is unconnected for instance 'slice2_1' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2405]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_85ad_slice2_1_0' is unconnected for instance 'slice2_1' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2405]
WARNING: [Synth 8-7023] instance 'slice2_1' of module 'bd_85ad_slice2_1_0' has 68 connections declared, but only 66 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2405]
INFO: [Synth 8-6155] done synthesizing module 'path_1_imp_HHIY0J' (13#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2027]
INFO: [Synth 8-6157] synthesizing module 'path_2_imp_1D9COY8' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2474]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_interconnect0_2_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect0_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_interconnect0_2_0' (14#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect0_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice0_2_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice0_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice0_2_0' (15#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice0_2_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_85ad_slice0_2_0' is unconnected for instance 'slice0_2' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2852]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_85ad_slice0_2_0' is unconnected for instance 'slice0_2' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2852]
WARNING: [Synth 8-7023] instance 'slice0_2' of module 'bd_85ad_slice0_2_0' has 68 connections declared, but only 66 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2852]
INFO: [Synth 8-6155] done synthesizing module 'path_2_imp_1D9COY8' (16#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2474]
INFO: [Synth 8-6157] synthesizing module 'path_4_imp_X9MXG7' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2921]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_interconnect3_4_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect3_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_interconnect3_4_0' (17#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_interconnect3_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_slice3_4_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice3_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_slice3_4_0' (18#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_slice3_4_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awsize' of module 'bd_85ad_slice3_4_0' is unconnected for instance 'slice3_4' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:3299]
WARNING: [Synth 8-7071] port 'm_axi_arsize' of module 'bd_85ad_slice3_4_0' is unconnected for instance 'slice3_4' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:3299]
WARNING: [Synth 8-7023] instance 'slice3_4' of module 'bd_85ad_slice3_4_0' has 68 connections declared, but only 66 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:3299]
INFO: [Synth 8-6155] done synthesizing module 'path_4_imp_X9MXG7' (19#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:2921]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_vip_S00_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S00_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_vip_S00_0' (20#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S00_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_85ad_vip_S00_0' is unconnected for instance 'vip_S00' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
WARNING: [Synth 8-7023] instance 'vip_S00' of module 'bd_85ad_vip_S00_0' has 64 connections declared, but only 56 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1330]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_vip_S01_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S01_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_vip_S01_0' (21#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S01_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_85ad_vip_S01_0' is unconnected for instance 'vip_S01' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
WARNING: [Synth 8-7023] instance 'vip_S01' of module 'bd_85ad_vip_S01_0' has 64 connections declared, but only 56 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1387]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_vip_S02_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S02_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_vip_S02_0' (22#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S02_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_85ad_vip_S02_0' is unconnected for instance 'vip_S02' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
WARNING: [Synth 8-7023] instance 'vip_S02' of module 'bd_85ad_vip_S02_0' has 64 connections declared, but only 56 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1444]
INFO: [Synth 8-6157] synthesizing module 'bd_85ad_vip_S03_0' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S03_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad_vip_S03_0' (23#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/.Xil/Vivado-20300-xcoswappshp385-2/realtime/bd_85ad_vip_S03_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awlock' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_awcache' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_arlock' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_arcache' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'bd_85ad_vip_S03_0' is unconnected for instance 'vip_S03' [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
WARNING: [Synth 8-7023] instance 'vip_S03' of module 'bd_85ad_vip_S03_0' has 64 connections declared, but only 56 given [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:1501]
INFO: [Synth 8-6155] done synthesizing module 'bd_85ad' (24#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/synth/bd_85ad.v:10]
INFO: [Synth 8-6155] done synthesizing module 'ulp_hmss_0_0' (25#1) [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/synth/ulp_hmss_0_0.v:83]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3477.684 ; gain = 210.594 ; free physical = 29742 ; free virtual = 55146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3495.527 ; gain = 228.438 ; free physical = 29563 ; free virtual = 54967
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3495.527 ; gain = 228.438 ; free physical = 29563 ; free virtual = 54967
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3495.527 ; gain = 0.000 ; free physical = 29437 ; free virtual = 54841
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0/bd_85ad_hbm_inst_0_in_context.xdc] for cell 'inst/hbm_inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0/bd_85ad_hbm_inst_0_in_context.xdc] for cell 'inst/hbm_inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0/bd_85ad_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0/bd_85ad_hbm_reset_sync_SLR0_0_in_context.xdc] for cell 'inst/hbm_reset_sync_SLR0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S01'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_vip_S01_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S01'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S02_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S02'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_vip_S02_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S02'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_vip_S00_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S00'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_10/bd_85ad_vip_S00_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S00'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_vip_S03_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S03'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_13/bd_85ad_vip_S03_0/bd_85ad_vip_S01_0_in_context.xdc] for cell 'inst/vip_S03'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_axi_apb_bridge_inst_0/bd_85ad_axi_apb_bridge_inst_0_in_context.xdc] for cell 'inst/axi_apb_bridge_inst'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_14/bd_85ad_axi_apb_bridge_inst_0/bd_85ad_axi_apb_bridge_inst_0_in_context.xdc] for cell 'inst/axi_apb_bridge_inst'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_0_0/bd_85ad_interconnect1_0_0_in_context.xdc] for cell 'inst/path_0/interconnect1_0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_interconnect1_0_0/bd_85ad_interconnect1_0_0_in_context.xdc] for cell 'inst/path_0/interconnect1_0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_0/slice1_0'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_slice1_0_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_0/slice1_0'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect2_1_0/bd_85ad_interconnect2_1_0_in_context.xdc] for cell 'inst/path_1/interconnect2_1'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_interconnect2_1_0/bd_85ad_interconnect2_1_0_in_context.xdc] for cell 'inst/path_1/interconnect2_1'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice2_1_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_1/slice2_1'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_slice2_1_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_1/slice2_1'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_interconnect0_2_0/bd_85ad_interconnect0_2_0_in_context.xdc] for cell 'inst/path_2/interconnect0_2'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_interconnect0_2_0/bd_85ad_interconnect0_2_0_in_context.xdc] for cell 'inst/path_2/interconnect0_2'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_slice0_2_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_2/slice0_2'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_slice0_2_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_2/slice0_2'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_interconnect3_4_0/bd_85ad_interconnect3_4_0_in_context.xdc] for cell 'inst/path_4/interconnect3_4'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_11/bd_85ad_interconnect3_4_0/bd_85ad_interconnect3_4_0_in_context.xdc] for cell 'inst/path_4/interconnect3_4'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_slice3_4_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_4/slice3_4'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_12/bd_85ad_slice3_4_0/bd_85ad_slice1_12_0_in_context.xdc] for cell 'inst/path_4/slice3_4'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_init_reduce_0/bd_85ad_init_reduce_0_in_context.xdc] for cell 'inst/init_logic/init_reduce'
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/ulp_hmss_0_0/bd_0/ip/ip_16/bd_85ad_init_reduce_0/bd_85ad_init_reduce_0_in_context.xdc] for cell 'inst/init_logic/init_reduce'
Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3536.250 ; gain = 0.000 ; free physical = 30083 ; free virtual = 55487
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3536.250 ; gain = 0.000 ; free physical = 30082 ; free virtual = 55486
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3536.250 ; gain = 269.160 ; free physical = 30174 ; free virtual = 55578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu50-fsvh2104-2LV-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3536.250 ; gain = 269.160 ; free physical = 30174 ; free virtual = 55578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/hbm_reset_sync_SLR0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S01. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S02. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S00. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/vip_S03. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_apb_bridge_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_0/interconnect1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_0/slice1_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_1/interconnect2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_1/slice2_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_2/interconnect0_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_2/slice0_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_4/interconnect3_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/path_4/slice3_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/init_logic/init_concat. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/init_logic/init_reduce. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3536.250 ; gain = 269.160 ; free physical = 30174 ; free virtual = 55578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3536.250 ; gain = 269.160 ; free physical = 30177 ; free virtual = 55582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 5952 (col length:93)
BRAMs: 2688 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3536.250 ; gain = 269.160 ; free physical = 30161 ; free virtual = 55571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3918.969 ; gain = 651.879 ; free physical = 29663 ; free virtual = 55073
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 3919.969 ; gain = 652.879 ; free physical = 29662 ; free virtual = 55072
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29658 ; free virtual = 55068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29658 ; free virtual = 55068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29658 ; free virtual = 55068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29658 ; free virtual = 55068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29656 ; free virtual = 55067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29656 ; free virtual = 55067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29656 ; free virtual = 55067
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_85ad_axi_apb_bridge_inst_0 |         1|
|2     |bd_85ad_hbm_inst_0            |         1|
|3     |bd_85ad_hbm_reset_sync_SLR0_0 |         1|
|4     |bd_85ad_vip_S00_0             |         1|
|5     |bd_85ad_vip_S01_0             |         1|
|6     |bd_85ad_vip_S02_0             |         1|
|7     |bd_85ad_vip_S03_0             |         1|
|8     |bd_85ad_init_reduce_0         |         1|
|9     |bd_85ad_interconnect1_0_0     |         1|
|10    |bd_85ad_slice1_0_0            |         1|
|11    |bd_85ad_interconnect2_1_0     |         1|
|12    |bd_85ad_slice2_1_0            |         1|
|13    |bd_85ad_interconnect0_2_0     |         1|
|14    |bd_85ad_slice0_2_0            |         1|
|15    |bd_85ad_interconnect3_4_0     |         1|
|16    |bd_85ad_slice3_4_0            |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |bd_85ad_axi_apb_bridge_inst |     1|
|2     |bd_85ad_hbm_inst            |     1|
|3     |bd_85ad_hbm_reset_sync_SLR0 |     1|
|4     |bd_85ad_init_reduce         |     1|
|5     |bd_85ad_interconnect0_2     |     1|
|6     |bd_85ad_interconnect1_0     |     1|
|7     |bd_85ad_interconnect2_1     |     1|
|8     |bd_85ad_interconnect3_4     |     1|
|9     |bd_85ad_slice0_2            |     1|
|10    |bd_85ad_slice1_0            |     1|
|11    |bd_85ad_slice2_1            |     1|
|12    |bd_85ad_slice3_4            |     1|
|13    |bd_85ad_vip_S00             |     1|
|14    |bd_85ad_vip_S01             |     1|
|15    |bd_85ad_vip_S02             |     1|
|16    |bd_85ad_vip_S03             |     1|
+------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:44 . Memory (MB): peak = 3947.008 ; gain = 679.918 ; free physical = 29656 ; free virtual = 55067
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 3947.008 ; gain = 639.195 ; free physical = 29692 ; free virtual = 55103
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:45 . Memory (MB): peak = 3947.016 ; gain = 679.918 ; free physical = 29692 ; free virtual = 55103
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3947.016 ; gain = 0.000 ; free physical = 29775 ; free virtual = 55186
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4009.508 ; gain = 0.000 ; free physical = 29685 ; free virtual = 55096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 74 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 4021.477 ; gain = 1555.746 ; free physical = 29818 ; free virtual = 55229
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ulp_hmss_0_0, cache-ID = 13488c0e6a3c029e
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
INFO: [Common 17-1381] The checkpoint '/scratch/ravic/Port_DDR_to_HBM/build/HBM2/temp_dir/link/vivado/vpl/prj/prj.runs/ulp_hmss_0_0_synth_1/ulp_hmss_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ulp_hmss_0_0_utilization_synth.rpt -pb ulp_hmss_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 13 18:10:55 2020...
