// Seed: 4013423021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  assign module_2.id_9 = 0;
  input wire id_2;
  input wire id_1;
  logic id_5;
  ;
  assign id_5 = -1 || -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd28,
    parameter id_2 = 32'd43
) (
    _id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  inout wire _id_2;
  inout wire _id_1;
  logic id_4 = id_3;
  wire [id_1 : id_2] id_5;
endmodule
module module_2 #(
    parameter id_10 = 32'd62,
    parameter id_2  = 32'd89,
    parameter id_21 = 32'd10,
    parameter id_4  = 32'd5,
    parameter id_9  = 32'd60
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output logic [7:0] id_13;
  input wire id_12;
  inout wire id_11;
  input wire _id_10;
  inout wire _id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_11,
      id_11
  );
  inout wire _id_4;
  input wire id_3;
  inout wire _id_2;
  output wire id_1;
  assign id_13[id_2==?id_4] = -1;
  logic id_16, id_17, id_18, id_19, id_20, _id_21, id_22, id_23, id_24, id_25 = id_20, id_26, id_27;
  wire [  id_10 : -1] id_28;
  wire [id_9 : id_21] id_29;
endmodule
