Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Oct 10 20:30:43 2023
| Host         : DESKTOP-9A79UKU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  252         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.107    -1136.581                    361                 7191        0.030        0.000                      0                 7191        1.100        0.000                       0                  3026  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -2.237      -13.934                      7                   14        0.150        0.000                      0                   14        4.232        0.000                       0                   264  
  clkout2          34.228        0.000                      0                  298        0.096        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.558        0.000                      0                 4995        0.108        0.000                      0                 4995       49.600        0.000                       0                  2596  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -2.457     -279.290                    310                  575        0.248        0.000                      0                  575  
clkout3       clkout0            -6.107     -972.521                    194                  194        1.275        0.000                      0                  194  
clkout0       clkout2             5.958        0.000                      0                   12        0.266        0.000                      0                   12  
clkout3       clkout2            16.692        0.000                      0                  135        0.137        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 45.792        0.000                      0                 1276        0.030        0.000                      0                 1276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -2.237ns,  Total Violation      -13.934ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.237ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.900ns  (logic 0.564ns (8.174%)  route 6.336ns (91.826%))
  Logic Levels:           7  (LUT5=2 LUT6=5)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.412ns = ( 8.588 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns = ( 3.222 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.816     3.222    vga/CLK_OUT1
    SLICE_X16Y47         FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.263     3.485 r  vga/code_exe_reg[5]/Q
                         net (fo=20, routed)          2.653     6.137    vga/c2i3/Q[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I3_O)        0.043     6.180 r  vga/c2i3/i_/ascii_code[6]_i_217/O
                         net (fo=113, routed)         1.230     7.410    vga/c2i3/code_exe_reg[2]_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I0_O)        0.043     7.453 f  vga/c2i3/i_/ascii_code[4]_i_122/O
                         net (fo=1, routed)           0.600     8.053    vga/U12/ascii_code[4]_i_23_1
    SLICE_X58Y87         LUT6 (Prop_lut6_I2_O)        0.043     8.096 r  vga/U12/ascii_code[4]_i_56/O
                         net (fo=1, routed)           0.244     8.341    vga/U12/ascii_code[4]_i_56_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I5_O)        0.043     8.384 r  vga/U12/ascii_code[4]_i_23/O
                         net (fo=1, routed)           0.261     8.645    vga/U12/ascii_code[4]_i_23_n_0
    SLICE_X59Y87         LUT6 (Prop_lut6_I1_O)        0.043     8.688 r  vga/U12/ascii_code[4]_i_9/O
                         net (fo=1, routed)           1.020     9.708    vga/U12/data2[4]
    SLICE_X35Y88         LUT6 (Prop_lut6_I4_O)        0.043     9.751 r  vga/U12/ascii_code[4]_i_3/O
                         net (fo=1, routed)           0.328    10.079    vga/U12/ascii_code[4]_i_3_n_0
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.043    10.122 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    10.122    vga/U12_n_45
    SLICE_X34Y85         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.494     8.588    vga/CLK_OUT1
    SLICE_X34Y85         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.672     7.917    
                         clock uncertainty           -0.066     7.851    
    SLICE_X34Y85         FDRE (Setup_fdre_C_D)        0.034     7.885    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                 -2.237    

Slack (VIOLATED) :        -2.164ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.075ns  (logic 0.572ns (8.084%)  route 6.503ns (91.915%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 8.589 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.952ns = ( 3.048 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.642     3.048    vga/CLK_OUT1
    SLICE_X17Y58         FDRE                                         r  vga/code_wb_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y58         FDRE (Prop_fdre_C_Q)         0.228     3.276 r  vga/code_wb_reg[14]/Q
                         net (fo=90, routed)          2.481     5.757    vga/c2i5/Q[14]
    SLICE_X53Y89         LUT4 (Prop_lut4_I2_O)        0.043     5.800 r  vga/c2i5/i_/ascii_code[6]_i_356/O
                         net (fo=15, routed)          1.066     6.866    vga/c2i5_n_57
    SLICE_X36Y86         LUT6 (Prop_lut6_I2_O)        0.043     6.909 r  vga/ascii_code[1]_i_132/O
                         net (fo=15, routed)          1.088     7.998    vga/c2i5/ascii_code[0]_inv_i_121
    SLICE_X52Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.041 r  vga/c2i5/i_/ascii_code[3]_i_111/O
                         net (fo=1, routed)           0.321     8.361    vga/U12/inst_wb[1]
    SLICE_X52Y90         LUT6 (Prop_lut6_I0_O)        0.043     8.404 r  vga/U12/ascii_code[3]_i_50/O
                         net (fo=1, routed)           0.408     8.813    vga/U12/ascii_code[3]_i_50_n_0
    SLICE_X47Y89         LUT6 (Prop_lut6_I3_O)        0.043     8.856 r  vga/U12/ascii_code[3]_i_22/O
                         net (fo=1, routed)           0.336     9.192    vga/U12/ascii_code[3]_i_22_n_0
    SLICE_X39Y89         LUT5 (Prop_lut5_I1_O)        0.043     9.235 r  vga/U12/ascii_code[3]_i_11/O
                         net (fo=1, routed)           0.445     9.680    vga/U12/ascii_code[3]_i_11_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I2_O)        0.043     9.723 r  vga/U12/ascii_code[3]_i_3/O
                         net (fo=1, routed)           0.357    10.080    vga/U12/ascii_code[3]_i_3_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I3_O)        0.043    10.123 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    10.123    vga/U12_n_46
    SLICE_X30Y85         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.495     8.589    vga/CLK_OUT1
    SLICE_X30Y85         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.599     7.991    
                         clock uncertainty           -0.066     7.925    
    SLICE_X30Y85         FDRE (Setup_fdre_C_D)        0.034     7.959    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.959    
                         arrival time                         -10.123    
  -------------------------------------------------------------------
                         slack                                 -2.164    

Slack (VIOLATED) :        -2.035ns  (required time - arrival time)
  Source:                 vga/code_mem_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.699ns  (logic 0.607ns (9.061%)  route 6.092ns (90.939%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.780ns = ( 3.220 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.814     3.220    vga/CLK_OUT1
    SLICE_X22Y46         FDRE                                         r  vga/code_mem_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y46         FDRE (Prop_fdre_C_Q)         0.263     3.483 r  vga/code_mem_reg[4]/Q
                         net (fo=24, routed)          2.403     5.886    vga/c2i4/Q[4]
    SLICE_X25Y89         LUT5 (Prop_lut5_I2_O)        0.043     5.929 r  vga/c2i4/i_/ascii_code[5]_i_154/O
                         net (fo=154, routed)         1.008     6.937    vga/c2i4_n_3
    SLICE_X34Y95         LUT6 (Prop_lut6_I1_O)        0.043     6.980 r  vga/ascii_code[6]_i_176/O
                         net (fo=15, routed)          0.763     7.743    vga/c2i4/ascii_code[0]_inv_i_91
    SLICE_X26Y91         LUT6 (Prop_lut6_I0_O)        0.043     7.786 r  vga/c2i4/i_/ascii_code[1]_i_109/O
                         net (fo=1, routed)           0.531     8.317    vga/U12/inst_mem[15]
    SLICE_X28Y91         LUT6 (Prop_lut6_I0_O)        0.043     8.360 r  vga/U12/ascii_code[1]_i_45/O
                         net (fo=1, routed)           0.321     8.681    vga/U12/ascii_code[1]_i_45_n_0
    SLICE_X28Y90         LUT5 (Prop_lut5_I0_O)        0.043     8.724 r  vga/U12/ascii_code[1]_i_19/O
                         net (fo=1, routed)           0.353     9.078    vga/U12/ascii_code[1]_i_19_n_0
    SLICE_X29Y90         LUT6 (Prop_lut6_I4_O)        0.043     9.121 r  vga/U12/ascii_code[1]_i_9/O
                         net (fo=1, routed)           0.477     9.597    vga/U12/ascii_code[1]_i_9_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I1_O)        0.043     9.640 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.236     9.876    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.043     9.919 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     9.919    vga/U12_n_48
    SLICE_X34Y84         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.493     8.587    vga/CLK_OUT1
    SLICE_X34Y84         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.672     7.916    
                         clock uncertainty           -0.066     7.850    
    SLICE_X34Y84         FDRE (Setup_fdre_C_D)        0.034     7.884    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -2.035    

Slack (VIOLATED) :        -1.933ns  (required time - arrival time)
  Source:                 vga/code_if_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.874ns  (logic 0.572ns (8.321%)  route 6.302ns (91.679%))
  Logic Levels:           8  (LUT5=1 LUT6=7)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.955ns = ( 3.045 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.639     3.045    vga/CLK_OUT1
    SLICE_X25Y55         FDRE                                         r  vga/code_if_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y55         FDRE (Prop_fdre_C_Q)         0.228     3.273 r  vga/code_if_reg[6]/Q
                         net (fo=24, routed)          2.241     5.514    vga/c2i1/Q[6]
    SLICE_X36Y75         LUT5 (Prop_lut5_I1_O)        0.043     5.557 r  vga/c2i1/i_/ascii_code[6]_i_259/O
                         net (fo=146, routed)         0.918     6.475    vga/c2i1/code_if_reg[2]
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.043     6.518 f  vga/c2i1/i_/ascii_code[6]_i_265/O
                         net (fo=5, routed)           0.342     6.859    vga/c2i1_n_71
    SLICE_X44Y81         LUT6 (Prop_lut6_I4_O)        0.043     6.902 f  vga/ascii_code[4]_i_139/O
                         net (fo=5, routed)           0.543     7.445    vga/U12/ascii_code_reg[4]_i_27_1
    SLICE_X44Y76         LUT6 (Prop_lut6_I5_O)        0.043     7.488 f  vga/U12/ascii_code[0]_inv_i_74/O
                         net (fo=1, routed)           0.450     7.938    vga/U12/ascii_code[0]_inv_i_74_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I0_O)        0.043     7.981 f  vga/U12/ascii_code[0]_inv_i_32/O
                         net (fo=1, routed)           0.530     8.511    vga/U12/ascii_code[0]_inv_i_32_n_0
    SLICE_X39Y77         LUT6 (Prop_lut6_I5_O)        0.043     8.554 f  vga/U12/ascii_code[0]_inv_i_11/O
                         net (fo=1, routed)           0.658     9.212    vga/U12/ascii_code[0]_inv_i_11_n_0
    SLICE_X30Y81         LUT6 (Prop_lut6_I0_O)        0.043     9.255 f  vga/U12/ascii_code[0]_inv_i_4/O
                         net (fo=1, routed)           0.621     9.876    vga/U12/ascii_code[0]_inv_i_4_n_0
    SLICE_X38Y88         LUT6 (Prop_lut6_I4_O)        0.043     9.919 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     9.919    vga/U12_n_49
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X38Y88         FDRE (Setup_fdre_C_D)        0.066     7.986    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 -1.933    

Slack (VIOLATED) :        -1.892ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.808ns  (logic 0.843ns (12.383%)  route 5.965ns (87.617%))
  Logic Levels:           11  (LUT2=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.962ns = ( 3.038 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.632     3.038    vga/CLK_OUT1
    SLICE_X28Y61         FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y61         FDRE (Prop_fdre_C_Q)         0.228     3.266 r  vga/code_wb_reg[13]/Q
                         net (fo=88, routed)          2.324     5.590    vga/c2i5/Q[13]
    SLICE_X44Y84         LUT2 (Prop_lut2_I0_O)        0.043     5.633 r  vga/c2i5/i_/ascii_code[3]_i_333/O
                         net (fo=2, routed)           0.361     5.994    vga/c2i5/i_/ascii_code[3]_i_333_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I2_O)        0.043     6.037 r  vga/c2i5/i_/ascii_code[6]_i_414/O
                         net (fo=1, routed)           0.320     6.357    vga/c2i5/i_/ascii_code[6]_i_414_n_0
    SLICE_X44Y83         LUT6 (Prop_lut6_I4_O)        0.043     6.400 r  vga/c2i5/i_/ascii_code[6]_i_353/O
                         net (fo=5, routed)           0.367     6.767    vga/c2i5/code_wb_reg[31]_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I5_O)        0.043     6.810 f  vga/c2i5/i_/ascii_code[6]_i_191/O
                         net (fo=24, routed)          0.923     7.733    vga/inst_wb[146]
    SLICE_X50Y91         LUT5 (Prop_lut5_I0_O)        0.043     7.776 r  vga/ascii_code[6]_i_365/O
                         net (fo=1, routed)           0.569     8.345    vga/U12/ascii_code_reg[6]_i_99_0
    SLICE_X50Y88         LUT6 (Prop_lut6_I0_O)        0.043     8.388 r  vga/U12/ascii_code[6]_i_205/O
                         net (fo=1, routed)           0.000     8.388    vga/U12/ascii_code[6]_i_205_n_0
    SLICE_X50Y88         MUXF7 (Prop_muxf7_I1_O)      0.103     8.491 r  vga/U12/ascii_code_reg[6]_i_99/O
                         net (fo=1, routed)           0.000     8.491    vga/U12/ascii_code_reg[6]_i_99_n_0
    SLICE_X50Y88         MUXF8 (Prop_muxf8_I1_O)      0.043     8.534 r  vga/U12/ascii_code_reg[6]_i_51/O
                         net (fo=1, routed)           0.436     8.970    vga/U12/ascii_code_reg[6]_i_51_n_0
    SLICE_X38Y88         LUT5 (Prop_lut5_I3_O)        0.125     9.095 r  vga/U12/ascii_code[6]_i_25/O
                         net (fo=1, routed)           0.435     9.530    vga/U12/ascii_code[6]_i_25_n_0
    SLICE_X38Y87         LUT6 (Prop_lut6_I2_O)        0.043     9.573 r  vga/U12/ascii_code[6]_i_8/O
                         net (fo=1, routed)           0.230     9.803    vga/U12/ascii_code[6]_i_8_n_0
    SLICE_X39Y87         LUT6 (Prop_lut6_I3_O)        0.043     9.846 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     9.846    vga/U12_n_43
    SLICE_X39Y87         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X39Y87         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.599     7.986    
                         clock uncertainty           -0.066     7.920    
    SLICE_X39Y87         FDRE (Setup_fdre_C_D)        0.034     7.954    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.954    
                         arrival time                          -9.846    
  -------------------------------------------------------------------
                         slack                                 -1.892    

Slack (VIOLATED) :        -1.887ns  (required time - arrival time)
  Source:                 vga/code_exe_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.546ns  (logic 0.752ns (11.488%)  route 5.794ns (88.512%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 8.584 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.778ns = ( 3.222 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.816     3.222    vga/CLK_OUT1
    SLICE_X16Y47         FDRE                                         r  vga/code_exe_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.263     3.485 r  vga/code_exe_reg[5]/Q
                         net (fo=20, routed)          2.653     6.137    vga/c2i3/Q[5]
    SLICE_X58Y86         LUT5 (Prop_lut5_I3_O)        0.043     6.180 r  vga/c2i3/i_/ascii_code[6]_i_217/O
                         net (fo=113, routed)         0.916     7.096    vga/c2i3/code_exe_reg[2]_0
    SLICE_X62Y77         LUT5 (Prop_lut5_I1_O)        0.043     7.139 f  vga/c2i3/i_/ascii_code[2]_i_211/O
                         net (fo=1, routed)           0.313     7.452    vga/c2i3_n_57
    SLICE_X63Y75         LUT6 (Prop_lut6_I5_O)        0.043     7.495 r  vga/ascii_code[2]_i_106/O
                         net (fo=1, routed)           0.488     7.983    vga/U12/ascii_code_reg[2]_i_22_1
    SLICE_X63Y81         LUT6 (Prop_lut6_I5_O)        0.043     8.026 r  vga/U12/ascii_code[2]_i_50/O
                         net (fo=1, routed)           0.000     8.026    vga/U12/ascii_code[2]_i_50_n_0
    SLICE_X63Y81         MUXF7 (Prop_muxf7_I0_O)      0.107     8.133 r  vga/U12/ascii_code_reg[2]_i_22/O
                         net (fo=1, routed)           0.840     8.973    vga/U12/ascii_code_reg[2]_i_22_n_0
    SLICE_X36Y85         LUT6 (Prop_lut6_I0_O)        0.124     9.097 r  vga/U12/ascii_code[2]_i_11/O
                         net (fo=1, routed)           0.239     9.336    vga/U12/data2[2]
    SLICE_X36Y85         LUT6 (Prop_lut6_I4_O)        0.043     9.379 r  vga/U12/ascii_code[2]_i_3/O
                         net (fo=1, routed)           0.346     9.725    vga/U12/ascii_code[2]_i_3_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.043     9.768 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     9.768    vga/U12_n_47
    SLICE_X36Y84         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.490     8.584    vga/CLK_OUT1
    SLICE_X36Y84         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.672     7.913    
                         clock uncertainty           -0.066     7.847    
    SLICE_X36Y84         FDRE (Setup_fdre_C_D)        0.034     7.881    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -9.768    
  -------------------------------------------------------------------
                         slack                                 -1.887    

Slack (VIOLATED) :        -1.784ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        6.449ns  (logic 0.572ns (8.870%)  route 5.877ns (91.130%))
  Logic Levels:           8  (LUT5=3 LUT6=5)
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.779ns = ( 3.221 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.815     3.221    vga/CLK_OUT1
    SLICE_X21Y44         FDRE                                         r  vga/code_wb_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.228     3.449 r  vga/code_wb_reg[2]/Q
                         net (fo=22, routed)          1.594     5.043    vga/c2i5/Q[2]
    SLICE_X36Y67         LUT5 (Prop_lut5_I0_O)        0.043     5.086 r  vga/c2i5/i_/ascii_code[6]_i_345/O
                         net (fo=153, routed)         1.775     6.861    vga/c2i5/code_wb_reg[2]_2
    SLICE_X49Y85         LUT5 (Prop_lut5_I4_O)        0.043     6.904 f  vga/c2i5/i_/ascii_code[5]_i_198/O
                         net (fo=1, routed)           0.450     7.354    vga/c2i5/i_/ascii_code[5]_i_198_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I0_O)        0.043     7.397 f  vga/c2i5/i_/ascii_code[5]_i_121/O
                         net (fo=1, routed)           0.406     7.803    vga/U12/ascii_code[5]_i_21_5
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.043     7.846 r  vga/U12/ascii_code[5]_i_53/O
                         net (fo=1, routed)           0.411     8.257    vga/U12/ascii_code[5]_i_53_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I5_O)        0.043     8.300 r  vga/U12/ascii_code[5]_i_21/O
                         net (fo=1, routed)           0.495     8.795    vga/U12/ascii_code[5]_i_21_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I1_O)        0.043     8.838 r  vga/U12/ascii_code[5]_i_9/O
                         net (fo=1, routed)           0.597     9.435    vga/U12/ascii_code[5]_i_9_n_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I3_O)        0.043     9.478 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.149     9.627    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X29Y86         LUT6 (Prop_lut6_I3_O)        0.043     9.670 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     9.670    vga/U12_n_44
    SLICE_X29Y86         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.496     8.590    vga/CLK_OUT1
    SLICE_X29Y86         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.672     7.919    
                         clock uncertainty           -0.066     7.853    
    SLICE_X29Y86         FDRE (Setup_fdre_C_D)        0.033     7.886    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.886    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 -1.784    

Slack (MET) :             8.504ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.259ns (25.638%)  route 0.751ns (74.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.627    -1.967    vga/CLK_OUT1
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.259    -1.708 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.751    -0.957    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.534     8.628    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.029    
                         clock uncertainty           -0.066     7.963    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.416     7.547    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  8.504    

Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.993ns  (logic 0.223ns (22.468%)  route 0.770ns (77.532%))
  Logic Levels:           0  
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.967ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.627    -1.967    vga/CLK_OUT1
    SLICE_X39Y87         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.744 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.770    -0.975    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.534     8.628    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.029    
                         clock uncertainty           -0.066     7.963    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.547    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.527ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.223ns (22.515%)  route 0.767ns (77.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.372ns = ( 8.628 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.624    -1.970    vga/CLK_OUT1
    SLICE_X36Y84         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.767    -0.980    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.534     8.628    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.029    
                         clock uncertainty           -0.066     7.963    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.547    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.547    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  8.527    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.100ns (24.760%)  route 0.304ns (75.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.684    -0.509    vga/CLK_OUT1
    SLICE_X29Y86         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.100    -0.409 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.304    -0.105    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.100ns (23.556%)  route 0.325ns (76.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.684    -0.509    vga/CLK_OUT1
    SLICE_X30Y85         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.409 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.325    -0.084    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.239%)  route 0.371ns (78.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X34Y85         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y85         FDRE (Prop_fdre_C_Q)         0.100    -0.410 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.371    -0.039    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.100ns (21.114%)  route 0.374ns (78.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X34Y84         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.410 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.374    -0.036    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.100ns (19.031%)  route 0.425ns (80.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X36Y84         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.425     0.013    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.100ns (18.992%)  route 0.427ns (81.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.681    -0.512    vga/CLK_OUT1
    SLICE_X39Y87         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDRE (Prop_fdre_C_Q)         0.100    -0.412 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.427     0.015    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.015    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.118ns (22.130%)  route 0.415ns (77.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.682    -0.511    vga/CLK_OUT1
    SLICE_X38Y88         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.118    -0.393 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.415     0.023    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.438    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.255    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 vga/strdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.184ns (21.632%)  route 0.667ns (78.368%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.534ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.690    -0.503    vga/CLK_OUT1
    SLICE_X15Y83         FDRE                                         r  vga/strdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y83         FDRE (Prop_fdre_C_Q)         0.100    -0.403 r  vga/strdata_reg[3]/Q
                         net (fo=1, routed)           0.103    -0.300    vga/U12/strdata[3]
    SLICE_X15Y83         LUT6 (Prop_lut6_I5_O)        0.028    -0.272 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=1, routed)           0.266    -0.005    vga/U12/ascii_code[3]_i_7_n_0
    SLICE_X23Y84         LUT6 (Prop_lut6_I2_O)        0.028     0.023 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.298     0.320    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X30Y85         LUT6 (Prop_lut6_I1_O)        0.028     0.348 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000     0.348    vga/U12_n_46
    SLICE_X30Y85         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.924    -0.534    vga/CLK_OUT1
    SLICE_X30Y85         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism              0.058    -0.477    
    SLICE_X30Y85         FDRE (Hold_fdre_C_D)         0.060    -0.417    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.799ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.184ns (20.848%)  route 0.699ns (79.152%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.537ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X15Y82         FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDSE (Prop_fdse_C_Q)         0.100    -0.404 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.131    -0.273    vga/U12/strdata[43]
    SLICE_X15Y82         LUT6 (Prop_lut6_I0_O)        0.028    -0.245 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.203    -0.042    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X22Y83         LUT6 (Prop_lut6_I2_O)        0.028    -0.014 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.365     0.351    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X34Y84         LUT6 (Prop_lut6_I1_O)        0.028     0.379 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    vga/U12_n_48
    SLICE_X34Y84         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.921    -0.537    vga/CLK_OUT1
    SLICE_X34Y84         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.480    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.060    -0.420    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                           0.379    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 vga/strdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.184ns (20.019%)  route 0.735ns (79.981%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.539ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.689    -0.504    vga/CLK_OUT1
    SLICE_X17Y82         FDRE                                         r  vga/strdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.404 r  vga/strdata_reg[26]/Q
                         net (fo=1, routed)           0.131    -0.273    vga/U12/strdata[23]
    SLICE_X17Y82         LUT6 (Prop_lut6_I0_O)        0.028    -0.245 r  vga/U12/ascii_code[2]_i_8/O
                         net (fo=1, routed)           0.160    -0.085    vga/U12/ascii_code[2]_i_8_n_0
    SLICE_X22Y83         LUT6 (Prop_lut6_I4_O)        0.028    -0.057 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.444     0.388    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I1_O)        0.028     0.416 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000     0.416    vga/U12_n_47
    SLICE_X36Y84         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.919    -0.539    vga/CLK_OUT1
    SLICE_X36Y84         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism              0.058    -0.482    
    SLICE_X36Y84         FDRE (Hold_fdre_C_D)         0.060    -0.422    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.837    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y36     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X28Y64     vga/code_exe_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y40     vga/code_exe_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y62     vga/code_exe_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X20Y40     vga/code_id_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X21Y64     vga/code_id_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X30Y70     vga/code_if_reg[18]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X22Y45     vga/code_if_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X38Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.228ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.228ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 0.633ns (11.420%)  route 4.910ns (88.580%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/h_count_reg[3]/Q
                         net (fo=626, routed)         1.025    -0.722    vga/U12/h_count_reg[4]_0[1]
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043    -0.679 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.537    -0.142    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X21Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.099 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                         net (fo=80, routed)          1.037     0.938    vga/U12/col_addr[7]
    SLICE_X21Y89         LUT5 (Prop_lut5_I2_O)        0.049     0.987 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.405     1.392    vga/U12/R[3]_i_21_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.136     1.528 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.354     1.881    vga/U12/p_33_in
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.043     1.924 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     2.267    vga/U12/R[3]_i_3_n_0
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.043     2.310 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.589     2.899    vga/U12/dout1
    SLICE_X12Y86         LUT5 (Prop_lut5_I4_O)        0.053     2.952 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.621     3.573    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.114    37.801    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.801    
                         arrival time                          -3.573    
  -------------------------------------------------------------------
                         slack                                 34.228    

Slack (MET) :             34.233ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.538ns  (logic 0.633ns (11.430%)  route 4.905ns (88.570%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/h_count_reg[3]/Q
                         net (fo=626, routed)         1.025    -0.722    vga/U12/h_count_reg[4]_0[1]
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043    -0.679 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.537    -0.142    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X21Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.099 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                         net (fo=80, routed)          1.037     0.938    vga/U12/col_addr[7]
    SLICE_X21Y89         LUT5 (Prop_lut5_I2_O)        0.049     0.987 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.405     1.392    vga/U12/R[3]_i_21_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.136     1.528 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.354     1.881    vga/U12/p_33_in
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.043     1.924 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     2.267    vga/U12/R[3]_i_3_n_0
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.043     2.310 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.589     2.899    vga/U12/dout1
    SLICE_X12Y86         LUT5 (Prop_lut5_I4_O)        0.053     2.952 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.616     3.568    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.114    37.801    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.801    
                         arrival time                          -3.568    
  -------------------------------------------------------------------
                         slack                                 34.233    

Slack (MET) :             34.412ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.627ns (11.649%)  route 4.756ns (88.351%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/h_count_reg[3]/Q
                         net (fo=626, routed)         1.025    -0.722    vga/U12/h_count_reg[4]_0[1]
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043    -0.679 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.537    -0.142    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X21Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.099 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                         net (fo=80, routed)          1.037     0.938    vga/U12/col_addr[7]
    SLICE_X21Y89         LUT5 (Prop_lut5_I2_O)        0.049     0.987 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.405     1.392    vga/U12/R[3]_i_21_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.136     1.528 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.354     1.881    vga/U12/p_33_in
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.043     1.924 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     2.267    vga/U12/R[3]_i_3_n_0
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.043     2.310 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.666     2.976    vga/U12/dout1
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.047     3.023 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.389     3.412    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.091    37.824    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                 34.412    

Slack (MET) :             34.412ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 0.627ns (11.649%)  route 4.756ns (88.351%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/h_count_reg[3]/Q
                         net (fo=626, routed)         1.025    -0.722    vga/U12/h_count_reg[4]_0[1]
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043    -0.679 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.537    -0.142    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X21Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.099 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                         net (fo=80, routed)          1.037     0.938    vga/U12/col_addr[7]
    SLICE_X21Y89         LUT5 (Prop_lut5_I2_O)        0.049     0.987 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.405     1.392    vga/U12/R[3]_i_21_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.136     1.528 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.354     1.881    vga/U12/p_33_in
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.043     1.924 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     2.267    vga/U12/R[3]_i_3_n_0
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.043     2.310 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.666     2.976    vga/U12/dout1
    SLICE_X12Y86         LUT2 (Prop_lut2_I0_O)        0.047     3.023 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.389     3.412    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.091    37.824    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -3.412    
  -------------------------------------------------------------------
                         slack                                 34.412    

Slack (MET) :             34.442ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.444ns  (logic 0.623ns (11.444%)  route 4.821ns (88.556%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.970ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.624    -1.970    vga/U12/CLK_OUT3
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y73         FDRE (Prop_fdre_C_Q)         0.223    -1.747 r  vga/U12/h_count_reg[3]/Q
                         net (fo=626, routed)         1.025    -0.722    vga/U12/h_count_reg[4]_0[1]
    SLICE_X21Y86         LUT6 (Prop_lut6_I1_O)        0.043    -0.679 r  vga/U12/data_buf_reg_0_3_0_5_i_188/O
                         net (fo=4, routed)           0.537    -0.142    vga/U12/data_buf_reg_0_3_0_5_i_188_n_0
    SLICE_X21Y86         LUT3 (Prop_lut3_I1_O)        0.043    -0.099 r  vga/U12/data_buf_reg_0_3_0_5_i_103/O
                         net (fo=80, routed)          1.037     0.938    vga/U12/col_addr[7]
    SLICE_X21Y89         LUT5 (Prop_lut5_I2_O)        0.049     0.987 r  vga/U12/R[3]_i_21/O
                         net (fo=1, routed)           0.405     1.392    vga/U12/R[3]_i_21_n_0
    SLICE_X21Y88         LUT6 (Prop_lut6_I5_O)        0.136     1.528 r  vga/U12/R[3]_i_12/O
                         net (fo=2, routed)           0.354     1.881    vga/U12/p_33_in
    SLICE_X21Y89         LUT6 (Prop_lut6_I5_O)        0.043     1.924 r  vga/U12/R[3]_i_3/O
                         net (fo=1, routed)           0.343     2.267    vga/U12/R[3]_i_3_n_0
    SLICE_X22Y88         LUT6 (Prop_lut6_I1_O)        0.043     2.310 r  vga/U12/R[3]_i_2/O
                         net (fo=3, routed)           0.589     2.899    vga/U12/dout1
    SLICE_X12Y86         LUT5 (Prop_lut5_I4_O)        0.043     2.942 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.532     3.474    vga/U12/B[2]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.599    37.999    
                         clock uncertainty           -0.081    37.917    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.002    37.915    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.915    
                         arrival time                          -3.474    
  -------------------------------------------------------------------
                         slack                                 34.442    

Slack (MET) :             36.328ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.519ns  (logic 0.457ns (12.986%)  route 3.062ns (87.014%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          0.645     0.005    vga/U12/v_count_reg[3]_1
    SLICE_X19Y87         LUT4 (Prop_lut4_I2_O)        0.054     0.059 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.706     0.765    vga/U12/v_count_reg[6]_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I2_O)        0.137     0.902 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.663     1.565    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.022    37.893    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.893    
                         arrival time                          -1.565    
  -------------------------------------------------------------------
                         slack                                 36.328    

Slack (MET) :             36.329ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.510ns  (logic 0.457ns (13.021%)  route 3.053ns (86.979%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          0.645     0.005    vga/U12/v_count_reg[3]_1
    SLICE_X19Y87         LUT4 (Prop_lut4_I2_O)        0.054     0.059 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.706     0.765    vga/U12/v_count_reg[6]_0
    SLICE_X12Y86         LUT4 (Prop_lut4_I2_O)        0.137     0.902 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.653     1.555    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.997    
                         clock uncertainty           -0.081    37.915    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.031    37.884    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.884    
                         arrival time                          -1.555    
  -------------------------------------------------------------------
                         slack                                 36.329    

Slack (MET) :             36.505ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.273ns  (logic 0.355ns (10.845%)  route 2.918ns (89.155%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          0.438    -0.202    vga/U12/v_count_reg[3]_1
    SLICE_X19Y87         LUT6 (Prop_lut6_I0_O)        0.043    -0.159 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.953     0.794    vga/U12/v_count_reg[8]_17
    SLICE_X12Y86         LUT4 (Prop_lut4_I2_O)        0.046     0.840 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.480     1.319    vga/U12/G[1]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.999    
                         clock uncertainty           -0.081    37.917    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.093    37.824    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.824    
                         arrival time                          -1.319    
  -------------------------------------------------------------------
                         slack                                 36.505    

Slack (MET) :             36.588ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.274ns  (logic 0.352ns (10.751%)  route 2.922ns (89.249%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          0.438    -0.202    vga/U12/v_count_reg[3]_1
    SLICE_X19Y87         LUT6 (Prop_lut6_I0_O)        0.043    -0.159 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.953     0.794    vga/U12/v_count_reg[8]_17
    SLICE_X12Y86         LUT4 (Prop_lut4_I1_O)        0.043     0.837 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.483     1.320    vga/U12/B[3]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.999    
                         clock uncertainty           -0.081    37.917    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.010    37.907    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.907    
                         arrival time                          -1.320    
  -------------------------------------------------------------------
                         slack                                 36.588    

Slack (MET) :             36.762ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/h_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        2.800ns  (logic 0.408ns (14.573%)  route 2.392ns (85.427%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 38.585 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.634    -1.960    vga/U12/CLK_OUT3
    SLICE_X21Y83         FDRE                                         r  vga/U12/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y83         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/U12/h_count_reg[2]/Q
                         net (fo=35, routed)          1.161    -0.576    vga/U12/h_count_reg_n_0_[2]
    SLICE_X22Y86         LUT5 (Prop_lut5_I2_O)        0.051    -0.525 r  vga/U12/h_count[9]_i_3/O
                         net (fo=6, routed)           0.211    -0.314    vga/U12/h_count[9]_i_3_n_0
    SLICE_X21Y86         LUT6 (Prop_lut6_I0_O)        0.134    -0.180 r  vga/U12/h_count[9]_i_1/O
                         net (fo=10, routed)          1.020     0.839    vga/U12/h_count[9]_i_1_n_0
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.491    38.585    vga/U12/CLK_OUT3
    SLICE_X23Y73         FDRE                                         r  vga/U12/h_count_reg[3]/C
                         clock pessimism             -0.599    37.987    
                         clock uncertainty           -0.081    37.905    
    SLICE_X23Y73         FDRE (Setup_fdre_C_R)       -0.304    37.601    vga/U12/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.601    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                 36.762    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.091ns (40.505%)  route 0.134ns (59.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y85          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.134    -0.244    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.038    -0.458    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.340    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDSE (Prop_fdse_C_Q)         0.118    -0.350 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.095    -0.255    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y86          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y86          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.354    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.289%)  route 0.084ns (39.711%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_SEG/data_count_reg[1]/Q
                         net (fo=5, routed)           0.084    -0.285    DISPLAY/P2S_SEG/sel0[1]
    SLICE_X4Y86          LUT6 (Prop_lut6_I1_O)        0.028    -0.257 r  DISPLAY/P2S_SEG/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.257    DISPLAY/P2S_SEG/data_count[3]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.038    -0.459    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.061    -0.398    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.453%)  route 0.098ns (49.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[12]/Q
                         net (fo=1, routed)           0.098    -0.266    DISPLAY/P2S_LED/buff[12]
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X5Y97          FDRE (Hold_fdre_C_D)         0.040    -0.414    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.270%)  route 0.099ns (49.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.490ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.728    -0.465    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.100    -0.365 r  DISPLAY/P2S_LED/buff_reg[9]/Q
                         net (fo=1, routed)           0.099    -0.266    DISPLAY/P2S_LED/buff[9]
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.968    -0.490    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism              0.037    -0.454    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.040    -0.414    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg_r/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (47.966%)  route 0.108ns (52.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y85          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_SEG/buff_reg_r/Q
                         net (fo=1, routed)           0.108    -0.260    DISPLAY/P2S_SEG/buff_reg_r_n_0
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X1Y85          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism              0.038    -0.458    
    SLICE_X1Y85          FDRE (Hold_fdre_C_D)         0.040    -0.418    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.890%)  route 0.143ns (61.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y87          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDSE (Prop_fdse_C_Q)         0.091    -0.377 r  DISPLAY/P2S_SEG/buff_reg[15]/Q
                         net (fo=1, routed)           0.143    -0.234    DISPLAY/P2S_SEG/buff__0[15]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.456    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.392    DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[39]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.091ns (38.148%)  route 0.148ns (61.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y85          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg[39]/Q
                         net (fo=1, routed)           0.148    -0.230    DISPLAY/P2S_SEG/buff__0[39]
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y85          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.038    -0.458    
    SLICE_X2Y85          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.397    DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[63]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.091ns (49.267%)  route 0.094ns (50.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y85          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[63]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDSE (Prop_fdse_C_Q)         0.091    -0.378 r  DISPLAY/P2S_SEG/buff_reg[63]/Q
                         net (fo=1, routed)           0.094    -0.284    DISPLAY/P2S_SEG/buff__0[63]
    SLICE_X0Y85          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X0Y85          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[64]/C
                         clock pessimism              0.040    -0.456    
    SLICE_X0Y85          FDRE (Hold_fdre_C_D)         0.004    -0.452    DISPLAY/P2S_SEG/buff_reg[64]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.283%)  route 0.112ns (46.717%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.723    -0.470    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.100    -0.370 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.112    -0.257    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X4Y86          LUT6 (Prop_lut6_I3_O)        0.028    -0.229 r  DISPLAY/P2S_SEG/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    DISPLAY/P2S_SEG/data_count[4]_i_1_n_0
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.038    -0.459    
    SLICE_X4Y86          FDRE (Hold_fdre_C_D)         0.060    -0.399    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X1Y95      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y87      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y87      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y86      DISPLAY/P2S_SEG/buff_reg[29]/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y87      DISPLAY/P2S_SEG/buff_reg[31]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y86      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y85      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.558ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.558ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][5]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.431ns  (logic 0.556ns (5.330%)  route 9.875ns (94.670%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.729ns = ( 50.729 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.968    10.581    core/data_ram/i___148_n_0
    SLICE_X49Y35         LUT6 (Prop_lut6_I2_O)        0.137    10.718 r  core/data_ram/data[70][5]_i_1/O
                         net (fo=1, routed)           0.000    10.718    core/data_ram/data[70][5]_i_1_n_0
    SLICE_X49Y35         FDRE                                         r  core/data_ram/data_reg[70][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.655    50.729    core/data_ram/debug_clk
    SLICE_X49Y35         FDRE                                         r  core/data_ram/data_reg[70][5]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.332    
                         clock uncertainty           -0.095    50.237    
    SLICE_X49Y35         FDRE (Setup_fdre_C_D)        0.038    50.275    core/data_ram/data_reg[70][5]
  -------------------------------------------------------------------
                         required time                         50.275    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 39.558    

Slack (MET) :             39.588ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][4]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.414ns  (logic 0.556ns (5.339%)  route 9.858ns (94.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.742ns = ( 50.742 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.950    10.564    core/data_ram/i___148_n_0
    SLICE_X34Y42         LUT6 (Prop_lut6_I2_O)        0.137    10.701 r  core/data_ram/data[70][4]_i_1/O
                         net (fo=1, routed)           0.000    10.701    core/data_ram/data[70][4]_i_1_n_0
    SLICE_X34Y42         FDRE                                         r  core/data_ram/data_reg[70][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.668    50.742    core/data_ram/debug_clk
    SLICE_X34Y42         FDRE                                         r  core/data_ram/data_reg[70][4]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.345    
                         clock uncertainty           -0.095    50.250    
    SLICE_X34Y42         FDRE (Setup_fdre_C_D)        0.038    50.288    core/data_ram/data_reg[70][4]
  -------------------------------------------------------------------
                         required time                         50.288    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 39.588    

Slack (MET) :             39.593ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][0]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.425ns  (logic 0.556ns (5.333%)  route 9.869ns (94.667%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 50.730 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.962    10.575    core/data_ram/i___148_n_0
    SLICE_X42Y34         LUT6 (Prop_lut6_I2_O)        0.137    10.712 r  core/data_ram/data[70][0]_i_1/O
                         net (fo=1, routed)           0.000    10.712    core/data_ram/data[70][0]_i_1_n_0
    SLICE_X42Y34         FDRE                                         r  core/data_ram/data_reg[70][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.656    50.730    core/data_ram/debug_clk
    SLICE_X42Y34         FDRE                                         r  core/data_ram/data_reg[70][0]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.333    
                         clock uncertainty           -0.095    50.238    
    SLICE_X42Y34         FDRE (Setup_fdre_C_D)        0.067    50.305    core/data_ram/data_reg[70][0]
  -------------------------------------------------------------------
                         required time                         50.305    
                         arrival time                         -10.712    
  -------------------------------------------------------------------
                         slack                                 39.593    

Slack (MET) :             39.621ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][7]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 0.451ns (4.387%)  route 9.828ns (95.613%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.568ns = ( 50.568 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.134     8.602 f  core/data_ram/data[70][7]_i_3/O
                         net (fo=2, routed)           1.921    10.524    core/data_ram/data[70][7]_i_3_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I3_O)        0.043    10.567 r  core/data_ram/data[70][7]_i_1/O
                         net (fo=1, routed)           0.000    10.567    core/data_ram/data[70][7]_i_1_n_0
    SLICE_X39Y52         FDRE                                         r  core/data_ram/data_reg[70][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.494    50.568    core/data_ram/debug_clk
    SLICE_X39Y52         FDRE                                         r  core/data_ram/data_reg[70][7]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.244    
                         clock uncertainty           -0.095    50.149    
    SLICE_X39Y52         FDRE (Setup_fdre_C_D)        0.038    50.187    core/data_ram/data_reg[70][7]
  -------------------------------------------------------------------
                         required time                         50.187    
                         arrival time                         -10.567    
  -------------------------------------------------------------------
                         slack                                 39.621    

Slack (MET) :             39.678ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][2]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.319ns  (logic 0.556ns (5.388%)  route 9.763ns (94.612%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 50.739 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.856    10.469    core/data_ram/i___148_n_0
    SLICE_X34Y37         LUT6 (Prop_lut6_I2_O)        0.137    10.606 r  core/data_ram/data[70][2]_i_1/O
                         net (fo=1, routed)           0.000    10.606    core/data_ram/data[70][2]_i_1_n_0
    SLICE_X34Y37         FDRE                                         r  core/data_ram/data_reg[70][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.665    50.739    core/data_ram/debug_clk
    SLICE_X34Y37         FDRE                                         r  core/data_ram/data_reg[70][2]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.342    
                         clock uncertainty           -0.095    50.247    
    SLICE_X34Y37         FDRE (Setup_fdre_C_D)        0.037    50.284    core/data_ram/data_reg[70][2]
  -------------------------------------------------------------------
                         required time                         50.284    
                         arrival time                         -10.606    
  -------------------------------------------------------------------
                         slack                                 39.678    

Slack (MET) :             39.716ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][1]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 0.556ns (5.408%)  route 9.725ns (94.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.739ns = ( 50.739 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.818    10.431    core/data_ram/i___148_n_0
    SLICE_X35Y37         LUT6 (Prop_lut6_I2_O)        0.137    10.568 r  core/data_ram/data[70][1]_i_1/O
                         net (fo=1, routed)           0.000    10.568    core/data_ram/data[70][1]_i_1_n_0
    SLICE_X35Y37         FDRE                                         r  core/data_ram/data_reg[70][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.665    50.739    core/data_ram/debug_clk
    SLICE_X35Y37         FDRE                                         r  core/data_ram/data_reg[70][1]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.342    
                         clock uncertainty           -0.095    50.247    
    SLICE_X35Y37         FDRE (Setup_fdre_C_D)        0.037    50.284    core/data_ram/data_reg[70][1]
  -------------------------------------------------------------------
                         required time                         50.284    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                 39.716    

Slack (MET) :             39.923ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[69][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.976ns  (logic 0.451ns (4.521%)  route 9.525ns (95.479%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.566ns = ( 50.566 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT4 (Prop_lut4_I3_O)        0.134     8.602 f  core/data_ram/data[70][7]_i_3/O
                         net (fo=2, routed)           1.618    10.220    core/data_ram/data[70][7]_i_3_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.043    10.263 r  core/data_ram/data[69][6]_i_1/O
                         net (fo=1, routed)           0.000    10.263    core/data_ram/data[69][6]_i_1_n_0
    SLICE_X36Y62         FDRE                                         r  core/data_ram/data_reg[69][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.492    50.566    core/data_ram/debug_clk
    SLICE_X36Y62         FDRE                                         r  core/data_ram/data_reg[69][6]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.242    
                         clock uncertainty           -0.095    50.147    
    SLICE_X36Y62         FDRE (Setup_fdre_C_D)        0.038    50.185    core/data_ram/data_reg[69][6]
  -------------------------------------------------------------------
                         required time                         50.185    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                 39.923    

Slack (MET) :             40.026ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][3]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.968ns  (logic 0.556ns (5.578%)  route 9.412ns (94.422%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.735ns = ( 50.735 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.505    10.118    core/data_ram/i___148_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I0_O)        0.137    10.255 r  core/data_ram/data[70][3]_i_1/O
                         net (fo=1, routed)           0.000    10.255    core/data_ram/data[70][3]_i_1_n_0
    SLICE_X39Y39         FDRE                                         r  core/data_ram/data_reg[70][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.661    50.735    core/data_ram/debug_clk
    SLICE_X39Y39         FDRE                                         r  core/data_ram/data_reg[70][3]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.338    
                         clock uncertainty           -0.095    50.243    
    SLICE_X39Y39         FDRE (Setup_fdre_C_D)        0.038    50.281    core/data_ram/data_reg[70][3]
  -------------------------------------------------------------------
                         required time                         50.281    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                 40.026    

Slack (MET) :             40.204ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[70][6]/D
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        9.699ns  (logic 0.556ns (5.733%)  route 9.143ns (94.267%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.570ns = ( 50.570 - 50.000 ) 
    Source Clock Delay      (SCD):    0.287ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.627     0.287    core/reg_EXE_MEM/debug_clk
    SLICE_X48Y51         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.223     0.510 f  core/reg_EXE_MEM/ALUO_MEM_reg[6]/Q
                         net (fo=369, routed)         3.477     3.987    core/data_ram/Q[6]
    SLICE_X66Y37         LUT4 (Prop_lut4_I1_O)        0.051     4.038 f  core/data_ram/i___21_i_4/O
                         net (fo=85, routed)          4.430     8.468    core/data_ram/i___21_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I4_O)        0.145     8.613 f  core/data_ram/i___148/O
                         net (fo=8, routed)           1.236     9.849    core/data_ram/i___148_n_0
    SLICE_X37Y50         LUT6 (Prop_lut6_I2_O)        0.137     9.986 r  core/data_ram/data[70][6]_i_1/O
                         net (fo=1, routed)           0.000     9.986    core/data_ram/data[70][6]_i_1_n_0
    SLICE_X37Y50         FDRE                                         r  core/data_ram/data_reg[70][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.496    50.570    core/data_ram/debug_clk
    SLICE_X37Y50         FDRE                                         r  core/data_ram/data_reg[70][6]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.246    
                         clock uncertainty           -0.095    50.151    
    SLICE_X37Y50         FDRE (Setup_fdre_C_D)        0.038    50.189    core/data_ram/data_reg[70][6]
  -------------------------------------------------------------------
                         required time                         50.189    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                 40.204    

Slack (MET) :             40.317ns  (required time - arrival time)
  Source:                 core/data_ram/data_reg[66][5]/C
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 rise@100.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        9.174ns  (logic 1.098ns (11.969%)  route 8.076ns (88.031%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=2 LUT6=5 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.579ns = ( 100.579 - 100.000 ) 
    Source Clock Delay      (SCD):    0.395ns = ( 50.395 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    50.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    52.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    43.844 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    46.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    46.406 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    47.993    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    48.036 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    48.567    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    48.660 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.735    50.395    core/data_ram/debug_clk
    SLICE_X51Y39         FDRE                                         r  core/data_ram/data_reg[66][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y39         FDRE (Prop_fdre_C_Q)         0.228    50.623 r  core/data_ram/data_reg[66][5]/Q
                         net (fo=5, routed)           1.056    51.679    core/data_ram/data_reg[66]_60[5]
    SLICE_X49Y50         LUT6 (Prop_lut6_I0_O)        0.043    51.722 r  core/data_ram/i___194_i_2/O
                         net (fo=1, routed)           0.304    52.026    core/data_ram/i___194_i_2_n_0
    SLICE_X49Y53         LUT5 (Prop_lut5_I4_O)        0.043    52.069 f  core/data_ram/i___194/O
                         net (fo=1, routed)           0.615    52.684    core/data_ram/i___194_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I1_O)        0.043    52.727 f  core/data_ram/MDR_WB[29]_i_7/O
                         net (fo=1, routed)           0.000    52.727    core/data_ram/MDR_WB[29]_i_7_n_0
    SLICE_X46Y54         MUXF7 (Prop_muxf7_I1_O)      0.117    52.844 f  core/data_ram/MDR_WB_reg[29]_i_4/O
                         net (fo=1, routed)           0.000    52.844    core/data_ram/MDR_WB_reg[29]_i_4_n_0
    SLICE_X46Y54         MUXF8 (Prop_muxf8_I0_O)      0.046    52.890 f  core/data_ram/MDR_WB_reg[29]_i_2/O
                         net (fo=1, routed)           0.647    53.537    core/data_ram/MDR_WB_reg[29]_i_2_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I2_O)        0.125    53.662 r  core/data_ram/MDR_WB[29]_i_1/O
                         net (fo=5, routed)           0.424    54.086    core/hazard_unit/A_EX_reg[31]_2[28]
    SLICE_X32Y53         LUT4 (Prop_lut4_I2_O)        0.043    54.129 r  core/hazard_unit/A_EX[29]_i_2/O
                         net (fo=1, routed)           0.465    54.594    core/hazard_unit/A_EX[29]_i_2_n_0
    SLICE_X27Y54         LUT5 (Prop_lut5_I0_O)        0.043    54.637 r  core/hazard_unit/A_EX[29]_i_1/O
                         net (fo=6, routed)           0.539    55.176    core/hazard_unit/rs1_data_ID[29]
    SLICE_X31Y51         LUT4 (Prop_lut4_I0_O)        0.043    55.219 r  core/hazard_unit/IR_ID[31]_i_33/O
                         net (fo=1, routed)           0.000    55.219    core/cmp_ID/IR_ID[31]_i_10_0[2]
    SLICE_X31Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    55.414 r  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631    56.045    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043    56.088 f  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450    56.538    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043    56.581 f  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.783    57.364    core/reg_IF_ID/Branch_ctrl
    SLICE_X25Y69         LUT2 (Prop_lut2_I1_O)        0.043    57.407 r  core/reg_IF_ID/PCurrent_ID[31]_i_1/O
                         net (fo=32, routed)          2.162    59.569    core/reg_IF_ID/PCurrent_ID[31]_i_1_n_0
    SLICE_X23Y55         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   100.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   101.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    94.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    97.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    97.094 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    98.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    98.531 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    98.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    99.074 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.505   100.579    core/reg_IF_ID/debug_clk
    SLICE_X23Y55         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism             -0.397   100.182    
                         clock uncertainty           -0.095   100.087    
    SLICE_X23Y55         FDCE (Setup_fdce_C_CE)      -0.201    99.886    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         99.886    
                         arrival time                         -59.569    
  -------------------------------------------------------------------
                         slack                                 40.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682     0.515    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.100     0.615 r  core/reg_EXE_MEM/PCurrent_MEM_reg[23]/Q
                         net (fo=2, routed)           0.055     0.670    core/reg_MEM_WB/PC_MEM[23]
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.921     0.781    core/reg_MEM_WB/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[23]/C
                         clock pessimism             -0.266     0.515    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.047     0.562    core/reg_MEM_WB/PCurrent_WB_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/RegWrite_EX_reg/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/RegWrite_MEM_reg/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.689     0.522    core/reg_ID_EX/debug_clk
    SLICE_X26Y57         FDCE                                         r  core/reg_ID_EX/RegWrite_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y57         FDCE (Prop_fdce_C_Q)         0.100     0.622 r  core/reg_ID_EX/RegWrite_EX_reg/Q
                         net (fo=1, routed)           0.060     0.682    core/reg_EXE_MEM/RegWrite_EXE
    SLICE_X26Y57         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.929     0.789    core/reg_EXE_MEM/debug_clk
    SLICE_X26Y57         FDCE                                         r  core/reg_EXE_MEM/RegWrite_MEM_reg/C
                         clock pessimism             -0.267     0.522    
    SLICE_X26Y57         FDCE (Hold_fdce_C_D)         0.047     0.569    core/reg_EXE_MEM/RegWrite_MEM_reg
  -------------------------------------------------------------------
                         required time                         -0.569    
                         arrival time                           0.682    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682     0.515    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.100     0.615 r  core/reg_EXE_MEM/PCurrent_MEM_reg[24]/Q
                         net (fo=2, routed)           0.062     0.677    core/reg_MEM_WB/PC_MEM[24]
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.921     0.781    core/reg_MEM_WB/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[24]/C
                         clock pessimism             -0.266     0.515    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.049     0.564    core/reg_MEM_WB/PCurrent_WB_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.385%)  route 0.066ns (39.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[18]/Q
                         net (fo=2, routed)           0.066     0.679    core/reg_MEM_WB/PC_MEM[18]
    SLICE_X34Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.919     0.779    core/reg_MEM_WB/debug_clk
    SLICE_X34Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[18]/C
                         clock pessimism             -0.265     0.514    
    SLICE_X34Y67         FDCE (Hold_fdce_C_D)         0.049     0.563    core/reg_MEM_WB/PCurrent_WB_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.385%)  route 0.066ns (39.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X30Y68         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[25]/Q
                         net (fo=2, routed)           0.066     0.679    core/reg_MEM_WB/PC_MEM[25]
    SLICE_X30Y68         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.920     0.780    core/reg_MEM_WB/debug_clk
    SLICE_X30Y68         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/C
                         clock pessimism             -0.266     0.514    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.049     0.563    core/reg_MEM_WB/PCurrent_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682     0.515    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.100     0.615 r  core/reg_EXE_MEM/IR_MEM_reg[23]/Q
                         net (fo=2, routed)           0.064     0.679    core/reg_MEM_WB/inst_MEM[17]
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.921     0.781    core/reg_MEM_WB/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[23]/C
                         clock pessimism             -0.266     0.515    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.047     0.562    core/reg_MEM_WB/IR_WB_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.846%)  route 0.067ns (40.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=2, routed)           0.067     0.681    core/reg_MEM_WB/PC_MEM[15]
    SLICE_X34Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.919     0.779    core/reg_MEM_WB/debug_clk
    SLICE_X34Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/C
                         clock pessimism             -0.265     0.514    
    SLICE_X34Y67         FDCE (Hold_fdce_C_D)         0.047     0.561    core/reg_MEM_WB/PCurrent_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.846%)  route 0.067ns (40.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.780ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X30Y68         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y68         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[22]/Q
                         net (fo=2, routed)           0.067     0.681    core/reg_MEM_WB/PC_MEM[22]
    SLICE_X30Y68         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.920     0.780    core/reg_MEM_WB/debug_clk
    SLICE_X30Y68         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[22]/C
                         clock pessimism             -0.266     0.514    
    SLICE_X30Y68         FDCE (Hold_fdce_C_D)         0.047     0.561    core/reg_MEM_WB/PCurrent_WB_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.561    
                         arrival time                           0.681    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.100ns (60.823%)  route 0.064ns (39.177%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.781ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682     0.515    core/reg_EXE_MEM/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDCE (Prop_fdce_C_Q)         0.100     0.615 r  core/reg_EXE_MEM/IR_MEM_reg[24]/Q
                         net (fo=2, routed)           0.064     0.679    core/reg_MEM_WB/inst_MEM[18]
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.921     0.781    core/reg_MEM_WB/debug_clk
    SLICE_X31Y67         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[24]/C
                         clock pessimism             -0.266     0.515    
    SLICE_X31Y67         FDCE (Hold_fdce_C_D)         0.044     0.559    core/reg_MEM_WB/IR_WB_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.559    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.100ns (60.366%)  route 0.066ns (39.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X34Y67         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y67         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/IR_MEM_reg[18]/Q
                         net (fo=2, routed)           0.066     0.679    core/reg_MEM_WB/inst_MEM[12]
    SLICE_X34Y67         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.919     0.779    core/reg_MEM_WB/debug_clk
    SLICE_X34Y67         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[18]/C
                         clock pessimism             -0.265     0.514    
    SLICE_X34Y67         FDCE (Hold_fdce_C_D)         0.044     0.558    core/reg_MEM_WB/IR_WB_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.558    
                         arrival time                           0.679    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X2Y56      rst_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X2Y56      rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X3Y56      rst_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X3Y56      rst_count_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X24Y57     core/REG_PC/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X22Y55     core/REG_PC/Q_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X22Y61     core/REG_PC/Q_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X2Y56      rst_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X2Y56      rst_count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X2Y56      rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X2Y56      rst_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X3Y56      rst_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X3Y56      rst_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X3Y56      rst_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X3Y56      rst_count_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X24Y57     core/REG_PC/Q_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         50.000      49.600     SLICE_X24Y57     core/REG_PC/Q_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X4Y56      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X4Y56      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X4Y55      rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X4Y55      rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y56      rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y56      rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y56      rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y56      rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y56      rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X2Y56      rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          310  Failing Endpoints,  Worst Slack       -2.457ns,  Total Violation     -279.290ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.248ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.457ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.124ns  (logic 0.600ns (8.423%)  route 6.524ns (91.577%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns = ( 3.763 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.927     3.288    core/register/debug_addr[2]
    SLICE_X30Y37         MUXF7 (Prop_muxf7_S_O)       0.163     3.451 r  core/register/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=2, routed)           0.000     3.451    core/register/data_buf_reg_0_3_0_5_i_61_n_0
    SLICE_X30Y37         MUXF8 (Prop_muxf8_I0_O)      0.045     3.496 r  core/register/code_wb_reg[3]_i_3/O
                         net (fo=1, routed)           1.077     4.573    core/register_n_88
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.126     4.699 r  core/code_wb[3]_i_1/O
                         net (fo=5, routed)           0.470     5.169    vga/Debug_data[3]
    SLICE_X34Y47         FDRE                                         r  vga/code_mem_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.669     3.763    vga/CLK_OUT1
    SLICE_X34Y47         FDRE                                         r  vga/code_mem_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.932    
                         clock uncertainty           -0.201     2.730    
    SLICE_X34Y47         FDRE (Setup_fdre_C_D)       -0.018     2.712    vga/code_mem_reg[3]
  -------------------------------------------------------------------
                         required time                          2.712    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                 -2.457    

Slack (VIOLATED) :        -2.405ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.064ns  (logic 0.600ns (8.493%)  route 6.464ns (91.507%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 3.765 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.927     3.288    core/register/debug_addr[2]
    SLICE_X30Y37         MUXF7 (Prop_muxf7_S_O)       0.163     3.451 r  core/register/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=2, routed)           0.000     3.451    core/register/data_buf_reg_0_3_0_5_i_61_n_0
    SLICE_X30Y37         MUXF8 (Prop_muxf8_I0_O)      0.045     3.496 r  core/register/code_wb_reg[3]_i_3/O
                         net (fo=1, routed)           1.077     4.573    core/register_n_88
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.126     4.699 r  core/code_wb[3]_i_1/O
                         net (fo=5, routed)           0.411     5.110    vga/Debug_data[3]
    SLICE_X27Y45         FDRE                                         r  vga/code_if_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671     3.765    vga/CLK_OUT1
    SLICE_X27Y45         FDRE                                         r  vga/code_if_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.934    
                         clock uncertainty           -0.201     2.732    
    SLICE_X27Y45         FDRE (Setup_fdre_C_D)       -0.027     2.705    vga/code_if_reg[3]
  -------------------------------------------------------------------
                         required time                          2.705    
                         arrival time                          -5.110    
  -------------------------------------------------------------------
                         slack                                 -2.405    

Slack (VIOLATED) :        -2.313ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.973ns  (logic 0.600ns (8.605%)  route 6.373ns (91.395%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 3.765 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.927     3.288    core/register/debug_addr[2]
    SLICE_X30Y37         MUXF7 (Prop_muxf7_S_O)       0.163     3.451 r  core/register/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=2, routed)           0.000     3.451    core/register/data_buf_reg_0_3_0_5_i_61_n_0
    SLICE_X30Y37         MUXF8 (Prop_muxf8_I0_O)      0.045     3.496 r  core/register/code_wb_reg[3]_i_3/O
                         net (fo=1, routed)           1.077     4.573    core/register_n_88
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.126     4.699 r  core/code_wb[3]_i_1/O
                         net (fo=5, routed)           0.319     5.018    vga/Debug_data[3]
    SLICE_X26Y46         FDRE                                         r  vga/code_wb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671     3.765    vga/CLK_OUT1
    SLICE_X26Y46         FDRE                                         r  vga/code_wb_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.934    
                         clock uncertainty           -0.201     2.732    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)       -0.027     2.705    vga/code_wb_reg[3]
  -------------------------------------------------------------------
                         required time                          2.705    
                         arrival time                          -5.018    
  -------------------------------------------------------------------
                         slack                                 -2.313    

Slack (VIOLATED) :        -2.301ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.960ns  (logic 0.600ns (8.621%)  route 6.360ns (91.379%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 3.764 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.927     3.288    core/register/debug_addr[2]
    SLICE_X30Y37         MUXF7 (Prop_muxf7_S_O)       0.163     3.451 r  core/register/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=2, routed)           0.000     3.451    core/register/data_buf_reg_0_3_0_5_i_61_n_0
    SLICE_X30Y37         MUXF8 (Prop_muxf8_I0_O)      0.045     3.496 r  core/register/code_wb_reg[3]_i_3/O
                         net (fo=1, routed)           1.077     4.573    core/register_n_88
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.126     4.699 r  core/code_wb[3]_i_1/O
                         net (fo=5, routed)           0.306     5.006    vga/Debug_data[3]
    SLICE_X28Y48         FDRE                                         r  vga/code_exe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.670     3.764    vga/CLK_OUT1
    SLICE_X28Y48         FDRE                                         r  vga/code_exe_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.933    
                         clock uncertainty           -0.201     2.731    
    SLICE_X28Y48         FDRE (Setup_fdre_C_D)       -0.027     2.704    vga/code_exe_reg[3]
  -------------------------------------------------------------------
                         required time                          2.704    
                         arrival time                          -5.006    
  -------------------------------------------------------------------
                         slack                                 -2.301    

Slack (VIOLATED) :        -2.291ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.963ns  (logic 0.600ns (8.617%)  route 6.363ns (91.383%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.235ns = ( 3.765 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.927     3.288    core/register/debug_addr[2]
    SLICE_X30Y37         MUXF7 (Prop_muxf7_S_O)       0.163     3.451 r  core/register/data_buf_reg_0_3_0_5_i_61/O
                         net (fo=2, routed)           0.000     3.451    core/register/data_buf_reg_0_3_0_5_i_61_n_0
    SLICE_X30Y37         MUXF8 (Prop_muxf8_I0_O)      0.045     3.496 r  core/register/code_wb_reg[3]_i_3/O
                         net (fo=1, routed)           1.077     4.573    core/register_n_88
    SLICE_X28Y47         LUT6 (Prop_lut6_I4_O)        0.126     4.699 r  core/code_wb[3]_i_1/O
                         net (fo=5, routed)           0.309     5.009    vga/Debug_data[3]
    SLICE_X27Y44         FDRE                                         r  vga/code_id_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671     3.765    vga/CLK_OUT1
    SLICE_X27Y44         FDRE                                         r  vga/code_id_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.934    
                         clock uncertainty           -0.201     2.732    
    SLICE_X27Y44         FDRE (Setup_fdre_C_D)       -0.015     2.717    vga/code_id_reg[3]
  -------------------------------------------------------------------
                         required time                          2.717    
                         arrival time                          -5.009    
  -------------------------------------------------------------------
                         slack                                 -2.291    

Slack (VIOLATED) :        -2.224ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 0.582ns (8.426%)  route 6.325ns (91.574%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 3.766 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.864     3.224    core/register/debug_addr[2]
    SLICE_X29Y36         MUXF7 (Prop_muxf7_S_O)       0.147     3.371 r  core/register/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=2, routed)           0.000     3.371    core/register/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X29Y36         MUXF8 (Prop_muxf8_I1_O)      0.043     3.414 r  core/register/code_wb_reg[1]_i_3/O
                         net (fo=1, routed)           1.016     4.431    core/register_n_92
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.126     4.557 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.397     4.953    vga/Debug_data[1]
    SLICE_X21Y39         FDRE                                         r  vga/code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.672     3.766    vga/CLK_OUT1
    SLICE_X21Y39         FDRE                                         r  vga/code_mem_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.935    
                         clock uncertainty           -0.201     2.733    
    SLICE_X21Y39         FDRE (Setup_fdre_C_D)       -0.004     2.729    vga/code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          2.729    
                         arrival time                          -4.953    
  -------------------------------------------------------------------
                         slack                                 -2.224    

Slack (VIOLATED) :        -2.124ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.582ns (8.548%)  route 6.227ns (91.452%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 3.767 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.864     3.224    core/register/debug_addr[2]
    SLICE_X29Y36         MUXF7 (Prop_muxf7_S_O)       0.147     3.371 r  core/register/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=2, routed)           0.000     3.371    core/register/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X29Y36         MUXF8 (Prop_muxf8_I1_O)      0.043     3.414 r  core/register/code_wb_reg[1]_i_3/O
                         net (fo=1, routed)           1.016     4.431    core/register_n_92
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.126     4.557 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.298     4.854    vga/Debug_data[1]
    SLICE_X21Y40         FDRE                                         r  vga/code_exe_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.673     3.767    vga/CLK_OUT1
    SLICE_X21Y40         FDRE                                         r  vga/code_exe_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.936    
                         clock uncertainty           -0.201     2.734    
    SLICE_X21Y40         FDRE (Setup_fdre_C_D)       -0.004     2.730    vga/code_exe_reg[1]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 -2.124    

Slack (VIOLATED) :        -2.123ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 0.582ns (8.549%)  route 6.226ns (91.451%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 3.767 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.864     3.224    core/register/debug_addr[2]
    SLICE_X29Y36         MUXF7 (Prop_muxf7_S_O)       0.147     3.371 r  core/register/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=2, routed)           0.000     3.371    core/register/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X29Y36         MUXF8 (Prop_muxf8_I1_O)      0.043     3.414 r  core/register/code_wb_reg[1]_i_3/O
                         net (fo=1, routed)           1.016     4.431    core/register_n_92
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.126     4.557 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.297     4.854    vga/Debug_data[1]
    SLICE_X23Y40         FDRE                                         r  vga/code_wb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.673     3.767    vga/CLK_OUT1
    SLICE_X23Y40         FDRE                                         r  vga/code_wb_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.936    
                         clock uncertainty           -0.201     2.734    
    SLICE_X23Y40         FDRE (Setup_fdre_C_D)       -0.004     2.730    vga/code_wb_reg[1]
  -------------------------------------------------------------------
                         required time                          2.730    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 -2.123    

Slack (VIOLATED) :        -2.107ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_if_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.582ns (8.544%)  route 6.230ns (91.456%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 3.769 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.864     3.224    core/register/debug_addr[2]
    SLICE_X29Y36         MUXF7 (Prop_muxf7_S_O)       0.147     3.371 r  core/register/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=2, routed)           0.000     3.371    core/register/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X29Y36         MUXF8 (Prop_muxf8_I1_O)      0.043     3.414 r  core/register/code_wb_reg[1]_i_3/O
                         net (fo=1, routed)           1.016     4.431    core/register_n_92
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.126     4.557 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.301     4.858    vga/Debug_data[1]
    SLICE_X22Y45         FDRE                                         r  vga/code_if_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.675     3.769    vga/CLK_OUT1
    SLICE_X22Y45         FDRE                                         r  vga/code_if_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.938    
                         clock uncertainty           -0.201     2.736    
    SLICE_X22Y45         FDRE (Setup_fdre_C_D)        0.014     2.750    vga/code_if_reg[1]
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -4.858    
  -------------------------------------------------------------------
                         slack                                 -2.107    

Slack (VIOLATED) :        -2.104ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.582ns (8.548%)  route 6.227ns (91.452%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.233ns = ( 3.767 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.954ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.640    -1.954    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.223    -1.731 r  vga/U12/v_count_reg[0]/Q
                         net (fo=19, routed)          1.049    -0.683    vga/U12/PRow[0]
    SLICE_X20Y89         LUT5 (Prop_lut5_I1_O)        0.043    -0.640 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=99, routed)          3.864     3.224    core/register/debug_addr[2]
    SLICE_X29Y36         MUXF7 (Prop_muxf7_S_O)       0.147     3.371 r  core/register/data_buf_reg_0_3_0_5_i_40/O
                         net (fo=2, routed)           0.000     3.371    core/register/data_buf_reg_0_3_0_5_i_40_n_0
    SLICE_X29Y36         MUXF8 (Prop_muxf8_I1_O)      0.043     3.414 r  core/register/code_wb_reg[1]_i_3/O
                         net (fo=1, routed)           1.016     4.431    core/register_n_92
    SLICE_X22Y42         LUT6 (Prop_lut6_I4_O)        0.126     4.557 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.298     4.854    vga/Debug_data[1]
    SLICE_X20Y40         FDRE                                         r  vga/code_id_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.673     3.767    vga/CLK_OUT1
    SLICE_X20Y40         FDRE                                         r  vga/code_id_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.936    
                         clock uncertainty           -0.201     2.734    
    SLICE_X20Y40         FDRE (Setup_fdre_C_D)        0.016     2.750    vga/code_id_reg[1]
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -4.854    
  -------------------------------------------------------------------
                         slack                                 -2.104    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.130ns (13.928%)  route 0.803ns (86.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.100    -0.401 r  vga/U12/v_count_reg[2]/Q
                         net (fo=18, routed)          0.324    -0.076    vga/U12/PRow[2]
    SLICE_X20Y89         LUT3 (Prop_lut3_I0_O)        0.030    -0.046 r  vga/U12/BRAM_PC_VGA_0_i_2/O
                         net (fo=1, routed)           0.479     0.433    vga/FONT_8X16/ADDR[5]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.201     0.044    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.140     0.184    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.433    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.148ns (15.830%)  route 0.787ns (84.170%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.344ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X18Y87         FDRE                                         r  vga/U12/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y87         FDRE (Prop_fdre_C_Q)         0.118    -0.383 r  vga/U12/h_count_reg[1]/Q
                         net (fo=37, routed)          0.205    -0.177    vga/U12/h_count_reg_n_0_[1]
    SLICE_X20Y87         LUT2 (Prop_lut2_I1_O)        0.030    -0.147 r  vga/U12/BRAM_PC_VGA_0_i_6/O
                         net (fo=1, routed)           0.582     0.434    vga/FONT_8X16/ADDR[1]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.201     0.044    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.140     0.184    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.434    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.185ns (22.255%)  route 0.646ns (77.745%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.250    -0.160    vga/U12/PRow[6]
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.066    -0.094 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.397     0.303    vga/U12/v_count_reg[8]_17
    SLICE_X13Y86         LUT6 (Prop_lut6_I1_O)        0.028     0.331 r  vga/U12/strdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.331    vga/U12_n_83
    SLICE_X13Y86         FDRE                                         r  vga/strdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.931    -0.527    vga/CLK_OUT1
    SLICE_X13Y86         FDRE                                         r  vga/strdata_reg[12]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X13Y86         FDRE (Hold_fdre_C_D)         0.060     0.073    vga/strdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.185ns (21.366%)  route 0.681ns (78.634%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.250    -0.160    vga/U12/PRow[6]
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.066    -0.094 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.431     0.337    vga/U12/v_count_reg[8]_17
    SLICE_X14Y86         LUT6 (Prop_lut6_I0_O)        0.028     0.365 r  vga/U12/strdata[54]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vga/U12_n_41
    SLICE_X14Y86         FDRE                                         r  vga/strdata_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.931    -0.527    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/strdata_reg[54]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.087     0.100    vga/strdata_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.874ns  (logic 0.185ns (21.170%)  route 0.689ns (78.830%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.250    -0.160    vga/U12/PRow[6]
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.066    -0.094 f  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.439     0.345    vga/U12/v_count_reg[8]_17
    SLICE_X14Y86         LUT2 (Prop_lut2_I0_O)        0.028     0.373 r  vga/U12/strdata[22]_i_1/O
                         net (fo=1, routed)           0.000     0.373    vga/U12_n_94
    SLICE_X14Y86         FDRE                                         r  vga/strdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.931    -0.527    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/strdata_reg[22]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X14Y86         FDRE (Hold_fdre_C_D)         0.087     0.100    vga/strdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.100    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.019ns  (logic 0.118ns (11.575%)  route 0.901ns (88.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.691    -0.502    vga/U12/CLK_OUT3
    SLICE_X20Y87         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y87         FDRE (Prop_fdre_C_Q)         0.118    -0.384 r  vga/U12/h_count_reg[0]/Q
                         net (fo=39, routed)          0.901     0.518    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.963    -0.496    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.201     0.044    
    RAMB18_X1Y36         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.227    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.227    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.157ns (19.402%)  route 0.652ns (80.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.250    -0.160    vga/U12/PRow[6]
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.066    -0.094 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.403     0.309    vga/U12_n_120
    SLICE_X15Y86         FDRE                                         r  vga/strdata_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.931    -0.527    vga/CLK_OUT1
    SLICE_X15Y86         FDRE                                         r  vga/strdata_reg[36]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X15Y86         FDRE (Hold_fdre_C_R)        -0.014    -0.001    vga/strdata_reg[36]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.157ns (19.402%)  route 0.652ns (80.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[6]/Q
                         net (fo=14, routed)          0.250    -0.160    vga/U12/PRow[6]
    SLICE_X19Y87         LUT6 (Prop_lut6_I2_O)        0.066    -0.094 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.403     0.309    vga/U12_n_120
    SLICE_X15Y86         FDRE                                         r  vga/strdata_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.931    -0.527    vga/CLK_OUT1
    SLICE_X15Y86         FDRE                                         r  vga/strdata_reg[44]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X15Y86         FDRE (Hold_fdre_C_R)        -0.014    -0.001    vga/strdata_reg[44]
  -------------------------------------------------------------------
                         required time                          0.001    
                         arrival time                           0.309    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.183ns (20.407%)  route 0.714ns (79.593%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.529ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          0.346    -0.064    vga/U12/PRow[3]
    SLICE_X20Y84         LUT5 (Prop_lut5_I0_O)        0.064     0.000 r  vga/U12/strdata[41]_i_3/O
                         net (fo=96, routed)          0.368     0.368    vga/U12/v_count_reg[3]_3
    SLICE_X17Y84         LUT6 (Prop_lut6_I2_O)        0.028     0.396 r  vga/U12/strdata[45]_i_1/O
                         net (fo=1, routed)           0.000     0.396    vga/U12_n_23
    SLICE_X17Y84         FDRE                                         r  vga/strdata_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.929    -0.529    vga/CLK_OUT1
    SLICE_X17Y84         FDRE                                         r  vga/strdata_reg[45]/C
                         clock pessimism              0.339    -0.191    
                         clock uncertainty            0.201     0.011    
    SLICE_X17Y84         FDRE (Hold_fdre_C_D)         0.060     0.071    vga/strdata_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.396    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.927ns  (logic 0.183ns (19.738%)  route 0.744ns (80.262%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.692    -0.501    vga/U12/CLK_OUT3
    SLICE_X17Y87         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDRE (Prop_fdre_C_Q)         0.091    -0.410 r  vga/U12/v_count_reg[3]/Q
                         net (fo=16, routed)          0.346    -0.064    vga/U12/PRow[3]
    SLICE_X20Y84         LUT5 (Prop_lut5_I0_O)        0.064     0.000 r  vga/U12/strdata[41]_i_3/O
                         net (fo=96, routed)          0.398     0.399    vga/U12/v_count_reg[3]_3
    SLICE_X14Y84         LUT6 (Prop_lut6_I3_O)        0.028     0.427 r  vga/U12/strdata[51]_i_1/O
                         net (fo=1, routed)           0.000     0.427    vga/U12_n_19
    SLICE_X14Y84         FDRE                                         r  vga/strdata_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.930    -0.528    vga/CLK_OUT1
    SLICE_X14Y84         FDRE                                         r  vga/strdata_reg[51]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X14Y84         FDRE (Hold_fdre_C_D)         0.087     0.099    vga/strdata_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          194  Failing Endpoints,  Worst Slack       -6.107ns,  Total Violation     -972.521ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.275ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.107ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.347ns  (logic 1.073ns (12.855%)  route 7.274ns (87.145%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.527ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.229ns = ( 3.771 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.795     7.662    core/U1_3/Branch_ctrl
    SLICE_X22Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.705 r  core/U1_3/data_buf_reg_0_3_6_11_i_80/O
                         net (fo=1, routed)           0.325     8.029    core/U1_3/data_buf_reg_0_3_6_11_i_80_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.043     8.072 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.296     8.368    core/Datao_MEM_reg[11]
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.043     8.411 r  core/code_wb[11]_i_1/O
                         net (fo=5, routed)           0.403     8.814    vga/Debug_data[11]
    SLICE_X15Y49         FDRE                                         r  vga/code_if_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.677     3.771    vga/CLK_OUT1
    SLICE_X15Y49         FDRE                                         r  vga/code_if_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.940    
                         clock uncertainty           -0.215     2.725    
    SLICE_X15Y49         FDRE (Setup_fdre_C_D)       -0.018     2.707    vga/code_if_reg[11]
  -------------------------------------------------------------------
                         required time                          2.707    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                 -6.107    

Slack (VIOLATED) :        -6.106ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.336ns  (logic 1.073ns (12.872%)  route 7.263ns (87.128%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.230ns = ( 3.770 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.795     7.662    core/U1_3/Branch_ctrl
    SLICE_X22Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.705 r  core/U1_3/data_buf_reg_0_3_6_11_i_80/O
                         net (fo=1, routed)           0.325     8.029    core/U1_3/data_buf_reg_0_3_6_11_i_80_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.043     8.072 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.296     8.368    core/Datao_MEM_reg[11]
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.043     8.411 r  core/code_wb[11]_i_1/O
                         net (fo=5, routed)           0.392     8.803    vga/Debug_data[11]
    SLICE_X17Y49         FDRE                                         r  vga/code_exe_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.676     3.770    vga/CLK_OUT1
    SLICE_X17Y49         FDRE                                         r  vga/code_exe_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.939    
                         clock uncertainty           -0.215     2.724    
    SLICE_X17Y49         FDRE (Setup_fdre_C_D)       -0.027     2.697    vga/code_exe_reg[11]
  -------------------------------------------------------------------
                         required time                          2.697    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                 -6.106    

Slack (VIOLATED) :        -6.092ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.349ns  (logic 1.073ns (12.852%)  route 7.276ns (87.148%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.231ns = ( 3.769 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.795     7.662    core/U1_3/Branch_ctrl
    SLICE_X22Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.705 r  core/U1_3/data_buf_reg_0_3_6_11_i_80/O
                         net (fo=1, routed)           0.325     8.029    core/U1_3/data_buf_reg_0_3_6_11_i_80_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.043     8.072 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.296     8.368    core/Datao_MEM_reg[11]
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.043     8.411 r  core/code_wb[11]_i_1/O
                         net (fo=5, routed)           0.405     8.816    vga/Debug_data[11]
    SLICE_X22Y47         FDRE                                         r  vga/code_id_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.675     3.769    vga/CLK_OUT1
    SLICE_X22Y47         FDRE                                         r  vga/code_id_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.938    
                         clock uncertainty           -0.215     2.723    
    SLICE_X22Y47         FDRE (Setup_fdre_C_D)        0.001     2.724    vga/code_id_reg[11]
  -------------------------------------------------------------------
                         required time                          2.724    
                         arrival time                          -8.816    
  -------------------------------------------------------------------
                         slack                                 -6.092    

Slack (VIOLATED) :        -6.084ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.342ns  (logic 1.073ns (12.863%)  route 7.269ns (87.137%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.232ns = ( 3.768 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.795     7.662    core/U1_3/Branch_ctrl
    SLICE_X22Y44         LUT6 (Prop_lut6_I1_O)        0.043     7.705 r  core/U1_3/data_buf_reg_0_3_6_11_i_80/O
                         net (fo=1, routed)           0.325     8.029    core/U1_3/data_buf_reg_0_3_6_11_i_80_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.043     8.072 r  core/U1_3/data_buf_reg_0_3_6_11_i_20/O
                         net (fo=2, routed)           0.296     8.368    core/Datao_MEM_reg[11]
    SLICE_X17Y45         LUT6 (Prop_lut6_I1_O)        0.043     8.411 r  core/code_wb[11]_i_1/O
                         net (fo=5, routed)           0.398     8.809    vga/Debug_data[11]
    SLICE_X20Y43         FDRE                                         r  vga/code_mem_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.674     3.768    vga/CLK_OUT1
    SLICE_X20Y43         FDRE                                         r  vga/code_mem_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.937    
                         clock uncertainty           -0.215     2.722    
    SLICE_X20Y43         FDRE (Setup_fdre_C_D)        0.003     2.725    vga/code_mem_reg[11]
  -------------------------------------------------------------------
                         required time                          2.725    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                 -6.084    

Slack (VIOLATED) :        -6.079ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 1.073ns (13.186%)  route 7.064ns (86.814%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.656     7.522    core/U1_3/Branch_ctrl
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.565 r  core/U1_3/data_buf_reg_0_3_12_17_i_93/O
                         net (fo=1, routed)           0.313     7.879    core/U1_3/data_buf_reg_0_3_12_17_i_93_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043     7.922 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=2, routed)           0.418     8.340    core/h_count_reg[4]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.043     8.383 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.222     8.605    vga/Debug_data[16]
    SLICE_X29Y67         FDRE                                         r  vga/code_wb_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.492     3.586    vga/CLK_OUT1
    SLICE_X29Y67         FDRE                                         r  vga/code_wb_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.755    
                         clock uncertainty           -0.215     2.540    
    SLICE_X29Y67         FDRE (Setup_fdre_C_D)       -0.015     2.525    vga/code_wb_reg[16]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 -6.079    

Slack (VIOLATED) :        -6.072ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.138ns  (logic 1.073ns (13.186%)  route 7.065ns (86.814%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 3.585 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.656     7.522    core/U1_3/Branch_ctrl
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.565 r  core/U1_3/data_buf_reg_0_3_12_17_i_93/O
                         net (fo=1, routed)           0.313     7.879    core/U1_3/data_buf_reg_0_3_12_17_i_93_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043     7.922 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=2, routed)           0.418     8.340    core/h_count_reg[4]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.043     8.383 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.222     8.605    vga/Debug_data[16]
    SLICE_X31Y68         FDRE                                         r  vga/code_mem_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.491     3.585    vga/CLK_OUT1
    SLICE_X31Y68         FDRE                                         r  vga/code_mem_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.754    
                         clock uncertainty           -0.215     2.539    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)       -0.006     2.533    vga/code_mem_reg[16]
  -------------------------------------------------------------------
                         required time                          2.533    
                         arrival time                          -8.605    
  -------------------------------------------------------------------
                         slack                                 -6.072    

Slack (VIOLATED) :        -6.069ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 1.073ns (13.203%)  route 7.054ns (86.797%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 3.586 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.656     7.522    core/U1_3/Branch_ctrl
    SLICE_X31Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.565 r  core/U1_3/data_buf_reg_0_3_12_17_i_93/O
                         net (fo=1, routed)           0.313     7.879    core/U1_3/data_buf_reg_0_3_12_17_i_93_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.043     7.922 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=2, routed)           0.418     8.340    core/h_count_reg[4]
    SLICE_X33Y67         LUT6 (Prop_lut6_I0_O)        0.043     8.383 r  core/code_wb[16]_i_1/O
                         net (fo=5, routed)           0.211     8.594    vga/Debug_data[16]
    SLICE_X32Y66         FDRE                                         r  vga/code_if_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.492     3.586    vga/CLK_OUT1
    SLICE_X32Y66         FDRE                                         r  vga/code_if_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.755    
                         clock uncertainty           -0.215     2.540    
    SLICE_X32Y66         FDRE (Setup_fdre_C_D)       -0.015     2.525    vga/code_if_reg[16]
  -------------------------------------------------------------------
                         required time                          2.525    
                         arrival time                          -8.594    
  -------------------------------------------------------------------
                         slack                                 -6.069    

Slack (VIOLATED) :        -6.062ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 1.073ns (13.181%)  route 7.067ns (86.819%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.579     7.446    core/U1_3/Branch_ctrl
    SLICE_X24Y67         LUT6 (Prop_lut6_I1_O)        0.043     7.489 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.103     7.592    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X24Y67         LUT6 (Prop_lut6_I5_O)        0.043     7.635 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.400     8.035    core/Datao_MEM_reg[24]
    SLICE_X20Y67         LUT6 (Prop_lut6_I1_O)        0.043     8.078 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.530     8.608    vga/Debug_data[24]
    SLICE_X19Y62         FDRE                                         r  vga/code_mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X19Y62         FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.215     2.550    
    SLICE_X19Y62         FDRE (Setup_fdre_C_D)       -0.005     2.545    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                          2.545    
                         arrival time                          -8.608    
  -------------------------------------------------------------------
                         slack                                 -6.062    

Slack (VIOLATED) :        -6.038ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.106ns  (logic 1.073ns (13.237%)  route 7.033ns (86.763%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.702ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 3.596 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.596     7.463    core/U1_3/Branch_ctrl
    SLICE_X19Y57         LUT6 (Prop_lut6_I1_O)        0.043     7.506 r  core/U1_3/data_buf_reg_0_3_6_11_i_32/O
                         net (fo=1, routed)           0.247     7.753    core/U1_3/data_buf_reg_0_3_6_11_i_32_n_0
    SLICE_X18Y58         LUT6 (Prop_lut6_I5_O)        0.043     7.796 r  core/U1_3/data_buf_reg_0_3_6_11_i_8/O
                         net (fo=2, routed)           0.328     8.124    core/Datao_MEM_reg[7]
    SLICE_X19Y61         LUT6 (Prop_lut6_I1_O)        0.043     8.167 r  core/code_wb[7]_i_1/O
                         net (fo=5, routed)           0.406     8.573    vga/Debug_data[7]
    SLICE_X19Y63         FDRE                                         r  vga/code_id_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.502     3.596    vga/CLK_OUT1
    SLICE_X19Y63         FDRE                                         r  vga/code_id_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.765    
                         clock uncertainty           -0.215     2.550    
    SLICE_X19Y63         FDRE (Setup_fdre_C_D)       -0.015     2.535    vga/code_id_reg[7]
  -------------------------------------------------------------------
                         required time                          2.535    
                         arrival time                          -8.573    
  -------------------------------------------------------------------
                         slack                                 -6.038    

Slack (VIOLATED) :        -6.031ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_B_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 1.073ns (13.280%)  route 7.007ns (86.720%))
  Logic Levels:           16  (CARRY4=2 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 3.589 - 5.000 ) 
    Source Clock Delay      (SCD):    0.467ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.807     0.467    core/reg_ID_EX/debug_clk
    SLICE_X26Y38         FDRE                                         r  core/reg_ID_EX/ALUSrc_B_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.223     0.690 r  core/reg_ID_EX/ALUSrc_B_EX_reg/Q
                         net (fo=246, routed)         0.338     1.029    core/mux_B_EXE/ALUSrc_B_EX
    SLICE_X24Y38         LUT3 (Prop_lut3_I2_O)        0.043     1.072 r  core/mux_B_EXE/ALUO_MEM[3]_i_2/O
                         net (fo=132, routed)         0.975     2.046    core/reg_ID_EX/ALUB_EXE[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I1_O)        0.043     2.089 r  core/reg_ID_EX/ALUO_MEM[25]_i_13/O
                         net (fo=2, routed)           0.278     2.368    core/reg_ID_EX/ALUO_MEM[25]_i_13_n_0
    SLICE_X21Y38         LUT6 (Prop_lut6_I5_O)        0.043     2.411 r  core/reg_ID_EX/ALUO_MEM[21]_i_13/O
                         net (fo=2, routed)           0.487     2.897    core/reg_ID_EX/ALUO_MEM[21]_i_13_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.043     2.940 r  core/reg_ID_EX/ALUO_MEM[21]_i_10/O
                         net (fo=2, routed)           0.461     3.401    core/reg_ID_EX/ALUO_MEM[21]_i_10_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.444 r  core/reg_ID_EX/ALUO_MEM[20]_i_7/O
                         net (fo=1, routed)           0.242     3.687    core/reg_ID_EX/alu/res6[20]
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.043     3.730 r  core/reg_ID_EX/ALUO_MEM[20]_i_4/O
                         net (fo=1, routed)           0.281     4.011    core/reg_ID_EX/ALUO_MEM[20]_i_4_n_0
    SLICE_X30Y41         LUT6 (Prop_lut6_I5_O)        0.043     4.054 r  core/reg_ID_EX/ALUO_MEM[20]_i_1/O
                         net (fo=3, routed)           0.820     4.874    core/hazard_unit/D[20]
    SLICE_X31Y56         LUT5 (Prop_lut5_I2_O)        0.043     4.917 r  core/hazard_unit/A_EX[20]_i_1/O
                         net (fo=5, routed)           0.492     5.409    core/hazard_unit/rs1_data_ID[20]
    SLICE_X31Y50         LUT4 (Prop_lut4_I3_O)        0.043     5.452 r  core/hazard_unit/IR_ID[31]_i_47/O
                         net (fo=1, routed)           0.000     5.452    core/cmp_ID/IR_ID_reg[31]_i_17_1[2]
    SLICE_X31Y50         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     5.647 r  core/cmp_ID/IR_ID_reg[31]_i_27/CO[3]
                         net (fo=1, routed)           0.000     5.647    core/cmp_ID/IR_ID_reg[31]_i_27_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.700 f  core/cmp_ID/IR_ID_reg[31]_i_17/CO[3]
                         net (fo=4, routed)           0.631     6.331    core/reg_IF_ID/i_/IR_ID[31]_i_5[0]
    SLICE_X30Y53         LUT6 (Prop_lut6_I1_O)        0.043     6.374 r  core/reg_IF_ID/IR_ID[31]_i_9/O
                         net (fo=11, routed)          0.450     6.823    core/ctrl/PCurrent_ID_reg[31]
    SLICE_X30Y56         LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=92, routed)          0.733     7.599    core/U1_3/Branch_ctrl
    SLICE_X23Y67         LUT6 (Prop_lut6_I1_O)        0.043     7.642 r  core/U1_3/data_buf_reg_0_3_18_23_i_92/O
                         net (fo=1, routed)           0.178     7.821    core/U1_3/data_buf_reg_0_3_18_23_i_92_n_0
    SLICE_X23Y68         LUT6 (Prop_lut6_I5_O)        0.043     7.864 r  core/U1_3/data_buf_reg_0_3_18_23_i_23/O
                         net (fo=2, routed)           0.249     8.112    core/Datao_MEM_reg[22]
    SLICE_X23Y68         LUT6 (Prop_lut6_I1_O)        0.043     8.155 r  core/code_wb[22]_i_1/O
                         net (fo=5, routed)           0.392     8.547    vga/Debug_data[22]
    SLICE_X21Y70         FDRE                                         r  vga/code_mem_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.495     3.589    vga/CLK_OUT1
    SLICE_X21Y70         FDRE                                         r  vga/code_mem_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.758    
                         clock uncertainty           -0.215     2.543    
    SLICE_X21Y70         FDRE (Setup_fdre_C_D)       -0.027     2.516    vga/code_mem_reg[22]
  -------------------------------------------------------------------
                         required time                          2.516    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                 -6.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.275ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.899ns  (logic 0.184ns (20.467%)  route 0.715ns (79.533%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.684     0.517    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y65         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDCE (Prop_fdce_C_Q)         0.100     0.617 r  core/reg_EXE_MEM/IR_MEM_reg[16]/Q
                         net (fo=2, routed)           0.231     0.847    core/U1_3/inst_MEM[1]
    SLICE_X31Y66         LUT6 (Prop_lut6_I3_O)        0.028     0.875 r  core/U1_3/data_buf_reg_0_3_12_17_i_93/O
                         net (fo=1, routed)           0.152     1.028    core/U1_3/data_buf_reg_0_3_12_17_i_93_n_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I0_O)        0.028     1.056 r  core/U1_3/data_buf_reg_0_3_12_17_i_24/O
                         net (fo=2, routed)           0.177     1.233    vga/U12/data_buf_reg_0_3_12_17_8
    SLICE_X34Y66         LUT6 (Prop_lut6_I5_O)        0.028     1.261 r  vga/U12/data_buf_reg_0_3_12_17_i_6/O
                         net (fo=1, routed)           0.155     1.416    vga/data_buf_reg_0_3_12_17/DIC0
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.917    -0.541    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMC/CLK
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.141    vga/data_buf_reg_0_3_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  1.275    

Slack (MET) :             1.304ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.184ns (19.783%)  route 0.746ns (80.216%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682     0.515    core/reg_EXE_MEM/debug_clk
    SLICE_X39Y60         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y60         FDRE (Prop_fdre_C_Q)         0.100     0.615 r  core/reg_EXE_MEM/ALUO_MEM_reg[26]/Q
                         net (fo=6, routed)           0.195     0.810    core/reg_ID_EX/D[22]
    SLICE_X32Y62         LUT6 (Prop_lut6_I4_O)        0.028     0.838 r  core/reg_ID_EX/data_buf_reg_0_3_24_29_i_67/O
                         net (fo=1, routed)           0.176     1.014    core/U1_3/code_mem_reg[26]
    SLICE_X29Y62         LUT6 (Prop_lut6_I3_O)        0.028     1.042 r  core/U1_3/data_buf_reg_0_3_24_29_i_17/O
                         net (fo=2, routed)           0.235     1.276    vga/U12/data_buf_reg_0_3_24_29_3
    SLICE_X36Y68         LUT6 (Prop_lut6_I3_O)        0.028     1.304 r  vga/U12/data_buf_reg_0_3_24_29_i_4/O
                         net (fo=1, routed)           0.140     1.445    vga/data_buf_reg_0_3_24_29/DIB0
    SLICE_X38Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.544    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB/CLK
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.215     0.009    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.141    vga/data_buf_reg_0_3_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.918ns  (logic 0.184ns (20.037%)  route 0.734ns (79.963%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    0.515ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682     0.515    core/reg_ID_EX/debug_clk
    SLICE_X36Y60         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y60         FDCE (Prop_fdce_C_Q)         0.100     0.615 r  core/reg_ID_EX/IR_EX_reg[31]/Q
                         net (fo=6, routed)           0.273     0.888    core/U1_3/inst_EXE[21]
    SLICE_X32Y61         LUT5 (Prop_lut5_I2_O)        0.028     0.916 r  core/U1_3/data_buf_reg_0_3_24_29_i_82/O
                         net (fo=1, routed)           0.129     1.045    core/U1_3/data_buf_reg_0_3_24_29_i_82_n_0
    SLICE_X33Y61         LUT6 (Prop_lut6_I1_O)        0.028     1.073 r  core/U1_3/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=2, routed)           0.230     1.303    vga/U12/data_buf_reg_0_3_24_29_10
    SLICE_X36Y68         LUT6 (Prop_lut6_I5_O)        0.028     1.331 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.102     1.433    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X38Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.544    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.215     0.009    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.115    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.115    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.339ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.952ns  (logic 0.184ns (19.323%)  route 0.768ns (80.677%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.677     0.510    core/reg_EXE_MEM/debug_clk
    SLICE_X45Y66         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.100     0.610 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.123     0.733    core/reg_EXE_MEM/inst_MEM[20]
    SLICE_X45Y66         LUT4 (Prop_lut4_I2_O)        0.028     0.761 r  core/reg_EXE_MEM/code_wb[30]_i_6/O
                         net (fo=1, routed)           0.258     1.019    core/U1_3/code_mem_reg[30]_0
    SLICE_X27Y67         LUT6 (Prop_lut6_I0_O)        0.028     1.047 r  core/U1_3/code_wb[30]_i_2/O
                         net (fo=2, routed)           0.172     1.219    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I5_O)        0.028     1.247 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.215     1.462    vga/data_buf_reg_0_3_30_31/D
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.918    -0.540    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/SP/CLK
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.215     0.013    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.110     0.123    vga/data_buf_reg_0_3_30_31/SP
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 core/register/register_reg[26][27]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        0.952ns  (logic 0.281ns (29.502%)  route 0.671ns (70.498%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Source Clock Delay      (SCD):    0.515ns = ( 50.515 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.682    50.515    core/register/debug_clk
    SLICE_X33Y66         FDCE                                         r  core/register/register_reg[26][27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y66         FDCE (Prop_fdce_C_Q)         0.107    50.622 r  core/register/register_reg[26][27]/Q
                         net (fo=3, routed)           0.172    50.793    core/register/register_reg[26]_153[27]
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.028    50.821 r  core/register/data_buf_reg_0_3_24_29_i_121/O
                         net (fo=1, routed)           0.000    50.821    core/register/data_buf_reg_0_3_24_29_i_121_n_0
    SLICE_X33Y66         MUXF7 (Prop_muxf7_I0_O)      0.050    50.871 r  core/register/data_buf_reg_0_3_24_29_i_51/O
                         net (fo=2, routed)           0.110    50.981    core/register/data_buf_reg_0_3_24_29_i_51_n_0
    SLICE_X30Y67         LUT6 (Prop_lut6_I3_O)        0.068    51.049 r  core/register/data_buf_reg_0_3_24_29_i_13/O
                         net (fo=1, routed)           0.337    51.386    vga/U12/Debug_regs[27]
    SLICE_X39Y68         LUT6 (Prop_lut6_I2_O)        0.028    51.414 r  vga/U12/data_buf_reg_0_3_24_29_i_3/O
                         net (fo=1, routed)           0.053    51.467    vga/data_buf_reg_0_3_24_29/DIB1
    SLICE_X38Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.914    49.456    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X38Y68         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMB_D1/CLK
                         clock pessimism              0.339    49.794    
                         clock uncertainty            0.215    50.009    
    SLICE_X38Y68         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.124    vga/data_buf_reg_0_3_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.124    
                         arrival time                          51.467    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.346ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.184ns (18.885%)  route 0.790ns (81.115%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X37Y62         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=2, routed)           0.272     0.886    core/reg_EXE_MEM/PC_MEM[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.028     0.914 r  core/reg_EXE_MEM/code_wb[31]_i_9/O
                         net (fo=1, routed)           0.208     1.121    core/U1_3/code_mem_reg[31]_1
    SLICE_X27Y66         LUT6 (Prop_lut6_I0_O)        0.028     1.149 r  core/U1_3/code_wb[31]_i_5/O
                         net (fo=2, routed)           0.098     1.247    vga/U12/data_buf_reg_0_3_30_31__0_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I5_O)        0.028     1.275 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.213     1.488    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.918    -0.540    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/SP/CLK
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.215     0.013    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.142    vga/data_buf_reg_0_3_30_31__0/SP
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  1.346    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.184ns (18.885%)  route 0.790ns (81.115%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_EXE_MEM/debug_clk
    SLICE_X37Y62         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_EXE_MEM/PCurrent_MEM_reg[31]/Q
                         net (fo=2, routed)           0.272     0.886    core/reg_EXE_MEM/PC_MEM[31]
    SLICE_X36Y64         LUT4 (Prop_lut4_I0_O)        0.028     0.914 r  core/reg_EXE_MEM/code_wb[31]_i_9/O
                         net (fo=1, routed)           0.208     1.121    core/U1_3/code_mem_reg[31]_1
    SLICE_X27Y66         LUT6 (Prop_lut6_I0_O)        0.028     1.149 r  core/U1_3/code_wb[31]_i_5/O
                         net (fo=2, routed)           0.098     1.247    vga/U12/data_buf_reg_0_3_30_31__0_0
    SLICE_X27Y65         LUT6 (Prop_lut6_I5_O)        0.028     1.275 r  vga/U12/data_buf_reg_0_3_30_31__0_i_1/O
                         net (fo=2, routed)           0.213     1.488    vga/data_buf_reg_0_3_30_31__0/D
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.918    -0.540    vga/data_buf_reg_0_3_30_31__0/WCLK
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31__0/DP/CLK
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.215     0.013    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.104     0.117    vga/data_buf_reg_0_3_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         -0.117    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.380ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.989ns  (logic 0.184ns (18.602%)  route 0.805ns (81.398%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.540ns
    Source Clock Delay      (SCD):    0.510ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.677     0.510    core/reg_EXE_MEM/debug_clk
    SLICE_X45Y66         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDCE (Prop_fdce_C_Q)         0.100     0.610 r  core/reg_EXE_MEM/IR_MEM_reg[30]/Q
                         net (fo=2, routed)           0.123     0.733    core/reg_EXE_MEM/inst_MEM[20]
    SLICE_X45Y66         LUT4 (Prop_lut4_I2_O)        0.028     0.761 r  core/reg_EXE_MEM/code_wb[30]_i_6/O
                         net (fo=1, routed)           0.258     1.019    core/U1_3/code_mem_reg[30]_0
    SLICE_X27Y67         LUT6 (Prop_lut6_I0_O)        0.028     1.047 r  core/U1_3/code_wb[30]_i_2/O
                         net (fo=2, routed)           0.172     1.219    vga/U12/data_buf_reg_0_3_30_31_0
    SLICE_X29Y66         LUT6 (Prop_lut6_I5_O)        0.028     1.247 r  vga/U12/data_buf_reg_0_3_30_31_i_1/O
                         net (fo=2, routed)           0.252     1.499    vga/data_buf_reg_0_3_30_31/D
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.918    -0.540    vga/data_buf_reg_0_3_30_31/WCLK
    SLICE_X38Y64         RAMD32                                       r  vga/data_buf_reg_0_3_30_31/DP/CLK
                         clock pessimism              0.339    -0.202    
                         clock uncertainty            0.215     0.013    
    SLICE_X38Y64         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.119    vga/data_buf_reg_0_3_30_31/DP
  -------------------------------------------------------------------
                         required time                         -0.119    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.405ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_12_17/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.184ns (18.253%)  route 0.824ns (81.747%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.541ns
    Source Clock Delay      (SCD):    0.517ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.684     0.517    core/reg_EXE_MEM/debug_clk
    SLICE_X29Y65         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDCE (Prop_fdce_C_Q)         0.100     0.617 r  core/reg_EXE_MEM/IR_MEM_reg[13]/Q
                         net (fo=2, routed)           0.126     0.743    core/reg_EXE_MEM/inst_MEM[7]
    SLICE_X29Y65         LUT4 (Prop_lut4_I2_O)        0.028     0.771 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           0.267     1.038    core/U1_3/code_mem_reg[13]_0
    SLICE_X27Y61         LUT6 (Prop_lut6_I0_O)        0.028     1.066 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.221     1.286    vga/U12/data_buf_reg_0_3_12_17_2
    SLICE_X30Y62         LUT6 (Prop_lut6_I5_O)        0.028     1.314 r  vga/U12/data_buf_reg_0_3_12_17_i_1/O
                         net (fo=1, routed)           0.210     1.525    vga/data_buf_reg_0_3_12_17/DIA1
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.917    -0.541    vga/data_buf_reg_0_3_12_17/WCLK
    SLICE_X38Y65         RAMD32                                       r  vga/data_buf_reg_0_3_12_17/RAMA_D1/CLK
                         clock pessimism              0.339    -0.203    
                         clock uncertainty            0.215     0.012    
    SLICE_X38Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     0.120    vga/data_buf_reg_0_3_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  1.405    

Slack (MET) :             1.434ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.184ns (17.752%)  route 0.853ns (82.248%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.543ns
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.681     0.514    core/reg_ID_EX/debug_clk
    SLICE_X37Y62         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y62         FDCE (Prop_fdce_C_Q)         0.100     0.614 r  core/reg_ID_EX/IR_EX_reg[23]/Q
                         net (fo=2, routed)           0.277     0.891    core/U1_3/inst_EXE[17]
    SLICE_X34Y61         LUT5 (Prop_lut5_I2_O)        0.028     0.919 r  core/U1_3/data_buf_reg_0_3_18_23_i_82/O
                         net (fo=1, routed)           0.168     1.087    core/U1_3/data_buf_reg_0_3_18_23_i_82_n_0
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.028     1.115 r  core/U1_3/data_buf_reg_0_3_18_23_i_21/O
                         net (fo=2, routed)           0.191     1.306    vga/U12/data_buf_reg_0_3_18_23_10
    SLICE_X36Y62         LUT6 (Prop_lut6_I5_O)        0.028     1.334 r  vga/U12/data_buf_reg_0_3_18_23_i_5/O
                         net (fo=1, routed)           0.216     1.550    vga/data_buf_reg_0_3_18_23/DIC1
    SLICE_X38Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.915    -0.543    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X38Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMC_D1/CLK
                         clock pessimism              0.339    -0.205    
                         clock uncertainty            0.215     0.010    
    SLICE_X38Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.116    vga/data_buf_reg_0_3_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.116    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  1.434    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.958ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.958ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.414ns  (logic 1.851ns (54.225%)  route 1.563ns (45.775%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.942    30.818    vga/U12/DO[0]
    SLICE_X12Y86         LUT5 (Prop_lut5_I3_O)        0.051    30.869 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.621    31.490    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.114    37.448    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                         -31.490    
  -------------------------------------------------------------------
                         slack                                  5.958    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.409ns  (logic 1.851ns (54.304%)  route 1.558ns (45.696%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.942    30.818    vga/U12/DO[0]
    SLICE_X12Y86         LUT5 (Prop_lut5_I3_O)        0.051    30.869 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.616    31.485    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.114    37.448    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.448    
                         arrival time                         -31.485    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.316ns  (logic 1.843ns (55.572%)  route 1.473ns (44.428%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.942    30.818    vga/U12/DO[0]
    SLICE_X12Y86         LUT5 (Prop_lut5_I3_O)        0.043    30.861 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.532    31.393    vga/U12/B[2]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.766    
                         clock uncertainty           -0.201    37.564    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.002    37.562    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.562    
                         arrival time                         -31.393    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.254ns  (logic 1.843ns (56.630%)  route 1.411ns (43.370%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.749    30.625    vga/U12/DO[0]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043    30.668 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.663    31.331    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.022    37.540    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         37.540    
                         arrival time                         -31.331    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.210ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.245ns  (logic 1.843ns (56.799%)  route 1.402ns (43.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.749    30.625    vga/U12/DO[0]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043    30.668 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.653    31.321    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X9Y84          FDRE (Setup_fdre_C_D)       -0.031    37.531    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.531    
                         arrival time                         -31.321    
  -------------------------------------------------------------------
                         slack                                  6.210    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.044ns  (logic 1.849ns (60.740%)  route 1.195ns (39.260%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.715    30.592    vga/U12/DO[0]
    SLICE_X12Y86         LUT4 (Prop_lut4_I1_O)        0.049    30.641 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.480    31.121    vga/U12/G[1]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.766    
                         clock uncertainty           -0.201    37.564    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.093    37.471    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                         -31.121    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.985ns  (logic 1.847ns (61.875%)  route 1.138ns (38.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.749    30.625    vga/U12/DO[0]
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.047    30.672 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.389    31.061    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.091    37.471    vga/U12/R_reg[3]
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                         -31.061    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.985ns  (logic 1.847ns (61.875%)  route 1.138ns (38.125%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.749    30.625    vga/U12/DO[0]
    SLICE_X12Y86         LUT2 (Prop_lut2_I1_O)        0.047    30.672 r  vga/U12/R[3]_i_1/O
                         net (fo=2, routed)           0.389    31.061    vga/U12/R[3]_i_1_n_0
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.091    37.471    vga/U12/R_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.471    
                         arrival time                         -31.061    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.436ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.042ns  (logic 1.843ns (60.592%)  route 1.199ns (39.408%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns = ( 38.597 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.715    30.592    vga/U12/DO[0]
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.043    30.635 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.483    31.118    vga/U12/B[3]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.503    38.597    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.766    
                         clock uncertainty           -0.201    37.564    
    SLICE_X12Y86         FDRE (Setup_fdre_C_D)       -0.010    37.554    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.554    
                         arrival time                         -31.118    
  -------------------------------------------------------------------
                         slack                                  6.436    

Slack (MET) :             6.859ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.617ns  (logic 1.800ns (68.773%)  route 0.817ns (31.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.595 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.924ns = ( 28.076 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.671    28.076    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.876 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.817    30.694    vga/U12/DO[0]
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.501    38.595    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.764    
                         clock uncertainty           -0.201    37.562    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.010    37.552    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.552    
                         arrival time                         -30.694    
  -------------------------------------------------------------------
                         slack                                  6.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.169ns (19.506%)  route 0.697ns (80.494%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.697     0.303    vga/U12/flag
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.062     0.365 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.000     0.365    vga/U12/G[1]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.086     0.099    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.099    
                         arrival time                           0.365    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.585ns (60.563%)  route 0.381ns (39.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.723    -0.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.115 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.381     0.496    vga/U12/DO[0]
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[1]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.037     0.049    vga/U12/R_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.496    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.171ns (16.601%)  route 0.859ns (83.399%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.595     0.201    vga/U12/flag
    SLICE_X12Y86         LUT5 (Prop_lut5_I1_O)        0.064     0.265 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.264     0.528    vga/U12/B[2]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.037     0.050    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.528    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.585ns (57.449%)  route 0.433ns (42.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.470ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.723    -0.470    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y36         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y36         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.115 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.433     0.548    vga/U12/DO[0]
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X8Y84          FDRE                                         r  vga/U12/R_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X8Y84          FDRE (Hold_fdre_C_D)         0.032     0.044    vga/U12/R_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.171ns (15.587%)  route 0.926ns (84.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.595     0.201    vga/U12/flag
    SLICE_X12Y86         LUT4 (Prop_lut4_I1_O)        0.064     0.265 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.331     0.596    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.040     0.052    vga/U12/B_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.052    
                         arrival time                           0.596    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.095ns  (logic 0.171ns (15.611%)  route 0.924ns (84.389%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.595     0.201    vga/U12/flag
    SLICE_X12Y86         LUT4 (Prop_lut4_I1_O)        0.064     0.265 r  vga/U12/B[1]_i_1/O
                         net (fo=2, routed)           0.329     0.594    vga/U12/B[1]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/B_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.038     0.050    vga/U12/B_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.594    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.171ns (15.341%)  route 0.944ns (84.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.697     0.303    vga/U12/flag
    SLICE_X12Y86         LUT4 (Prop_lut4_I2_O)        0.064     0.367 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.246     0.613    vga/U12/B[3]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)         0.032     0.045    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.613    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.091ns  (logic 0.175ns (16.037%)  route 0.916ns (83.963%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.595     0.201    vga/U12/flag
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.068     0.269 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.321     0.590    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)         0.000     0.012    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.590    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.175ns (16.066%)  route 0.914ns (83.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.528ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.595     0.201    vga/U12/flag
    SLICE_X12Y86         LUT5 (Prop_lut5_I0_O)        0.068     0.269 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.319     0.588    vga/U12/G[3]_i_1_n_0
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.930    -0.528    vga/U12/CLK_OUT3
    SLICE_X9Y84          FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.190    
                         clock uncertainty            0.201     0.012    
    SLICE_X9Y84          FDRE (Hold_fdre_C_D)        -0.002     0.010    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.588    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.169ns (15.237%)  route 0.940ns (84.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.527ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.691    -0.502    vga/CLK_OUT1
    SLICE_X14Y86         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y86         FDRE (Prop_fdre_C_Q)         0.107    -0.395 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.697     0.303    vga/U12/flag
    SLICE_X12Y86         LUT4 (Prop_lut4_I0_O)        0.062     0.365 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.243     0.608    vga/U12/G[1]_i_1_n_0
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.931    -0.527    vga/U12/CLK_OUT3
    SLICE_X12Y86         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.189    
                         clock uncertainty            0.201     0.013    
    SLICE_X12Y86         FDRE (Hold_fdre_C_D)        -0.003     0.010    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.608    
  -------------------------------------------------------------------
                         slack                                  0.598    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       16.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.692ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.612ns  (logic 0.266ns (10.183%)  route 2.346ns (89.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.807   100.134    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.043   100.177 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.539   100.716    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y96          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y96          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[14]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y96          FDRE (Setup_fdre_C_CE)      -0.201   117.408    DISPLAY/P2S_LED/buff_reg[14]
  -------------------------------------------------------------------
                         required time                        117.408    
                         arrival time                        -100.716    
  -------------------------------------------------------------------
                         slack                                 16.692    

Slack (MET) :             16.692ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.612ns  (logic 0.266ns (10.183%)  route 2.346ns (89.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.807   100.134    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.043   100.177 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.539   100.716    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y96          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y96          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y96          FDRE (Setup_fdre_C_CE)      -0.201   117.408    DISPLAY/P2S_LED/buff_reg[15]
  -------------------------------------------------------------------
                         required time                        117.408    
                         arrival time                        -100.716    
  -------------------------------------------------------------------
                         slack                                 16.692    

Slack (MET) :             16.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.266ns (10.614%)  route 2.240ns (89.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.428   100.610    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[10]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[10]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.610    
  -------------------------------------------------------------------
                         slack                                 16.695    

Slack (MET) :             16.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.266ns (10.614%)  route 2.240ns (89.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.428   100.610    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[11]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[11]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.610    
  -------------------------------------------------------------------
                         slack                                 16.695    

Slack (MET) :             16.695ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.506ns  (logic 0.266ns (10.614%)  route 2.240ns (89.386%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.428   100.610    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[12]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X4Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[12]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.610    
  -------------------------------------------------------------------
                         slack                                 16.695    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.504ns  (logic 0.266ns (10.623%)  route 2.238ns (89.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.426   100.608    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.608    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.504ns  (logic 0.266ns (10.623%)  route 2.238ns (89.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.426   100.608    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.608    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.504ns  (logic 0.266ns (10.623%)  route 2.238ns (89.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.426   100.608    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.608    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.697ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.504ns  (logic 0.266ns (10.623%)  route 2.238ns (89.377%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.812   100.139    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT4 (Prop_lut4_I0_O)        0.043   100.182 r  DISPLAY/P2S_LED/buff[16]_i_1/O
                         net (fo=7, routed)           0.426   100.608    DISPLAY/P2S_LED/buff[16]_i_1_n_0
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[9]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y97          FDRE (Setup_fdre_C_R)       -0.304   117.305    DISPLAY/P2S_LED/buff_reg[9]
  -------------------------------------------------------------------
                         required time                        117.305    
                         arrival time                        -100.608    
  -------------------------------------------------------------------
                         slack                                 16.697    

Slack (MET) :             16.913ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.392ns  (logic 0.266ns (11.122%)  route 2.126ns (88.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 118.655 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.896ns = ( 98.104 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    98.104    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    98.327 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.807   100.134    DISPLAY/P2S_LED/rst_all
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.043   100.177 r  DISPLAY/P2S_LED/buff[15]_i_1/O
                         net (fo=17, routed)          0.318   100.495    DISPLAY/P2S_LED/buff_0
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.561   118.655    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y97          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[13]/C
                         clock pessimism             -0.832   117.824    
                         clock uncertainty           -0.215   117.609    
    SLICE_X5Y97          FDRE (Setup_fdre_C_CE)      -0.201   117.408    DISPLAY/P2S_LED/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.408    
                         arrival time                        -100.495    
  -------------------------------------------------------------------
                         slack                                 16.913    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.100ns (15.496%)  route 0.545ns (84.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.545     0.180    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X5Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/data_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.100ns (15.496%)  route 0.545ns (84.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.545     0.180    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[1]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X5Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/data_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.100ns (15.496%)  route 0.545ns (84.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.545     0.180    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[2]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X5Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.446%)  route 0.547ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.547     0.182    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[3]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.446%)  route 0.547ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.547     0.182    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.446%)  route 0.547ns (84.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.547     0.182    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y86          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X4Y86          FDRE (Hold_fdre_C_R)        -0.014     0.043    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.043    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.633%)  route 0.583ns (85.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.583     0.218    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.100ns (14.633%)  route 0.583ns (85.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.583     0.218    DISPLAY/P2S_SEG/rst_all
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.339    -0.157    
                         clock uncertainty            0.215     0.058    
    SLICE_X4Y87          FDRE (Hold_fdre_C_R)        -0.014     0.044    DISPLAY/P2S_SEG/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.044    
                         arrival time                           0.218    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/s_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.781ns  (logic 0.131ns (16.765%)  route 0.650ns (83.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.496ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        0.650     0.285    DISPLAY/P2S_SEG/rst_all
    SLICE_X5Y85          LUT4 (Prop_lut4_I3_O)        0.031     0.316 r  DISPLAY/P2S_SEG/s_clk_i_1/O
                         net (fo=1, routed)           0.000     0.316    DISPLAY/P2S_SEG/s_clk_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.962    -0.496    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y85          FDRE                                         r  DISPLAY/P2S_SEG/s_clk_reg/C
                         clock pessimism              0.339    -0.158    
                         clock uncertainty            0.215     0.057    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.070     0.127    DISPLAY/P2S_SEG/s_clk_reg
  -------------------------------------------------------------------
                         required time                         -0.127    
                         arrival time                           0.316    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.100ns (12.901%)  route 0.675ns (87.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.491ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  rst_all_reg/Q
                         net (fo=1326, routed)        0.675     0.310    DISPLAY/rst_all
    SLICE_X3Y91          FDRE                                         r  DISPLAY/clk_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.967    -0.491    DISPLAY/CLK_OUT3
    SLICE_X3Y91          FDRE                                         r  DISPLAY/clk_count_reg[0]/C
                         clock pessimism              0.339    -0.153    
                         clock uncertainty            0.215     0.062    
    SLICE_X3Y91          FDRE (Hold_fdre_C_R)        -0.014     0.048    DISPLAY/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.048    
                         arrival time                           0.310    
  -------------------------------------------------------------------
                         slack                                  0.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       45.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.792ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][10]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.223ns (3.807%)  route 5.634ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 50.745 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.634     3.961    core/register/rst_all
    SLICE_X26Y44         FDCE                                         f  core/register/register_reg[16][10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.671    50.745    core/register/debug_clk
    SLICE_X26Y44         FDCE                                         r  core/register/register_reg[16][10]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.056    
                         clock uncertainty           -0.095    49.961    
    SLICE_X26Y44         FDCE (Recov_fdce_C_CLR)     -0.208    49.753    core/register/register_reg[16][10]
  -------------------------------------------------------------------
                         required time                         49.753    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                 45.792    

Slack (MET) :             45.792ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.857ns  (logic 0.223ns (3.807%)  route 5.634ns (96.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.745ns = ( 50.745 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.634     3.961    core/register/rst_all
    SLICE_X26Y44         FDCE                                         f  core/register/register_reg[16][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.671    50.745    core/register/debug_clk
    SLICE_X26Y44         FDCE                                         r  core/register/register_reg[16][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.056    
                         clock uncertainty           -0.095    49.961    
    SLICE_X26Y44         FDCE (Recov_fdce_C_CLR)     -0.208    49.753    core/register/register_reg[16][8]
  -------------------------------------------------------------------
                         required time                         49.753    
                         arrival time                          -3.961    
  -------------------------------------------------------------------
                         slack                                 45.792    

Slack (MET) :             45.829ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.223ns (3.834%)  route 5.593ns (96.166%))
  Logic Levels:           0  
  Clock Path Skew:        1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.593     3.920    core/register/rst_all
    SLICE_X28Y38         FDCE                                         f  core/register/register_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.666    50.740    core/register/debug_clk
    SLICE_X28Y38         FDCE                                         r  core/register/register_reg[11][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.051    
                         clock uncertainty           -0.095    49.956    
    SLICE_X28Y38         FDCE (Recov_fdce_C_CLR)     -0.208    49.748    core/register/register_reg[11][1]
  -------------------------------------------------------------------
                         required time                         49.748    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                 45.829    

Slack (MET) :             45.831ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[14][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 0.223ns (3.836%)  route 5.591ns (96.164%))
  Logic Levels:           0  
  Clock Path Skew:        1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.740ns = ( 50.740 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.591     3.918    core/register/rst_all
    SLICE_X29Y38         FDCE                                         f  core/register/register_reg[14][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.666    50.740    core/register/debug_clk
    SLICE_X29Y38         FDCE                                         r  core/register/register_reg[14][2]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.051    
                         clock uncertainty           -0.095    49.956    
    SLICE_X29Y38         FDCE (Recov_fdce_C_CLR)     -0.208    49.748    core/register/register_reg[14][2]
  -------------------------------------------------------------------
                         required time                         49.748    
                         arrival time                          -3.918    
  -------------------------------------------------------------------
                         slack                                 45.831    

Slack (MET) :             45.839ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][2]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.223ns (3.838%)  route 5.587ns (96.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.587     3.914    core/register/rst_all
    SLICE_X28Y46         FDCE                                         f  core/register/register_reg[11][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.670    50.744    core/register/debug_clk
    SLICE_X28Y46         FDCE                                         r  core/register/register_reg[11][2]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.055    
                         clock uncertainty           -0.095    49.960    
    SLICE_X28Y46         FDCE (Recov_fdce_C_CLR)     -0.208    49.752    core/register/register_reg[11][2]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 45.839    

Slack (MET) :             45.839ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][3]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.223ns (3.838%)  route 5.587ns (96.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.587     3.914    core/register/rst_all
    SLICE_X28Y46         FDCE                                         f  core/register/register_reg[11][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.670    50.744    core/register/debug_clk
    SLICE_X28Y46         FDCE                                         r  core/register/register_reg[11][3]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.055    
                         clock uncertainty           -0.095    49.960    
    SLICE_X28Y46         FDCE (Recov_fdce_C_CLR)     -0.208    49.752    core/register/register_reg[11][3]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 45.839    

Slack (MET) :             45.839ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[11][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.810ns  (logic 0.223ns (3.838%)  route 5.587ns (96.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.587     3.914    core/register/rst_all
    SLICE_X28Y46         FDCE                                         f  core/register/register_reg[11][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.670    50.744    core/register/debug_clk
    SLICE_X28Y46         FDCE                                         r  core/register/register_reg[11][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.055    
                         clock uncertainty           -0.095    49.960    
    SLICE_X28Y46         FDCE (Recov_fdce_C_CLR)     -0.208    49.752    core/register/register_reg[11][9]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -3.914    
  -------------------------------------------------------------------
                         slack                                 45.839    

Slack (MET) :             45.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][0]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.223ns (3.840%)  route 5.585ns (96.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.585     3.912    core/register/rst_all
    SLICE_X29Y46         FDCE                                         f  core/register/register_reg[26][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.670    50.744    core/register/debug_clk
    SLICE_X29Y46         FDCE                                         r  core/register/register_reg[26][0]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.055    
                         clock uncertainty           -0.095    49.960    
    SLICE_X29Y46         FDCE (Recov_fdce_C_CLR)     -0.208    49.752    core/register/register_reg[26][0]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 45.841    

Slack (MET) :             45.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.223ns (3.840%)  route 5.585ns (96.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.585     3.912    core/register/rst_all
    SLICE_X29Y46         FDCE                                         f  core/register/register_reg[26][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.670    50.744    core/register/debug_clk
    SLICE_X29Y46         FDCE                                         r  core/register/register_reg[26][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.055    
                         clock uncertainty           -0.095    49.960    
    SLICE_X29Y46         FDCE (Recov_fdce_C_CLR)     -0.208    49.752    core/register/register_reg[26][1]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 45.841    

Slack (MET) :             45.841ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][8]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        5.808ns  (logic 0.223ns (3.840%)  route 5.585ns (96.160%))
  Logic Levels:           0  
  Clock Path Skew:        1.951ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.744ns = ( 50.744 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.896ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.698    -1.896    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.223    -1.673 f  rst_all_reg/Q
                         net (fo=1326, routed)        5.585     3.912    core/register/rst_all
    SLICE_X29Y46         FDCE                                         f  core/register/register_reg[26][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        1.670    50.744    core/register/debug_clk
    SLICE_X29Y46         FDCE                                         r  core/register/register_reg[26][8]/C  (IS_INVERTED)
                         clock pessimism             -0.689    50.055    
                         clock uncertainty           -0.095    49.960    
    SLICE_X29Y46         FDCE (Recov_fdce_C_CLR)     -0.208    49.752    core/register/register_reg[26][8]
  -------------------------------------------------------------------
                         required time                         49.752    
                         arrival time                          -3.912    
  -------------------------------------------------------------------
                         slack                                 45.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[12]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.646%)  route 1.405ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.405     1.039    core/REG_PC/rst_all
    SLICE_X22Y55         FDCE                                         f  core/REG_PC/Q_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.933     0.793    core/REG_PC/debug_clk
    SLICE_X22Y55         FDCE                                         r  core/REG_PC/Q_reg[12]/C
                         clock pessimism              0.266     1.059    
    SLICE_X22Y55         FDCE (Remov_fdce_C_CLR)     -0.050     1.009    core/REG_PC/Q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/REG_PC/Q_reg[13]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.646%)  route 1.405ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.405     1.039    core/REG_PC/rst_all
    SLICE_X22Y55         FDCE                                         f  core/REG_PC/Q_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.933     0.793    core/REG_PC/debug_clk
    SLICE_X22Y55         FDCE                                         r  core/REG_PC/Q_reg[13]/C
                         clock pessimism              0.266     1.059    
    SLICE_X22Y55         FDCE (Remov_fdce_C_CLR)     -0.050     1.009    core/REG_PC/Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.009    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[18]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.646%)  route 1.405ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.405     1.039    core/reg_IF_ID/rst_all
    SLICE_X23Y55         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.933     0.793    core/reg_IF_ID/debug_clk
    SLICE_X23Y55         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
                         clock pessimism              0.266     1.059    
    SLICE_X23Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.990    core/reg_IF_ID/PCurrent_ID_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[21]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.646%)  route 1.405ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.405     1.039    core/reg_IF_ID/rst_all
    SLICE_X23Y55         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.933     0.793    core/reg_IF_ID/debug_clk
    SLICE_X23Y55         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[21]/C
                         clock pessimism              0.266     1.059    
    SLICE_X23Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.990    core/reg_IF_ID/PCurrent_ID_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.646%)  route 1.405ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.405     1.039    core/reg_IF_ID/rst_all
    SLICE_X23Y55         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.933     0.793    core/reg_IF_ID/debug_clk
    SLICE_X23Y55         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[26]/C
                         clock pessimism              0.266     1.059    
    SLICE_X23Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.990    core/reg_IF_ID/PCurrent_ID_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_IF_ID/PCurrent_ID_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.505ns  (logic 0.100ns (6.646%)  route 1.405ns (93.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.793ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.405     1.039    core/reg_IF_ID/rst_all
    SLICE_X23Y55         FDCE                                         f  core/reg_IF_ID/PCurrent_ID_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.933     0.793    core/reg_IF_ID/debug_clk
    SLICE_X23Y55         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[27]/C
                         clock pessimism              0.266     1.059    
    SLICE_X23Y55         FDCE (Remov_fdce_C_CLR)     -0.069     0.990    core/reg_IF_ID/PCurrent_ID_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[0]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.100ns (5.857%)  route 1.607ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.607     1.242    core/reg_ID_EX/rst_all
    SLICE_X30Y59         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.928     0.788    core/reg_ID_EX/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[0]/C
                         clock pessimism              0.266     1.054    
    SLICE_X30Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.985    core/reg_ID_EX/rs2_EX_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[1]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.100ns (5.857%)  route 1.607ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.607     1.242    core/reg_ID_EX/rst_all
    SLICE_X30Y59         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.928     0.788    core/reg_ID_EX/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[1]/C
                         clock pessimism              0.266     1.054    
    SLICE_X30Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.985    core/reg_ID_EX/rs2_EX_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[2]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.100ns (5.857%)  route 1.607ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.607     1.242    core/reg_ID_EX/rst_all
    SLICE_X30Y59         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.928     0.788    core/reg_ID_EX/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[2]/C
                         clock pessimism              0.266     1.054    
    SLICE_X30Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.985    core/reg_ID_EX/rs2_EX_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/rs2_EX_reg[3]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.707ns  (logic 0.100ns (5.857%)  route 1.607ns (94.143%))
  Logic Levels:           0  
  Clock Path Skew:        1.519ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.788ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.727    -0.466    clk_cpu
    SLICE_X4Y56          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.100    -0.366 f  rst_all_reg/Q
                         net (fo=1326, routed)        1.607     1.242    core/reg_ID_EX/rst_all
    SLICE_X30Y59         FDCE                                         f  core/reg_ID_EX/rs2_EX_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2576, routed)        0.928     0.788    core/reg_ID_EX/debug_clk
    SLICE_X30Y59         FDCE                                         r  core/reg_ID_EX/rs2_EX_reg[3]/C
                         clock pessimism              0.266     1.054    
    SLICE_X30Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.985    core/reg_ID_EX/rs2_EX_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.985    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.257    





