#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri May 29 09:28:58 2020
# Process ID: 13412
# Current directory: C:/Users/djste/Documents/GitHub/axi2spi
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2420 C:\Users\djste\Documents\GitHub\axi2spi\axi2spi.xpr
# Log file: C:/Users/djste/Documents/GitHub/axi2spi/vivado.log
# Journal file: C:/Users/djste/Documents/GitHub/axi2spi\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 903.816 ; gain = 236.816
close [ open C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SYNCH_Wrapper.vhd w ]
add_files C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SYNCH_Wrapper.vhd
close [ open C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/axi2spi_afifo.vhd w ]
add_files C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/axi2spi_afifo.vhd
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AXI_2_SPI_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AXI_2_SPI_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/REG_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REG_Wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_IF.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_IF'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_BRG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BRG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/ipisr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IPISR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spisr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPISR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/srr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SRR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/rx_fifo_ocy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RX_FIFO_OCY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/ipier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IPIER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/tx_fifo_ocy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TX_FIFO_OCY'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spicr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPICR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spidtr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPIDTR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/dgier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DGIER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spidrr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPIDRR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/spissr.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPISSR'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Master.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Master'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_CU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_CU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_SHIFT_REG.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SPI_Slave.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_Slave'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_2_SPI_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/SYNCH_Wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SYNCH_WRAPPER'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/axi2spi_afifo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI2SPI_AFIFO'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sim_1/new/AXI_IF_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_IF_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_GEN_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_GEN_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_CS_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_CS_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_WR_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AXI_WR_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sim_1/new/SPI_BRG_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_BRG_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sim_1/new/SPI_CU_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SPI_CU_tb'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim'
"xelab -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_2_SPI_tb_behav xil_defaultlib.AXI_2_SPI_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d220ceb62744474398b86c17d8afd055 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AXI_2_SPI_tb_behav xil_defaultlib.AXI_2_SPI_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3354] formal port 'drr_not_empty' of mode in cannot be associated with actual port 'drr_not_empty' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:201]
ERROR: [VRFC 10-3354] formal port 'tx_fifo_half' of mode in cannot be associated with actual port 'tx_fifo_half' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:203]
ERROR: [VRFC 10-3354] formal port 'drr_overrun' of mode in cannot be associated with actual port 'drr_overrun' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:204]
ERROR: [VRFC 10-3354] formal port 'drr_full' of mode in cannot be associated with actual port 'drr_full' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:205]
ERROR: [VRFC 10-3354] formal port 'dtr_underrun' of mode in cannot be associated with actual port 'dtr_underrun' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:206]
ERROR: [VRFC 10-3354] formal port 'dtr_empty' of mode in cannot be associated with actual port 'dtr_empty' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:207]
ERROR: [VRFC 10-3354] formal port 'slave_mode_fault_error' of mode in cannot be associated with actual port 'slave_mode_fault_error' of mode out [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:208]
ERROR: [VRFC 10-718] formal port <Drr_not_empty_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:210]
ERROR: [VRFC 10-718] formal port <Ss_mode_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:211]
ERROR: [VRFC 10-718] formal port <Tx_fifo_half_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:212]
ERROR: [VRFC 10-718] formal port <Drr_overrun_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:213]
ERROR: [VRFC 10-718] formal port <Drr_full_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:214]
ERROR: [VRFC 10-718] formal port <Dtr_underrun_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:215]
ERROR: [VRFC 10-718] formal port <Dtr_empty_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:216]
ERROR: [VRFC 10-718] formal port <Slave_mode_fault_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:217]
ERROR: [VRFC 10-718] formal port <Mode_fault_int_en> does not exist in entity <REG_Wrapper>.  Please compare the definition of block <REG_Wrapper> to its component declaration and its instantion to detect the mismatch. [C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.srcs/sources_1/new/AXI_2_SPI.vhd:218]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit axi_2_spi_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/djste/Documents/GitHub/axi2spi/axi2spi.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1038.684 ; gain = 17.844
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 29 12:38:18 2020...
