Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/incolore/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto f723e340fc4245dc91c84d0ee7d207c4 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot openmips_min_sopc_tb_behav xil_defaultlib.openmips_min_sopc_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/openmips_min_sopc.sv" Line 3. Module openmips_min_sopc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/openmips.sv" Line 3. Module openmips doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/pc_reg.sv" Line 3. Module pc_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/if_id.sv" Line 3. Module if_id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/id.sv" Line 3. Module id doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/regfile.sv" Line 3. Module regfile doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/id_ex.sv" Line 3. Module id_ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/ex.sv" Line 3. Module ex doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/ex_mem.sv" Line 3. Module ex_mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/mem.sv" Line 3. Module mem doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/mem_wb.sv" Line 3. Module mem_wb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/hilo_reg.sv" Line 3. Module hilo_reg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/ctrl.sv" Line 3. Module ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/src/cpu/div.sv" Line 3. Module div doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/incolore/corewave/testbench/cpu/inst_rom.sv" Line 3. Module inst_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.openmips
Compiling module xil_defaultlib.openmips_min_sopc
Compiling module xil_defaultlib.inst_rom
Compiling module xil_defaultlib.openmips_min_sopc_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot openmips_min_sopc_tb_behav
