#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Mar 14 14:23:21 2018
# Process ID: 14408
# Current directory: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1052 C:\Users\NWang\OneDrive\Others\Documents\GitHub\rat-cpu\final_project\timer\game_clock\game_clock.xpr
# Log file: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/vivado.log
# Journal file: C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 722.527 ; gain = 92.086
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'game_clock' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav'
"xvhdl -m64 --relax -prj game_clock_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/clk_div_fs.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_div_fs
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.srcs/sources_1/new/game_clock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity game_clock
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 85776238b6a7466c9c6b855885c1313a --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot game_clock_behav xil_defaultlib.game_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture my_clk_div of entity xil_defaultlib.clk_div_fs [clk_div_fs_default]
Compiling architecture behavioral of entity xil_defaultlib.game_clock
Built simulation snapshot game_clock_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav/xsim.dir/game_clock_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Mar 14 23:01:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/NWang/OneDrive/Others/Documents/GitHub/rat-cpu/final_project/timer/game_clock/game_clock.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "game_clock_behav -key {Behavioral:sim_1:Functional:game_clock} -tclbatch {game_clock.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source game_clock.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'game_clock_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 804.801 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/game_clock/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/game_clock/rst} -radix hex {0 0ns}
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/game_clock/count_out} -radix hex {0x30 0ns}
run 1 us
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 14 23:06:17 2018...
