<html>
 <head>  <link rel="stylesheet" href="../def-style.css"></head> 
 <body> 
  <h2>USUBL, USUBL2</h2> 
  <p>Unsigned Subtract Long. This instruction subtracts each vector element in the lower or upper half of the second source SIMD&amp;FP register from the corresponding vector element of the first source SIMD&amp;FP register, places the result into a vector, and writes the vector to the destination SIMD&amp;FP register. All the values in this instruction are unsigned integer values. The destination vector elements are twice as long as the source vector elements.</p> 
  <p>The <span>USUBL</span> instruction extracts each source vector from the lower half of each source register. The <span>USUBL2</span> instruction extracts each source vector from the upper half of each source register.</p> 
  <p>Depending on the settings in the <em>CPACR_EL1</em>, <em>CPTR_EL2</em>, and <em>CPTR_EL3</em> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.</p> 
  <p></p> 
  <div> 
   <table> 
    <thead> 
     <tr> 
      <td>31</td> 
      <td>30</td> 
      <td>29</td> 
      <td>28</td> 
      <td>27</td> 
      <td>26</td> 
      <td>25</td> 
      <td>24</td> 
      <td>23</td> 
      <td>22</td> 
      <td>21</td> 
      <td>20</td> 
      <td>19</td> 
      <td>18</td> 
      <td>17</td> 
      <td>16</td> 
      <td>15</td> 
      <td>14</td> 
      <td>13</td> 
      <td>12</td> 
      <td>11</td> 
      <td>10</td> 
      <td>9</td> 
      <td>8</td> 
      <td>7</td> 
      <td>6</td> 
      <td>5</td> 
      <td>4</td> 
      <td>3</td> 
      <td>2</td> 
      <td>1</td> 
      <td>0</td> 
     </tr> 
    </thead> 
    <tbody> 
     <tr> 
      <td>0</td> 
      <td>Q</td> 
      <td>1</td> 
      <td>0</td> 
      <td>1</td> 
      <td>1</td> 
      <td>1</td> 
      <td>0</td> 
      <td colspan="2">size</td> 
      <td>1</td> 
      <td colspan="5">Rm</td> 
      <td>0</td> 
      <td>0</td> 
      <td>1</td> 
      <td>0</td> 
      <td>0</td> 
      <td>0</td> 
      <td colspan="5">Rn</td> 
      <td colspan="5">Rd</td> 
     </tr> 
     <tr> 
      <td></td> 
      <td></td> 
      <td>U</td> 
      <td colspan="5"></td> 
      <td colspan="2"></td> 
      <td></td> 
      <td colspan="5"></td> 
      <td colspan="2"></td> 
      <td>o1</td> 
      <td></td> 
      <td colspan="2"></td> 
      <td colspan="5"></td> 
      <td colspan="5"></td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div> 
   <h4></h4> 
   <a id="USUBL_asimddiff_L"></a> 
   <p>USUBL<a title="Second and upper half specifier (field &quot;Q&quot;)" class="document-topic">{2}</a> <a title="SIMD&amp;FP destination register (field &quot;Rd&quot;)" class="document-topic">&lt;Vd&gt;</a>.<a title="Arrangement specifier (field &quot;size&quot;) [2D,4S,8H]" class="document-topic">&lt;Ta&gt;</a>, <a title="First SIMD&amp;FP source register (field &quot;Rn&quot;)" class="document-topic">&lt;Vn&gt;</a>.<a title="Arrangement specifier (field &quot;size:Q&quot;) [2S,4H,4S,8B,8H,16B]" class="document-topic">&lt;Tb&gt;</a>, <a title="Second SIMD&amp;FP source register (field &quot;Rm&quot;)" class="document-topic">&lt;Vm&gt;</a>.<a title="Arrangement specifier (field &quot;size:Q&quot;) [2S,4H,4S,8B,8H,16B]" class="document-topic">&lt;Tb&gt;</a></p> 
  </div> 
  <pre>integer d = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rd);
integer n = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rn);
integer m = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Rm);

if size == '11' then UNDEFINED;
integer esize = 8 &lt;&lt; <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(size);
integer datasize = 64;
integer part = <a title="function: integer UInt(bits(N) x)" class="document-topic">UInt</a>(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o1 == '1');
boolean unsigned = (U == '1');</pre> 
  <div></div> 
  <h3>Assembler Symbols</h3> 
  <div> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>2</td> 
      <td><a id="sa_2"></a> <p>Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in <q>Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>Q</th> 
          <th>2</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>0</td> 
          <td>[absent]</td> 
         </tr> 
         <tr> 
          <td>1</td> 
          <td>[present]</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vd&gt;</td> 
      <td><a id="sa_vd"></a> <p>Is the name of the SIMD&amp;FP destination register, encoded in the "Rd" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Ta&gt;</td> 
      <td><a id="sa_ta"></a> <p>Is an arrangement specifier, encoded in <q>size</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>size</th> 
          <th>&lt;Ta&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>01</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>10</td> 
          <td>2D</td> 
         </tr> 
         <tr> 
          <td>11</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vn&gt;</td> 
      <td><a id="sa_vn"></a> <p>Is the name of the first SIMD&amp;FP source register, encoded in the "Rn" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Tb&gt;</td> 
      <td><a id="sa_tb"></a> <p>Is an arrangement specifier, encoded in <q>size:Q</q>: </p> 
       <table> 
        <thead> 
         <tr> 
          <th>size</th> 
          <th>Q</th> 
          <th>&lt;Tb&gt;</th> 
         </tr> 
        </thead> 
        <tbody> 
         <tr> 
          <td>00</td> 
          <td>0</td> 
          <td>8B</td> 
         </tr> 
         <tr> 
          <td>00</td> 
          <td>1</td> 
          <td>16B</td> 
         </tr> 
         <tr> 
          <td>01</td> 
          <td>0</td> 
          <td>4H</td> 
         </tr> 
         <tr> 
          <td>01</td> 
          <td>1</td> 
          <td>8H</td> 
         </tr> 
         <tr> 
          <td>10</td> 
          <td>0</td> 
          <td>2S</td> 
         </tr> 
         <tr> 
          <td>10</td> 
          <td>1</td> 
          <td>4S</td> 
         </tr> 
         <tr> 
          <td>11</td> 
          <td>x</td> 
          <td>RESERVED</td> 
         </tr> 
        </tbody> 
       </table> </td> 
     </tr> 
    </tbody> 
   </table> 
   <table> 
    <colgroup> 
     <col></col> 
     <col></col> 
    </colgroup> 
    <tbody> 
     <tr> 
      <td>&lt;Vm&gt;</td> 
      <td><a id="sa_vm"></a> <p>Is the name of the second SIMD&amp;FP source register, encoded in the "Rm" field.</p> </td> 
     </tr> 
    </tbody> 
   </table> 
  </div> 
  <div></div> 
  <div> 
   <a id="execute"></a> 
   <h3>Operation</h3> 
   <pre><a title="function: CheckFPAdvSIMDEnabled64()" class="document-topic">CheckFPAdvSIMDEnabled64</a>();
bits(datasize)   operand1 = <a title="accessor: bits(width) Vpart[integer n, integer part, integer width]" class="document-topic">Vpart</a>[n, part, datasize];
bits(datasize)   operand2 = <a title="accessor: bits(width) Vpart[integer n, integer part, integer width]" class="document-topic">Vpart</a>[m, part, datasize];
bits(2*datasize) result;
integer element1;
integer element2;
integer sum;

for e = 0 to elements-1
    element1 = <a title="function: integer Int(bits(N) x, boolean unsigned)" class="document-topic">Int</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand1, e, esize], unsigned);
    element2 = <a title="function: integer Int(bits(N) x, boolean unsigned)" class="document-topic">Int</a>(<a title="accessor: bits(size) Elem[bits(N) vector, integer e, integer size]" class="document-topic">Elem</a>[operand2, e, esize], unsigned);
    if sub_op then
        sum = element1 - element2;
    else
        sum = element1 + element2;
    <a title="accessor: Elem[bits(N) &amp;vector, integer e, integer size] = bits(size) value" class="document-topic">Elem</a>[result, e, 2*esize] = sum&lt;2*esize-1:0&gt;;

<a title="accessor: V[integer n, integer width] = bits(width) value" class="document-topic">V</a>[d, 2*datasize] = result;</pre> 
  </div> 
  <h3>Operational information</h3> 
  <p>If PSTATE.DIT is 1:</p> 
  <ul> 
   <li>The execution time of this instruction is independent of: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
   <li>The response of this instruction to asynchronous exceptions does not vary based on: 
    <ul> 
     <li>The values of the data supplied in any of its registers.</li> 
     <li>The values of the NZCV flags.</li> 
    </ul></li> 
  </ul>  
 </body>
</html>