// Seed: 1197010612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_3 = id_4 == id_1;
  supply1 id_10 = 1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input  supply1 id_0,
    output logic   id_1
);
  always @* begin
    $display(1);
    if (1) id_1 <= id_0 == id_0;
  end
  wire id_3;
  wire id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4, id_4, id_4, id_3, id_5, id_4
  );
endmodule
