#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
<<<<<<< HEAD
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001aa92bb4e50 .scope module, "bench" "bench" 2 23;
 .timescale -9 -12;
v000001aa92c4d8a0_0 .var "clk", 0 0;
v000001aa92c4d620_0 .var "param_wen", 0 0;
v000001aa92c504d0_0 .var "rstn", 0 0;
v000001aa92c4fb70_0 .var "spi_m_ready", 0 0;
v000001aa92c4e810_0 .net "spi_m_rx_data", 7 0, v000001aa92c4d030_0;  1 drivers
v000001aa92c4f530_0 .var "spi_m_tx_data", 7 0;
v000001aa92c50110_0 .net "spi_m_valid", 0 0, v000001aa92c4dbc0_0;  1 drivers
v000001aa92c4e8b0_0 .net "spi_miso", 0 0, v000001aa92c4e020_0;  1 drivers
v000001aa92c4fa30_0 .net "spi_mosi", 0 0, v000001aa92b82ec0_0;  1 drivers
v000001aa92c4fc10_0 .var "spi_period", 31 0;
v000001aa92c4ec70_0 .var "spi_s_ready", 0 0;
v000001aa92c50430_0 .net "spi_s_rx_data", 7 0, v000001aa92c4d440_0;  1 drivers
v000001aa92c4fad0_0 .var "spi_s_tx_data", 7 0;
v000001aa92c4e9f0_0 .net "spi_s_valid", 0 0, v000001aa92c4d4e0_0;  1 drivers
v000001aa92c4ea90_0 .net "spi_sclk", 0 0, v000001aa92c4d0d0_0;  1 drivers
v000001aa92c4ee50_0 .net "spi_ss_n", 0 0, v000001aa92c4d170_0;  1 drivers
S_000001aa92bdb740 .scope module, "spi_master_inst" "spi_master" 2 41, 3 1 0, S_000001aa92bb4e50;
=======
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5634fbbbec40 .scope module, "bench" "bench" 2 23;
 .timescale -9 -12;
L_0x5634fbbe9230 .functor BUFZ 1, L_0x5634fbc1f0b0, C4<0>, C4<0>, C4<0>;
L_0x7f698ae5c138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0c6f0_0 .net *"_ivl_5", 7 0, L_0x7f698ae5c138;  1 drivers
v0x5634fbc0c7f0_0 .var "clk", 0 0;
v0x5634fbc0c8b0_0 .var "rstn", 0 0;
v0x5634fbc0c950_0 .net "spi_miso", 0 0, L_0x5634fbbe9230;  1 drivers
v0x5634fbc0ca20_0 .net "spi_mosi", 0 0, L_0x5634fbc1f0b0;  1 drivers
v0x5634fbc0cac0_0 .var "spi_ready", 0 0;
v0x5634fbc0cb90_0 .net "spi_rx_data", 7 0, L_0x5634fbc1f2d0;  1 drivers
v0x5634fbc0cc30_0 .net "spi_sclk", 0 0, v0x5634fbc0c070_0;  1 drivers
v0x5634fbc0cd00_0 .net "spi_ss_n", 0 0, v0x5634fbc0c130_0;  1 drivers
v0x5634fbc0cdd0_0 .var "spi_tx_data", 7 0;
v0x5634fbc0ce70_0 .net "spi_valid", 0 0, v0x5634fbc0c2d0_0;  1 drivers
L_0x5634fbc1f2d0 .part L_0x5634fbc1ea20, 0, 8;
L_0x5634fbc1f3c0 .concat [ 8 8 0 0], v0x5634fbc0cdd0_0, L_0x7f698ae5c138;
S_0x5634fbbd4ab0 .scope module, "spi_master_inst" "spi_master" 2 46, 3 1 0, S_0x5634fbbbec40;
>>>>>>> 7426433 (001)
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /OUTPUT 1 "spi_sclk";
    .port_info 3 /OUTPUT 1 "spi_ss_n";
    .port_info 4 /OUTPUT 1 "spi_mosi";
    .port_info 5 /INPUT 1 "spi_miso";
<<<<<<< HEAD
    .port_info 6 /INPUT 1 "param_wen";
    .port_info 7 /INPUT 32 "spi_period";
    .port_info 8 /OUTPUT 1 "spi_valid";
    .port_info 9 /INPUT 1 "spi_ready";
    .port_info 10 /OUTPUT 8 "spi_rx_data";
    .port_info 11 /INPUT 8 "spi_tx_data";
P_000001aa92ba6270 .param/l "STATE_EDGE_1" 1 3 62, C4<00000010>;
P_000001aa92ba62a8 .param/l "STATE_EDGE_2" 1 3 63, C4<00000011>;
P_000001aa92ba62e0 .param/l "STATE_IDEL" 1 3 61, C4<00000001>;
P_000001aa92ba6318 .param/l "STATE_RESET" 1 3 60, C4<00000000>;
P_000001aa92ba6350 .param/l "STATE_SS_N_DELAY" 1 3 64, C4<00000100>;
v000001aa92bb2220_0 .net "clk", 0 0, v000001aa92c4d8a0_0;  1 drivers
v000001aa92bb4ae0_0 .net "param_wen", 0 0, v000001aa92c4d620_0;  1 drivers
v000001aa92beeee0_0 .net "rstn", 0 0, v000001aa92c504d0_0;  1 drivers
v000001aa92bbc110_0 .var "rt_cnt", 31 0;
v000001aa92bdb8d0_0 .var "rt_cnt_dv", 0 0;
v000001aa92bdb970_0 .var "rt_cnt_int", 0 0;
v000001aa92b82ce0_0 .var "rx_cnt", 7 0;
v000001aa92b82d80_0 .var "rx_data_buffer", 7 0;
v000001aa92b82e20_0 .net "spi_miso", 0 0, v000001aa92c4e020_0;  alias, 1 drivers
v000001aa92b82ec0_0 .var "spi_mosi", 0 0;
v000001aa92b82f60_0 .net "spi_period", 31 0, v000001aa92c4fc10_0;  1 drivers
v000001aa92b83000_0 .var "spi_period_buf", 31 0;
v000001aa92b830a0_0 .net "spi_ready", 0 0, v000001aa92c4fb70_0;  1 drivers
v000001aa92c4d030_0 .var "spi_rx_data", 7 0;
v000001aa92c4d0d0_0 .var "spi_sclk", 0 0;
v000001aa92c4d170_0 .var "spi_ss_n", 0 0;
v000001aa92c4dee0_0 .net "spi_tx_data", 7 0, v000001aa92c4f530_0;  1 drivers
v000001aa92c4dbc0_0 .var "spi_valid", 0 0;
v000001aa92c4d760_0 .var "state", 7 0;
v000001aa92c4dd00_0 .var "tx_cnt", 7 0;
v000001aa92c4d9e0_0 .var "tx_data_buffer", 7 0;
E_000001aa92bb3ca0 .event posedge, v000001aa92bb2220_0;
S_000001aa92c4e330 .scope module, "spi_slave_inst" "spi_slave" 2 63, 4 1 0, S_000001aa92bb4e50;
=======
    .port_info 6 /OUTPUT 1 "spi_valid";
    .port_info 7 /INPUT 1 "spi_ready";
    .port_info 8 /OUTPUT 16 "spi_rx_data";
    .port_info 9 /INPUT 16 "spi_tx_data";
P_0x5634fbbd4c40 .param/l "CPHA" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x5634fbbd4c80 .param/l "CPOL" 0 3 5, +C4<00000000000000000000000000000000>;
P_0x5634fbbd4cc0 .param/l "FSB" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x5634fbbd4d00 .param/l "SPICLK_FREQ" 0 3 3, +C4<00000010111110101111000010000000>;
P_0x5634fbbd4d40 .param/l "STATE_IDEL" 1 3 31, C4<00000001>;
P_0x5634fbbd4d80 .param/l "STATE_RESET" 1 3 30, C4<00000000>;
P_0x5634fbbd4dc0 .param/l "STATE_TR" 1 3 32, C4<00000010>;
P_0x5634fbbd4e00 .param/l "SYSCLK_FREQ" 0 3 2, +C4<00111011100110101100101000000000>;
P_0x5634fbbd4e40 .param/l "WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
L_0x5634fbbe8900 .functor AND 1, v0x5634fbc0c2d0_0, v0x5634fbc0cac0_0, C4<1>, C4<1>;
v0x5634fbbd5090_0 .net *"_ivl_1", 0 0, L_0x5634fbbe8900;  1 drivers
v0x5634fbbe8a20_0 .net *"_ivl_10", 31 0, L_0x5634fbc1eca0;  1 drivers
L_0x7f698ae5c0a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5634fbbe9350_0 .net *"_ivl_13", 15 0, L_0x7f698ae5c0a8;  1 drivers
v0x5634fbbea490_0 .net *"_ivl_14", 31 0, L_0x5634fbc1ee20;  1 drivers
v0x5634fbbeb740_0 .net *"_ivl_17", 0 0, L_0x5634fbc1efc0;  1 drivers
L_0x7f698ae5c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5634fbbec470_0 .net/2u *"_ivl_18", 0 0, L_0x7f698ae5c0f0;  1 drivers
L_0x7f698ae5c018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5634fbbb0380_0 .net/2u *"_ivl_2", 15 0, L_0x7f698ae5c018;  1 drivers
v0x5634fbc0b680_0 .net *"_ivl_7", 0 0, L_0x5634fbc1eb80;  1 drivers
L_0x7f698ae5c060 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0b740_0 .net/2u *"_ivl_8", 31 0, L_0x7f698ae5c060;  1 drivers
v0x5634fbc0b820_0 .net "clk", 0 0, v0x5634fbc0c7f0_0;  1 drivers
v0x5634fbc0b8e0_0 .net "rstn", 0 0, v0x5634fbc0c8b0_0;  1 drivers
v0x5634fbc0b9a0_0 .var "rx_data_buffer", 15 0;
v0x5634fbc0ba80_0 .var "spi_clk_cnt", 15 0;
v0x5634fbc0bb60_0 .var "spi_data_cnt", 15 0;
v0x5634fbc0bc40_0 .net "spi_miso", 0 0, L_0x5634fbbe9230;  alias, 1 drivers
v0x5634fbc0bd00_0 .net "spi_mosi", 0 0, L_0x5634fbc1f0b0;  alias, 1 drivers
v0x5634fbc0bdc0_0 .net "spi_ready", 0 0, v0x5634fbc0cac0_0;  1 drivers
v0x5634fbc0bf90_0 .net "spi_rx_data", 15 0, L_0x5634fbc1ea20;  1 drivers
v0x5634fbc0c070_0 .var "spi_sclk", 0 0;
v0x5634fbc0c130_0 .var "spi_ss_n", 0 0;
v0x5634fbc0c1f0_0 .net "spi_tx_data", 15 0, L_0x5634fbc1f3c0;  1 drivers
v0x5634fbc0c2d0_0 .var "spi_valid", 0 0;
v0x5634fbc0c390_0 .var "state", 7 0;
v0x5634fbc0c470_0 .var "tx_data_buffer", 15 0;
E_0x5634fbbbae50 .event posedge, v0x5634fbc0b820_0;
L_0x5634fbc1ea20 .functor MUXZ 16, L_0x7f698ae5c018, v0x5634fbc0b9a0_0, L_0x5634fbbe8900, C4<>;
L_0x5634fbc1eb80 .reduce/nor v0x5634fbc0c130_0;
L_0x5634fbc1eca0 .concat [ 16 16 0 0], v0x5634fbc0bb60_0, L_0x7f698ae5c0a8;
L_0x5634fbc1ee20 .arith/sub 32, L_0x7f698ae5c060, L_0x5634fbc1eca0;
L_0x5634fbc1efc0 .part/v v0x5634fbc0c470_0, L_0x5634fbc1ee20, 1;
L_0x5634fbc1f0b0 .functor MUXZ 1, L_0x7f698ae5c0f0, L_0x5634fbc1efc0, L_0x5634fbc1eb80, C4<>;
S_0x5634fbbbedd0 .scope module, "spi_slave" "spi_slave" 4 1;
>>>>>>> 7426433 (001)
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "spi_sclk";
    .port_info 3 /INPUT 1 "spi_ss_n";
    .port_info 4 /INPUT 1 "spi_mosi";
    .port_info 5 /OUTPUT 1 "spi_miso";
    .port_info 6 /OUTPUT 1 "spi_valid";
    .port_info 7 /INPUT 1 "spi_ready";
    .port_info 8 /OUTPUT 8 "spi_rx_data";
    .port_info 9 /INPUT 8 "spi_tx_data";
<<<<<<< HEAD
P_000001aa92ba6390 .param/l "STATE_EDGE_1" 1 4 48, C4<00000010>;
P_000001aa92ba63c8 .param/l "STATE_EDGE_2" 1 4 49, C4<00000011>;
P_000001aa92ba6400 .param/l "STATE_IDEL" 1 4 47, C4<00000001>;
P_000001aa92ba6438 .param/l "STATE_RESET" 1 4 46, C4<00000000>;
P_000001aa92ba6470 .param/l "STATE_RETDATA" 1 4 50, C4<00000100>;
v000001aa92c4d3a0_0 .net "clk", 0 0, v000001aa92c4d8a0_0;  alias, 1 drivers
v000001aa92c4da80_0 .net "rstn", 0 0, v000001aa92c504d0_0;  alias, 1 drivers
v000001aa92c4d940_0 .var "rt_edge_int", 0 0;
v000001aa92c4db20_0 .var "rx_cnt", 7 0;
v000001aa92c4d260_0 .var "rx_data_buffer", 7 0;
v000001aa92c4df80_0 .var "sck_i0", 0 0;
v000001aa92c4d300_0 .var "sck_i1", 0 0;
v000001aa92c4e020_0 .var "spi_miso", 0 0;
v000001aa92c4dc60_0 .net "spi_mosi", 0 0, v000001aa92b82ec0_0;  alias, 1 drivers
v000001aa92c4e0c0_0 .net "spi_ready", 0 0, v000001aa92c4ec70_0;  1 drivers
v000001aa92c4d440_0 .var "spi_rx_data", 7 0;
v000001aa92c4dda0_0 .net "spi_sclk", 0 0, v000001aa92c4d0d0_0;  alias, 1 drivers
v000001aa92c4d6c0_0 .net "spi_ss_n", 0 0, v000001aa92c4d170_0;  alias, 1 drivers
v000001aa92c4d800_0 .net "spi_tx_data", 7 0, v000001aa92c4fad0_0;  1 drivers
v000001aa92c4d4e0_0 .var "spi_valid", 0 0;
v000001aa92c4de40_0 .var "state", 7 0;
v000001aa92c4e160_0 .var "tx_cnt", 7 0;
v000001aa92c4d580_0 .var "tx_data_buffer", 7 0;
S_000001aa92bdb5b0 .scope module, "spi_com" "spi_com" 5 1;
 .timescale -9 -12;
    .scope S_000001aa92bdb740;
T_0 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92beeee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92b83000_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001aa92bb4ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001aa92b82f60_0;
    %assign/vec4 v000001aa92b83000_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001aa92b83000_0;
    %assign/vec4 v000001aa92b83000_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001aa92bdb740;
T_1 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92beeee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001aa92bdb8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v000001aa92bbc110_0;
    %load/vec4 v000001aa92b83000_0;
    %cmp/u;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v000001aa92bbc110_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
    %jmp T_1.5;
=======
P_0x5634fbbbef60 .param/l "CPHA" 0 4 3, +C4<00000000000000000000000000000000>;
P_0x5634fbbbefa0 .param/l "CPOL" 0 4 2, +C4<00000000000000000000000000000000>;
P_0x5634fbbbefe0 .param/l "FSB" 0 4 4, +C4<00000000000000000000000000000001>;
P_0x5634fbbbf020 .param/l "WIDTH" 0 4 5, +C4<00000000000000000000000000001000>;
L_0x5634fbbea370 .functor XOR 1, v0x5634fbc0e140_0, v0x5634fbc0e200_0, C4<0>, C4<0>;
L_0x5634fbbeb620 .functor AND 1, L_0x5634fbc1f800, L_0x5634fbc1f550, C4<1>, C4<1>;
o0x7f698aea5a68 .functor BUFZ 1, C4<z>; HiZ drive
L_0x5634fbbec350 .functor AND 1, o0x7f698aea5a68, v0x5634fbc0e6a0_0, C4<1>, C4<1>;
v0x5634fbc0cf60_0 .net *"_ivl_0", 0 0, L_0x5634fbbea370;  1 drivers
L_0x7f698ae5c210 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d000_0 .net *"_ivl_11", 30 0, L_0x7f698ae5c210;  1 drivers
L_0x7f698ae5c258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d0a0_0 .net/2u *"_ivl_12", 31 0, L_0x7f698ae5c258;  1 drivers
v0x5634fbc0d170_0 .net *"_ivl_14", 0 0, L_0x5634fbc1f800;  1 drivers
v0x5634fbc0d230_0 .net *"_ivl_17", 0 0, L_0x5634fbbeb620;  1 drivers
L_0x7f698ae5c2a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d2f0_0 .net/2u *"_ivl_18", 0 0, L_0x7f698ae5c2a0;  1 drivers
L_0x7f698ae5c180 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d3d0_0 .net/2u *"_ivl_2", 0 0, L_0x7f698ae5c180;  1 drivers
L_0x7f698ae5c2e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d4b0_0 .net/2u *"_ivl_20", 0 0, L_0x7f698ae5c2e8;  1 drivers
v0x5634fbc0d590_0 .net *"_ivl_24", 0 0, L_0x5634fbbec350;  1 drivers
L_0x7f698ae5c330 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d670_0 .net/2u *"_ivl_26", 7 0, L_0x7f698ae5c330;  1 drivers
L_0x7f698ae5c1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5634fbc0d750_0 .net/2u *"_ivl_4", 0 0, L_0x7f698ae5c1c8;  1 drivers
v0x5634fbc0d830_0 .net *"_ivl_8", 31 0, L_0x5634fbc1f710;  1 drivers
o0x7f698aea5948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634fbc0d910_0 .net "clk", 0 0, o0x7f698aea5948;  0 drivers
o0x7f698aea5978 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634fbc0d9d0_0 .net "rst_n", 0 0, o0x7f698aea5978;  0 drivers
v0x5634fbc0da90_0 .var "rx_data_buffer", 7 0;
v0x5634fbc0db70_0 .var "spi_data_cnt", 7 0;
v0x5634fbc0dc50_0 .var "spi_miso", 0 0;
o0x7f698aea5a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634fbc0de20_0 .net "spi_mosi", 0 0, o0x7f698aea5a38;  0 drivers
v0x5634fbc0dee0_0 .net "spi_ready", 0 0, o0x7f698aea5a68;  0 drivers
v0x5634fbc0dfa0_0 .net "spi_rx_data", 7 0, L_0x5634fbc1fbb0;  1 drivers
o0x7f698aea5ac8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634fbc0e080_0 .net "spi_sclk", 0 0, o0x7f698aea5ac8;  0 drivers
v0x5634fbc0e140_0 .var "spi_sclk_0", 0 0;
v0x5634fbc0e200_0 .var "spi_sclk_1", 0 0;
v0x5634fbc0e2c0_0 .net "spi_sclk_edge_int", 0 0, L_0x5634fbc1f550;  1 drivers
v0x5634fbc0e380_0 .var "spi_sclk_sample_cnt", 0 0;
v0x5634fbc0e440_0 .net "spi_sclk_sample_int", 0 0, L_0x5634fbc1f9c0;  1 drivers
o0x7f698aea5be8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5634fbc0e500_0 .net "spi_ss_n", 0 0, o0x7f698aea5be8;  0 drivers
o0x7f698aea5c18 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5634fbc0e5c0_0 .net "spi_tx_data", 7 0, o0x7f698aea5c18;  0 drivers
v0x5634fbc0e6a0_0 .var "spi_valid", 0 0;
v0x5634fbc0e760_0 .var "tx_data_buffer", 7 0;
E_0x5634fbbba6a0 .event posedge, v0x5634fbc0d910_0;
L_0x5634fbc1f550 .functor MUXZ 1, L_0x7f698ae5c1c8, L_0x7f698ae5c180, L_0x5634fbbea370, C4<>;
L_0x5634fbc1f710 .concat [ 1 31 0 0], v0x5634fbc0e380_0, L_0x7f698ae5c210;
L_0x5634fbc1f800 .cmp/eq 32, L_0x5634fbc1f710, L_0x7f698ae5c258;
L_0x5634fbc1f9c0 .functor MUXZ 1, L_0x7f698ae5c2e8, L_0x7f698ae5c2a0, L_0x5634fbbeb620, C4<>;
L_0x5634fbc1fbb0 .functor MUXZ 8, L_0x7f698ae5c330, v0x5634fbc0da90_0, L_0x5634fbbec350, C4<>;
    .scope S_0x5634fbbd4ab0;
T_0 ;
    %wait E_0x5634fbbbae50;
    %load/vec4 v0x5634fbc0b8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5634fbc0c390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %load/vec4 v0x5634fbc0c2d0_0;
    %load/vec4 v0x5634fbc0bdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
T_0.8 ;
    %jmp T_0.6;
T_0.4 ;
    %load/vec4 v0x5634fbc0bb60_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5634fbc0ba80_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5634fbc0c070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x5634fbc0c390_0, 0;
T_0.10 ;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5634fbbd4ab0;
T_1 ;
    %wait E_0x5634fbbbae50;
    %load/vec4 v0x5634fbc0b8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0c470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0ba80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c2d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5634fbc0c390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0c470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0ba80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5634fbc0c130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c2d0_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0c470_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0ba80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5634fbc0c130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c2d0_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x5634fbc0b9a0_0;
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5634fbc0c2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0ba80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c070_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5634fbc0c130_0, 0;
    %load/vec4 v0x5634fbc0c2d0_0;
    %load/vec4 v0x5634fbc0bdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x5634fbc0c1f0_0;
    %assign/vec4 v0x5634fbc0c470_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0c470_0, 0;
T_1.8 ;
    %jmp T_1.6;
>>>>>>> 7426433 (001)
T_1.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb970_0, 0;
T_1.5 ;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001aa92bbc110_0, 0;
    %pushi/vec4 0, 0, 1;
<<<<<<< HEAD
    %assign/vec4 v000001aa92bdb970_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001aa92bdb740;
T_2 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92beeee0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001aa92c4d760_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92b830a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4dee0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %load/vec4 v000001aa92bdb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %inv;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001aa92b82e20_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %assign/vec4 v000001aa92c4dd00_0, 0;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4dd00_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %load/vec4 v000001aa92bdb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v000001aa92c4dd00_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_2.15, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
T_2.16 ;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %inv;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %load/vec4 v000001aa92c4d0d0_0;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %load/vec4 v000001aa92b82ce0_0;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92c4dd00_0;
    %assign/vec4 v000001aa92c4dd00_0, 0;
T_2.14 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %load/vec4 v000001aa92c4d9e0_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4dd00_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4dd00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92b82ce0_0, 0;
    %load/vec4 v000001aa92bdb970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
    %jmp T_2.18;
T_2.17 ;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v000001aa92c4d760_0, 0;
T_2.18 ;
    %load/vec4 v000001aa92c4d9e0_0;
    %assign/vec4 v000001aa92c4d9e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4dbc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d030_0, 0;
    %load/vec4 v000001aa92b82d80_0;
    %assign/vec4 v000001aa92b82d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92b82ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92bdb8d0_0, 0;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001aa92c4e330;
T_3 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92c4da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001aa92c4d6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001aa92c4dda0_0;
    %assign/vec4 v000001aa92c4df80_0, 0;
    %load/vec4 v000001aa92c4df80_0;
    %assign/vec4 v000001aa92c4d300_0, 0;
    %load/vec4 v000001aa92c4df80_0;
    %load/vec4 v000001aa92c4d300_0;
    %cmp/ne;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
T_3.5 ;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4df80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d940_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001aa92c4e330;
T_4 ;
    %wait E_000001aa92bb3ca0;
    %load/vec4 v000001aa92c4da80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001aa92c4de40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4d6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d800_0;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d440_0, 0;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d440_0, 0;
T_4.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %load/vec4 v000001aa92c4d580_0;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d440_0, 0;
    %load/vec4 v000001aa92c4d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001aa92c4dc60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %assign/vec4 v000001aa92c4e160_0, 0;
T_4.11 ;
    %load/vec4 v000001aa92c4d580_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4e160_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001aa92c4d4e0_0, 0;
    %load/vec4 v000001aa92c4d580_0;
    %assign/vec4 v000001aa92c4d580_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4d440_0, 0;
    %load/vec4 v000001aa92c4d940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %load/vec4 v000001aa92c4e160_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_4.14, 5;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001aa92c4db20_0, 0;
T_4.15 ;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001aa92c4e160_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v000001aa92c4de40_0, 0;
    %load/vec4 v000001aa92c4d260_0;
    %assign/vec4 v000001aa92c4d260_0, 0;
    %load/vec4 v000001aa92c4db20_0;
    %assign/vec4 v000001aa92c4db20_0, 0;
    %load/vec4 v000001aa92c4e160_0;
    %assign/vec4 v000001aa92c4e160_0, 0;
T_4.13 ;
    %load/vec4 v000001aa92c4d580_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000001aa92c4e160_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000001aa92c4e020_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001aa92bb4e50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4d8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c504d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4d620_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001aa92c4fc10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4ec70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4fad0_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_000001aa92bb4e50;
T_6 ;
    %delay 1000, 0;
    %load/vec4 v000001aa92c4d8a0_0;
    %inv;
    %store/vec4 v000001aa92c4d8a0_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001aa92bb4e50;
T_7 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c504d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4d620_0, 0, 1;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v000001aa92c4fc10_0, 0, 32;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4d620_0, 0, 1;
    %delay 51000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 90, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4ec70_0, 0, 1;
    %pushi/vec4 22, 0, 8;
    %store/vec4 v000001aa92c4fad0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001aa92c4fb70_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001aa92c4f530_0, 0, 8;
    %delay 5000000, 0;
    %vpi_call 2 112 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001aa92bb4e50;
T_8 ;
    %vpi_call 2 116 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001aa92bb4e50 {0 0 0};
    %end;
    .thread T_8;
=======
    %assign/vec4 v0x5634fbc0c2d0_0, 0;
    %load/vec4 v0x5634fbc0c470_0;
    %assign/vec4 v0x5634fbc0c470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0c130_0, 0;
    %load/vec4 v0x5634fbc0ba80_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %jmp/0xz  T_1.9, 5;
    %load/vec4 v0x5634fbc0ba80_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5634fbc0ba80_0, 0;
    %load/vec4 v0x5634fbc0c070_0;
    %assign/vec4 v0x5634fbc0c070_0, 0;
    %load/vec4 v0x5634fbc0bb60_0;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %load/vec4 v0x5634fbc0b9a0_0;
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5634fbc0ba80_0, 0;
    %load/vec4 v0x5634fbc0c070_0;
    %inv;
    %assign/vec4 v0x5634fbc0c070_0, 0;
    %load/vec4 v0x5634fbc0c070_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v0x5634fbc0bb60_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %load/vec4 v0x5634fbc0b9a0_0;
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %load/vec4 v0x5634fbc0bb60_0;
    %assign/vec4 v0x5634fbc0bb60_0, 0;
    %load/vec4 v0x5634fbc0b9a0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5634fbc0bc40_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5634fbc0b9a0_0, 0;
T_1.12 ;
T_1.10 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5634fbbbec40;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fbc0c7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fbc0c8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x5634fbbbec40;
T_3 ;
    %delay 1000, 0;
    %load/vec4 v0x5634fbc0c7f0_0;
    %inv;
    %store/vec4 v0x5634fbc0c7f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5634fbbbec40;
T_4 ;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5634fbc0c8b0_0, 0, 1;
    %delay 51000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %delay 1000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5634fbc0cac0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5634fbc0cdd0_0, 0, 8;
    %delay 5000000, 0;
    %vpi_call 2 82 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x5634fbbbec40;
T_5 ;
    %vpi_call 2 86 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 87 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5634fbbbec40 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5634fbbbedd0;
T_6 ;
    %wait E_0x5634fbbba6a0;
    %load/vec4 v0x5634fbc0d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0e140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0e200_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5634fbc0e080_0;
    %assign/vec4 v0x5634fbc0e140_0, 0;
    %load/vec4 v0x5634fbc0e140_0;
    %assign/vec4 v0x5634fbc0e200_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5634fbbbedd0;
T_7 ;
    %wait E_0x5634fbbba6a0;
    %load/vec4 v0x5634fbc0d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0e380_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5634fbc0e2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5634fbc0e380_0;
    %addi 1, 0, 1;
    %assign/vec4 v0x5634fbc0e380_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5634fbc0e380_0;
    %assign/vec4 v0x5634fbc0e380_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5634fbbbedd0;
T_8 ;
    %wait E_0x5634fbbba6a0;
    %load/vec4 v0x5634fbc0d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5634fbc0db70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5634fbc0e440_0;
    %load/vec4 v0x5634fbc0e500_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5634fbc0db70_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0x5634fbc0db70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5634fbc0db70_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5634fbc0db70_0, 0;
T_8.5 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5634fbc0db70_0;
    %assign/vec4 v0x5634fbc0db70_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5634fbbbedd0;
T_9 ;
    %wait E_0x5634fbbba6a0;
    %load/vec4 v0x5634fbc0d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5634fbc0da90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0dc50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5634fbc0e440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5634fbc0de20_0;
    %ix/load 5, 0, 0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5634fbc0db70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %assign/vec4/off/d v0x5634fbc0da90_0, 4, 5;
    %load/vec4 v0x5634fbc0e760_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v0x5634fbc0db70_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v0x5634fbc0dc50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5634fbc0da90_0;
    %load/vec4 v0x5634fbc0db70_0;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x5634fbc0db70_0;
    %assign/vec4/off/d v0x5634fbc0da90_0, 4, 5;
    %load/vec4 v0x5634fbc0dc50_0;
    %assign/vec4 v0x5634fbc0dc50_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5634fbbbedd0;
T_10 ;
    %wait E_0x5634fbbba6a0;
    %load/vec4 v0x5634fbc0d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0e6a0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5634fbc0db70_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5634fbc0e440_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5634fbc0e6a0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5634fbc0e6a0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5634fbc0dee0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5634fbc0e6a0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5634fbc0e6a0_0;
    %assign/vec4 v0x5634fbc0e6a0_0, 0;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5634fbbbedd0;
T_11 ;
    %wait E_0x5634fbbba6a0;
    %load/vec4 v0x5634fbc0d9d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5634fbc0e760_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5634fbc0dee0_0;
    %load/vec4 v0x5634fbc0e6a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x5634fbc0e5c0_0;
    %assign/vec4 v0x5634fbc0e760_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5634fbc0e760_0;
    %assign/vec4 v0x5634fbc0e760_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
>>>>>>> 7426433 (001)
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "bench.v";
    "spi_master.v";
    "spi_slave.v";
    "spi_com.v";
