TimeQuest Timing Analyzer report for VHDL_stopwatch
Mon Nov 06 15:51:51 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'
 12. Slow Model Setup: 'CLK_50MHz'
 13. Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'
 14. Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'
 15. Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'
 16. Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'
 17. Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'
 18. Slow Model Setup: 'Start_Stop'
 19. Slow Model Hold: 'CLK_50MHz'
 20. Slow Model Hold: 'Start_Stop'
 21. Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'
 22. Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'
 23. Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'
 24. Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'
 25. Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'
 26. Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'
 27. Slow Model Minimum Pulse Width: 'CLK_50MHz'
 28. Slow Model Minimum Pulse Width: 'Start_Stop'
 29. Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'
 30. Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'
 31. Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'
 32. Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'
 33. Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'
 34. Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'
 43. Fast Model Setup: 'CLK_50MHz'
 44. Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'
 45. Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'
 46. Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'
 47. Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'
 48. Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'
 49. Fast Model Setup: 'Start_Stop'
 50. Fast Model Hold: 'CLK_50MHz'
 51. Fast Model Hold: 'Start_Stop'
 52. Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'
 53. Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'
 54. Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'
 55. Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'
 56. Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'
 57. Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'
 58. Fast Model Minimum Pulse Width: 'CLK_50MHz'
 59. Fast Model Minimum Pulse Width: 'Start_Stop'
 60. Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'
 61. Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'
 62. Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'
 63. Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'
 64. Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'
 65. Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Multicorner Timing Analysis Summary
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Setup Transfers
 72. Hold Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VHDL_stopwatch                                                    ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                         ;
+-------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------+
; CLK_50MHz                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                                                   ;
; Start_Stop                                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Start_Stop }                                                  ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg }   ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg }   ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz }       ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg }  ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg }  ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg } ;
+-------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                     ;
+-------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+-------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 381.83 MHz  ; 381.83 MHz      ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ;                                                               ;
; 479.85 MHz  ; 420.17 MHz      ; CLK_50MHz                                                   ; limit due to minimum period restriction (max I/O toggle rate) ;
; 834.03 MHz  ; 500.0 MHz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch)         ;
; 935.45 MHz  ; 500.0 MHz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 935.45 MHz  ; 500.0 MHz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 935.45 MHz  ; 500.0 MHz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 945.18 MHz  ; 500.0 MHz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 1610.31 MHz ; 450.05 MHz      ; Start_Stop                                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; -3.587 ; -24.280       ;
; CLK_50MHz                                                   ; -1.084 ; -8.220        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; -0.199 ; -0.246        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; -0.069 ; -0.148        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; -0.069 ; -0.145        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; -0.069 ; -0.105        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; -0.058 ; -0.110        ;
; Start_Stop                                                  ; 0.379  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                             ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; CLK_50MHz                                                   ; 0.071 ; 0.000         ;
; Start_Stop                                                  ; 0.391 ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.391 ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; 0.391 ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; 0.391 ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; 0.391 ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; 0.391 ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; 0.391 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLK_50MHz                                                   ; -1.380 ; -16.380       ;
; Start_Stop                                                  ; -1.222 ; -2.222        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; -0.500 ; -8.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -3.587 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 2.304      ;
; -3.587 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 2.304      ;
; -3.587 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 2.304      ;
; -3.587 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 2.304      ;
; -2.483 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 1.200      ;
; -2.483 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 1.200      ;
; -2.483 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 1.200      ;
; -2.483 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -2.319     ; 1.200      ;
; -1.619 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.655      ;
; -1.619 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.655      ;
; -1.619 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.655      ;
; -1.619 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.655      ;
; -1.419 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.455      ;
; -1.419 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.455      ;
; -1.419 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.455      ;
; -1.419 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.455      ;
; -1.155 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.191      ;
; -1.155 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.191      ;
; -1.155 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.191      ;
; -1.155 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.191      ;
; -0.981 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.017      ;
; -0.981 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.017      ;
; -0.981 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.017      ;
; -0.981 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.017      ;
; -0.773 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.809      ;
; -0.641 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.677      ;
; -0.638 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.674      ;
; -0.345 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.381      ;
; -0.342 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.378      ;
; -0.310 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.346      ;
; -0.309 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.345      ;
; -0.130 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.166      ;
; -0.099 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.135      ;
; -0.098 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.134      ;
; -0.078 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.114      ;
; -0.049 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.085      ;
; -0.047 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.083      ;
; -0.043 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.079      ;
; -0.015 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.051      ;
; 0.024  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.012      ;
; 0.025  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.011      ;
; 0.025  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.011      ;
; 0.178  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.858      ;
; 0.179  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.857      ;
; 0.180  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.856      ;
; 0.184  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.852      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50MHz'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.084 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.120      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -1.060 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.096      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.973 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.009      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.964 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.000      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.748 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.784      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.712 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.748      ;
; -0.632 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.668      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.573 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.609      ;
; -0.480 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.516      ;
; -0.468 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.504      ;
; -0.355 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.391      ;
; -0.094 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.130      ;
; -0.058 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.094      ;
; 0.081  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.955      ;
; 0.255  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.781      ;
; 0.257  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.779      ;
; 0.459  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; CLK_50MHz   ; 1.000        ; 0.224      ; 0.801      ;
; 0.539  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; CLK_50MHz   ; 1.000        ; 0.470      ; 0.967      ;
; 0.549  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 1.000        ; 0.315      ; 0.802      ;
; 0.590  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 1.000        ; 0.335      ; 0.781      ;
; 0.699  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 1.000        ; 0.444      ; 0.781      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -0.199 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.235      ;
; -0.047 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.083      ;
; -0.046 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.082      ;
; 0.004  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.032      ;
; 0.223  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.227  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.247  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.789      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.069 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.044 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.080      ;
; -0.011 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.047      ;
; 0.066  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.227  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.809      ;
; 0.228  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.069 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.068 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.039 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.075      ;
; -0.008 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.044      ;
; 0.044  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.992      ;
; 0.230  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.230  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.231  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.805      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; -0.069 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.105      ;
; -0.036 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.072      ;
; -0.035 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.071      ;
; 0.003  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.033      ;
; 0.237  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.240  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.247  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.789      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -0.058 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.094      ;
; -0.043 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.079      ;
; -0.040 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.076      ;
; -0.009 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.045      ;
; 0.052  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.984      ;
; 0.052  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.984      ;
; 0.230  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.230  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.806      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Start_Stop'                                                                                                              ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.379 ; vhdl_stopwatch:inst|comp_jkff ; vhdl_stopwatch:inst|comp_jkff ; Start_Stop   ; Start_Stop  ; 1.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50MHz'                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.071 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 0.000        ; 0.444      ; 0.781      ;
; 0.180 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 0.000        ; 0.335      ; 0.781      ;
; 0.221 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 0.000        ; 0.315      ; 0.802      ;
; 0.231 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; CLK_50MHz   ; 0.000        ; 0.470      ; 0.967      ;
; 0.311 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; CLK_50MHz   ; 0.000        ; 0.224      ; 0.801      ;
; 0.513 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.781      ;
; 0.689 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.955      ;
; 0.802 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.068      ;
; 0.819 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.086      ;
; 0.828 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.094      ;
; 0.842 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.855 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.121      ;
; 0.856 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.122      ;
; 0.858 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.124      ;
; 0.864 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.130      ;
; 1.125 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.391      ;
; 1.202 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.468      ;
; 1.203 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.469      ;
; 1.228 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.238 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.504      ;
; 1.241 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.507      ;
; 1.244 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.510      ;
; 1.250 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.516      ;
; 1.273 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.539      ;
; 1.277 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.543      ;
; 1.312 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.578      ;
; 1.315 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.581      ;
; 1.343 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.609      ;
; 1.343 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.609      ;
; 1.343 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.609      ;
; 1.343 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.609      ;
; 1.344 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.610      ;
; 1.348 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.614      ;
; 1.386 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.652      ;
; 1.387 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.653      ;
; 1.402 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.668      ;
; 1.419 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.685      ;
; 1.457 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.723      ;
; 1.458 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.724      ;
; 1.482 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.748      ;
; 1.482 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.748      ;
; 1.482 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.748      ;
; 1.482 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.748      ;
; 1.482 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.748      ;
; 1.490 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.756      ;
; 1.518 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.784      ;
; 1.518 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.784      ;
; 1.518 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.784      ;
; 1.518 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.784      ;
; 1.518 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.784      ;
; 1.518 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.784      ;
; 1.529 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.795      ;
; 1.561 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.827      ;
; 1.600 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.866      ;
; 1.671 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.937      ;
; 1.734 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.000      ;
; 1.743 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.009      ;
; 1.743 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.009      ;
; 1.830 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.096      ;
; 1.830 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.096      ;
; 1.830 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.096      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Start_Stop'                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|comp_jkff ; vhdl_stopwatch:inst|comp_jkff ; Start_Stop   ; Start_Stop  ; 0.000        ; 0.000      ; 0.657      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.789      ;
; 0.543 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.547 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.766 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.032      ;
; 0.816 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.082      ;
; 0.817 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.083      ;
; 0.969 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.235      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.523 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.789      ;
; 0.530 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.767 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.033      ;
; 0.805 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.806 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.072      ;
; 0.839 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.586 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.852      ;
; 0.590 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.856      ;
; 0.591 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.857      ;
; 0.592 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.858      ;
; 0.745 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.011      ;
; 0.745 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.011      ;
; 0.746 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.012      ;
; 0.785 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.051      ;
; 0.813 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.079      ;
; 0.817 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.083      ;
; 0.819 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.085      ;
; 0.848 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.114      ;
; 0.868 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.134      ;
; 0.869 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.135      ;
; 0.900 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.166      ;
; 1.079 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.345      ;
; 1.080 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.346      ;
; 1.112 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.378      ;
; 1.115 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.381      ;
; 1.408 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.674      ;
; 1.411 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.677      ;
; 1.543 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.809      ;
; 1.751 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.017      ;
; 1.751 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.017      ;
; 1.751 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.017      ;
; 1.751 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.017      ;
; 1.925 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.191      ;
; 1.925 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.191      ;
; 1.925 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.191      ;
; 1.925 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.191      ;
; 2.189 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.455      ;
; 2.189 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.455      ;
; 2.189 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.455      ;
; 2.189 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.455      ;
; 2.389 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.655      ;
; 2.389 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.655      ;
; 2.389 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.655      ;
; 2.389 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.655      ;
; 3.253 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 1.200      ;
; 3.253 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 1.200      ;
; 3.253 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 1.200      ;
; 3.253 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 1.200      ;
; 4.357 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 2.304      ;
; 4.357 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 2.304      ;
; 4.357 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 2.304      ;
; 4.357 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -2.319     ; 2.304      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.539 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.805      ;
; 0.540 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.726 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.992      ;
; 0.778 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.044      ;
; 0.809 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.075      ;
; 0.838 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.543 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.809      ;
; 0.704 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.781 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.047      ;
; 0.814 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.080      ;
; 0.838 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.839 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.105      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.540 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.540 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.806      ;
; 0.718 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.984      ;
; 0.718 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.984      ;
; 0.779 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.045      ;
; 0.810 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.076      ;
; 0.813 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.079      ;
; 0.828 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.094      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50MHz'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100hz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100hz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_int|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_int|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[6]|clk                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Start_Stop'                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Start_Stop ; Rise       ; Start_Stop                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Start_Stop ; Fall       ; vhdl_stopwatch:inst|comp_jkff ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Start_Stop ; Fall       ; vhdl_stopwatch:inst|comp_jkff ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; Start_Stop|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; Start_Stop|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; inst|comp_jkff|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; inst|comp_jkff|clk            ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|outclk                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[2]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_10Hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_10Hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[2]|clk                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[2]|clk                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[2]|clk                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[2]|clk                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                       ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; o_CO         ; Start_Stop                                            ; 10.455 ; 10.455 ; Fall       ; Start_Stop                                            ;
; o_CO         ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.487  ; 8.487  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.733  ; 8.733  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.013  ; 8.013  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.326  ; 7.326  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.777  ; 7.777  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.537  ; 7.537  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.512  ; 7.512  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.307  ; 7.307  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.942  ; 7.942  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.615  ; 8.615  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.187  ; 8.187  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.897  ; 8.897  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.404  ; 8.404  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 9.318  ; 9.318  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.391  ; 8.391  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                               ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; o_CO         ; Start_Stop                                            ; 10.455 ; 10.455 ; Fall       ; Start_Stop                                            ;
; o_CO         ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.005  ; 8.005  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.510  ; 8.510  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.818  ; 7.818  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.132  ; 7.132  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.585  ; 7.585  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.348  ; 7.348  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.320  ; 7.320  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.117  ; 7.117  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.627  ; 7.627  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.300  ; 8.300  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.868  ; 7.868  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.573  ; 8.573  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.080  ; 8.080  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 9.003  ; 9.003  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.080  ; 8.080  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                             ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; -1.145 ; -7.224        ;
; CLK_50MHz                                                   ; -0.014 ; -0.098        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.444  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; 0.505  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; 0.508  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; 0.508  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; 0.512  ; 0.000         ;
; Start_Stop                                                  ; 0.665  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                              ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLK_50MHz                                                   ; -0.013 ; -0.013        ;
; Start_Stop                                                  ; 0.215  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.215  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; 0.215  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; 0.215  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; 0.215  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; 0.215  ; 0.000         ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; 0.215  ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                               ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; CLK_50MHz                                                   ; -1.380 ; -16.380       ;
; Start_Stop                                                  ; -1.222 ; -2.222        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; -0.500 ; -8.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+-------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.145 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 1.147      ;
; -1.145 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 1.147      ;
; -1.145 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 1.147      ;
; -1.145 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 1.147      ;
; -0.661 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 0.663      ;
; -0.661 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 0.663      ;
; -0.661 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 0.663      ;
; -0.661 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; -1.030     ; 0.663      ;
; -0.273 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.305      ;
; -0.273 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.305      ;
; -0.273 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.305      ;
; -0.273 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.305      ;
; -0.166 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.198      ;
; -0.166 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.198      ;
; -0.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.078      ;
; -0.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.078      ;
; -0.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.078      ;
; -0.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.078      ;
; 0.005  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.027      ;
; 0.005  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.027      ;
; 0.184  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.848      ;
; 0.231  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.801      ;
; 0.233  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.799      ;
; 0.370  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.662      ;
; 0.371  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.661      ;
; 0.373  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.659      ;
; 0.376  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.656      ;
; 0.464  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.568      ;
; 0.465  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.567      ;
; 0.482  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.550      ;
; 0.483  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.549      ;
; 0.490  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.542      ;
; 0.491  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.541      ;
; 0.507  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.525      ;
; 0.513  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.519      ;
; 0.535  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.497      ;
; 0.535  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.497      ;
; 0.536  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.496      ;
; 0.598  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.434      ;
; 0.602  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.430      ;
; 0.603  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.429      ;
; 0.603  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.429      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50MHz'                                                                                                                                                                                                                           ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.014 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.046      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.045      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.050  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.982      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.054  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.978      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.136  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.896      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.153  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.879      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.220  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.812      ;
; 0.259  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.773      ;
; 0.329  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.703      ;
; 0.337  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.695      ;
; 0.381  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.651      ;
; 0.490  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.542      ;
; 0.500  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.532      ;
; 0.567  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.465      ;
; 0.644  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.388      ;
; 0.644  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; CLK_50MHz                                                   ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.388      ;
; 0.774  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; CLK_50MHz   ; 1.000        ; 0.143      ; 0.401      ;
; 0.824  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; CLK_50MHz   ; 1.000        ; 0.264      ; 0.472      ;
; 0.831  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 1.000        ; 0.200      ; 0.401      ;
; 0.858  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 1.000        ; 0.215      ; 0.389      ;
; 0.893  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 1.000        ; 0.250      ; 0.389      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.444 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.588      ;
; 0.510 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.511 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.521      ;
; 0.521 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.626 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.406      ;
; 0.627 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.639 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.393      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.505 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.527      ;
; 0.516 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.516      ;
; 0.517 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.521 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.633 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.633 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.635 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.639 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.393      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.508 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.514 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.514 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.548 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.484      ;
; 0.629 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.508 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.512 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.561 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.627 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.628 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.628 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.512 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.513 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.519      ;
; 0.514 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.514 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.518      ;
; 0.552 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.480      ;
; 0.553 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.479      ;
; 0.629 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Start_Stop'                                                                                                              ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.665 ; vhdl_stopwatch:inst|comp_jkff ; vhdl_stopwatch:inst|comp_jkff ; Start_Stop   ; Start_Stop  ; 1.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50MHz'                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                     ; Launch Clock                                                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.013 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 0.000        ; 0.250      ; 0.389      ;
; 0.022  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 0.000        ; 0.215      ; 0.389      ;
; 0.049  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 0.000        ; 0.200      ; 0.401      ;
; 0.056  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; CLK_50MHz   ; 0.000        ; 0.264      ; 0.472      ;
; 0.106  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; CLK_50MHz   ; 0.000        ; 0.143      ; 0.401      ;
; 0.236  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.388      ;
; 0.236  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.388      ;
; 0.313  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.465      ;
; 0.358  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.510      ;
; 0.369  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.374  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.526      ;
; 0.380  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.532      ;
; 0.383  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.383  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.535      ;
; 0.384  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.536      ;
; 0.390  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.542      ;
; 0.499  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.651      ;
; 0.507  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.659      ;
; 0.508  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.660      ;
; 0.514  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.666      ;
; 0.523  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.524  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.676      ;
; 0.542  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.694      ;
; 0.543  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.695      ;
; 0.551  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.703      ;
; 0.551  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.703      ;
; 0.558  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.710      ;
; 0.559  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.711      ;
; 0.577  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.729      ;
; 0.586  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.738      ;
; 0.593  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.745      ;
; 0.608  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.760      ;
; 0.621  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.773      ;
; 0.621  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.773      ;
; 0.628  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.780      ;
; 0.643  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.795      ;
; 0.656  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.808      ;
; 0.660  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.812      ;
; 0.660  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.812      ;
; 0.660  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.812      ;
; 0.660  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.812      ;
; 0.678  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.830      ;
; 0.691  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.843      ;
; 0.713  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.865      ;
; 0.727  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.879      ;
; 0.727  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.879      ;
; 0.727  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.879      ;
; 0.727  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.879      ;
; 0.727  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.879      ;
; 0.744  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.896      ;
; 0.744  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.896      ;
; 0.748  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.900      ;
; 0.826  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.978      ;
; 0.826  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.978      ;
; 0.830  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.982      ;
; 0.894  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.046      ;
; 0.894  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.046      ;
; 0.894  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ; CLK_50MHz                                                   ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.046      ;
+--------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Start_Stop'                                                                                                               ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|comp_jkff ; vhdl_stopwatch:inst|comp_jkff ; Start_Stop   ; Start_Stop  ; 0.000        ; 0.000      ; 0.367      ;
+-------+-------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.393      ;
; 0.252 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.254 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.406      ;
; 0.359 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.369 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.436 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.588      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.393      ;
; 0.245 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.359 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.516      ;
; 0.375 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.527      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.277 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.429      ;
; 0.277 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.430      ;
; 0.282 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.434      ;
; 0.344 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.496      ;
; 0.345 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.497      ;
; 0.345 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.497      ;
; 0.367 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.519      ;
; 0.373 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.525      ;
; 0.389 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.542      ;
; 0.397 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.549      ;
; 0.398 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.550      ;
; 0.415 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.567      ;
; 0.416 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.568      ;
; 0.504 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.656      ;
; 0.507 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.662      ;
; 0.647 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.799      ;
; 0.649 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.801      ;
; 0.696 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.848      ;
; 0.875 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.875 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.027      ;
; 0.926 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.078      ;
; 0.926 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.078      ;
; 0.926 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.078      ;
; 0.926 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.078      ;
; 1.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.198      ;
; 1.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.198      ;
; 1.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.198      ;
; 1.046 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.198      ;
; 1.153 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.305      ;
; 1.153 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.305      ;
; 1.153 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.305      ;
; 1.153 ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.305      ;
; 1.541 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 0.663      ;
; 1.541 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 0.663      ;
; 1.541 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 0.663      ;
; 1.541 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 0.663      ;
; 2.025 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 1.147      ;
; 2.025 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 1.147      ;
; 2.025 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 1.147      ;
; 2.025 ; vhdl_stopwatch:inst|comp_jkff                               ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ; Start_Stop                                            ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 0.000        ; -1.030     ; 1.147      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                   ; Launch Clock                                               ; Latch Clock                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.332 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.484      ;
; 0.366 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.371 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+-----------------------------------------------------------+-----------------------------------------------------------+------------------------------------------------------------+------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.252 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.319 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.367 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.372 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                   ; To Node                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.327 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.480      ;
; 0.366 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.520      ;
+-------+-------------------------------------------------------------+-------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50MHz'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100hz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_100hz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Hz|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_int|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_int|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[4]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[5]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[6]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; inst|comp_freq_div|count_1Mhz[6]|clk                        ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Start_Stop'                                                                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target                        ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Start_Stop ; Rise       ; Start_Stop                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Start_Stop ; Fall       ; vhdl_stopwatch:inst|comp_jkff ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Start_Stop ; Fall       ; vhdl_stopwatch:inst|comp_jkff ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; Start_Stop|combout            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; Start_Stop|combout            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; inst|comp_jkff|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; inst|comp_jkff|clk            ;
+--------+--------------+----------------+------------------+------------+------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz'                                                                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_100ms_counter|r_reg[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Fall       ; vhdl_stopwatch:inst|MOD10_Count:comp_1s_counter|r_reg[3]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[0]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[1]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[2]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_100ms_counter|r_reg[3]|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_1s_counter|r_reg[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz|regout                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|inclk[0]              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; Rise       ; inst|comp_freq_div|clock_10Hz~clkctrl|outclk                ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg'                                                                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                       ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10Khz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; Rise       ; inst|comp_freq_div|count_10Khz[2]|clk                      ;
+--------+--------------+----------------+------------------+-------------------------------------------------------------+------------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_10hz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_10Hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|clock_10Hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg ; Rise       ; inst|comp_freq_div|count_10hz[2]|clk                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg'                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                      ; Clock Edge ; Target                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_1Khz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg|regout                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|inclk[0]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_10Khz_reg~clkctrl|outclk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg ; Rise       ; inst|comp_freq_div|count_1Khz[2]|clk                      ;
+--------+--------------+----------------+------------------+------------------------------------------------------------+------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg'                                                                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100hz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_100hz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg|regout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|clock_1Khz_reg~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg ; Rise       ; inst|comp_freq_div|count_100hz[2]|clk                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg'                                                                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_int ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|count_100Khz[2]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_100Khz_int|clk                     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg|regout                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|clock_1Mhz_reg~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[0]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[1]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[2]|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg ; Rise       ; inst|comp_freq_div|count_100Khz[2]|clk                      ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------+------------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                     ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; o_CO         ; Start_Stop                                            ; 5.473 ; 5.473 ; Fall       ; Start_Stop                                            ;
; o_CO         ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.601 ; 4.601 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.682 ; 4.682 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.362 ; 4.362 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.054 ; 4.054 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.252 ; 4.252 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.142 ; 4.142 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.119 ; 4.119 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.034 ; 4.034 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.347 ; 4.347 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.640 ; 4.640 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.502 ; 4.502 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.811 ; 4.811 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.588 ; 4.588 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.963 ; 4.963 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.613 ; 4.613 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; o_CO         ; Start_Stop                                            ; 5.473 ; 5.473 ; Fall       ; Start_Stop                                            ;
; o_CO         ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.370 ; 4.370 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.594 ; 4.594 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.271 ; 4.271 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 3.963 ; 3.963 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.164 ; 4.164 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.055 ; 4.055 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.028 ; 4.028 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 3.944 ; 3.944 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.200 ; 4.200 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.493 ; 4.493 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.351 ; 4.351 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.656 ; 4.656 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.434 ; 4.434 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.816 ; 4.816 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.466 ; 4.466 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                        ;
+--------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                        ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                             ; -3.587  ; -0.013 ; N/A      ; N/A     ; -1.380              ;
;  CLK_50MHz                                                   ; -1.084  ; -0.013 ; N/A      ; N/A     ; -1.380              ;
;  Start_Stop                                                  ; 0.379   ; 0.215  ; N/A      ; N/A     ; -1.222              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; -0.199  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; -0.069  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; -3.587  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; -0.069  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; -0.069  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; -0.058  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                                              ; -33.254 ; -0.013 ; 0.0      ; 0.0     ; -46.602             ;
;  CLK_50MHz                                                   ; -8.220  ; -0.013 ; N/A      ; N/A     ; -16.380             ;
;  Start_Stop                                                  ; 0.000   ; 0.000  ; N/A      ; N/A     ; -2.222              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; -0.246  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; -0.105  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; -24.280 ; 0.000  ; N/A      ; N/A     ; -8.000              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; -0.145  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; -0.148  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
;  vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; -0.110  ; 0.000  ; N/A      ; N/A     ; -4.000              ;
+--------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                       ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port                                            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+
; o_CO         ; Start_Stop                                            ; 10.455 ; 10.455 ; Fall       ; Start_Stop                                            ;
; o_CO         ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.487  ; 8.487  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.733  ; 8.733  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.013  ; 8.013  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.326  ; 7.326  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.777  ; 7.777  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.537  ; 7.537  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.512  ; 7.512  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.307  ; 7.307  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 7.942  ; 7.942  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.615  ; 8.615  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.187  ; 8.187  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.897  ; 8.897  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.404  ; 8.404  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 9.318  ; 9.318  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 8.391  ; 8.391  ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
+--------------+-------------------------------------------------------+--------+--------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                             ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port    ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; o_CO         ; Start_Stop                                            ; 5.473 ; 5.473 ; Fall       ; Start_Stop                                            ;
; o_CO         ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.370 ; 4.370 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.594 ; 4.594 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.271 ; 4.271 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 3.963 ; 3.963 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.164 ; 4.164 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.055 ; 4.055 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.028 ; 4.028 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display1_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 3.944 ; 3.944 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_0 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.200 ; 4.200 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_1 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.493 ; 4.493 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_2 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.351 ; 4.351 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_3 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.656 ; 4.656 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_4 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.434 ; 4.434 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_5 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.816 ; 4.816 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
; o_display2_6 ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ; 4.466 ; 4.466 ; Fall       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz ;
+--------------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                       ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                                                   ; CLK_50MHz                                                   ; 86       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; Start_Stop                                                  ; Start_Stop                                                  ; 0        ; 0        ; 0        ; 1        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; Start_Stop                                                  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 8        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 46       ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                                                   ; CLK_50MHz                                                   ; 86       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; CLK_50MHz                                                   ; 1        ; 0        ; 0        ; 0        ;
; Start_Stop                                                  ; Start_Stop                                                  ; 0        ; 0        ; 0        ; 1        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; Start_Stop                                                  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 8        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 46       ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 06 15:51:50 2023
Info: Command: quartus_sta VHDL_stopwatch -c VHDL_stopwatch
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VHDL_stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz
    Info (332105): create_clock -period 1.000 -name Start_Stop Start_Stop
    Info (332105): create_clock -period 1.000 -name vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.587       -24.280 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz 
    Info (332119):    -1.084        -8.220 CLK_50MHz 
    Info (332119):    -0.199        -0.246 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg 
    Info (332119):    -0.069        -0.148 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg 
    Info (332119):    -0.069        -0.145 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg 
    Info (332119):    -0.069        -0.105 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg 
    Info (332119):    -0.058        -0.110 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg 
    Info (332119):     0.379         0.000 Start_Stop 
Info (332146): Worst-case hold slack is 0.071
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.071         0.000 CLK_50MHz 
    Info (332119):     0.391         0.000 Start_Stop 
    Info (332119):     0.391         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg 
    Info (332119):     0.391         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg 
    Info (332119):     0.391         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz 
    Info (332119):     0.391         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg 
    Info (332119):     0.391         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg 
    Info (332119):     0.391         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -16.380 CLK_50MHz 
    Info (332119):    -1.222        -2.222 Start_Stop 
    Info (332119):    -0.500        -8.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.145        -7.224 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz 
    Info (332119):    -0.014        -0.098 CLK_50MHz 
    Info (332119):     0.444         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg 
    Info (332119):     0.505         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg 
    Info (332119):     0.508         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg 
    Info (332119):     0.508         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg 
    Info (332119):     0.512         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg 
    Info (332119):     0.665         0.000 Start_Stop 
Info (332146): Worst-case hold slack is -0.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.013        -0.013 CLK_50MHz 
    Info (332119):     0.215         0.000 Start_Stop 
    Info (332119):     0.215         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg 
    Info (332119):     0.215         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg 
    Info (332119):     0.215         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz 
    Info (332119):     0.215         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg 
    Info (332119):     0.215         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg 
    Info (332119):     0.215         0.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -16.380 CLK_50MHz 
    Info (332119):    -1.222        -2.222 Start_Stop 
    Info (332119):    -0.500        -8.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Hz 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 vhdl_stopwatch:inst|freq_div:comp_freq_div|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Mon Nov 06 15:51:51 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


