// This module implemenets a 5_32 decoder
// Inputs: location of rs1, rs2, and rde
// Outputs: value at the its register's location 

module decoder_5_32 (input logic [4:0] rs1_loc, rs2_loc, rd_loc, 
								input logic clk, en; 
								output logic [31:0] rs1_val, rs2_val, rd_val); 
									
	logic [31:0] rs1, rs2, rd; // implment registers 
	logic [31:0] rs1_val_temp, rs2_val_temp, rd_val_temp; 

	always @(posedge clk) begin 
		if (en) begin 
			rs1_val_temp <= rs1[rs1_loc];
			rs2_val_temp <= rs2[rs2_loc];
			rd_val_temp <= rd[[rd_loc];
		end 
		else begin 
			rs1_val_temp <= 0;
			rs2_val_temp <= 0;
			rd_val_temp <= 0;
		end 
	
	end 

	assign rs1_val = rs1_val_temp;
	assign rs2_val = rs2_val_temp;
	assign rd_val = rd_val_temp; 

endmodule 
