<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `os/kernel/kernel/src/idt.rs`."><title>idt.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../static.files/rustdoc-ca0dd0c4.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="kernel" data-themes="" data-resource-suffix="" data-rustdoc-version="1.93.0-nightly (b6d7ff3aa 2025-11-14)" data-channel="nightly" data-search-js="search-680b2199.js" data-stringdex-js="stringdex-c3e638e9.js" data-settings-js="settings-c38705f0.js" ><script src="../../static.files/storage-e2aeef58.js"></script><script defer src="../../static.files/src-script-813739b1.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-a410ff4d.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-263c88ec.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content"><div class="main-heading"><h1><div class="sub-heading">kernel/</div>idt.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-3"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! # Interrupt Descriptor Table (IDT)
<a href=#2 id=2 data-nosnippet>2</a>//!
<a href=#3 id=3 data-nosnippet>3</a>//! The **IDT** tells the CPU which handler to call for each **interrupt**, **exception**,
<a href=#4 id=4 data-nosnippet>4</a>//! or **software trap**. In x86-64, the IDT is an array of 16-byte gate descriptors,
<a href=#5 id=5 data-nosnippet>5</a>//! and a pointer to it is stored in the **IDTR** (loaded via `lidt`).
<a href=#6 id=6 data-nosnippet>6</a>//!
<a href=#7 id=7 data-nosnippet>7</a>//! ## How the IDT relates to the GDT/TSS
<a href=#8 id=8 data-nosnippet>8</a>//! Although most *segmentation* is off in long mode, privilege transitions on
<a href=#9 id=9 data-nosnippet>9</a>//! interrupts still consult state provided by your **GDT/TSS** setup:
<a href=#10 id=10 data-nosnippet>10</a>//!
<a href=#11 id=11 data-nosnippet>11</a>//! - On a transition from Ring-3 → Ring-0 (e.g., a syscall interrupt gate with DPL=3,
<a href=#12 id=12 data-nosnippet>12</a>//!   or a user fault), the CPU **loads the stack pointer from the TSS** (`rsp0`).
<a href=#13 id=13 data-nosnippet>13</a>//!   This requires that you have installed a valid TSS descriptor in the GDT and
<a href=#14 id=14 data-nosnippet>14</a>//!   executed `ltr` once. See [`crate::gdt::init_gdt_and_tss`] and [`crate::gdt::TSS_SEL`].
<a href=#15 id=15 data-nosnippet>15</a>//! - If an IDT entry uses an **IST** (Interrupt Stack Table) slot, the CPU will switch
<a href=#16 id=16 data-nosnippet>16</a>//!   to the corresponding `istN` stack from the **TSS** before entering the handler.
<a href=#17 id=17 data-nosnippet>17</a>//!   This is how you can make double-fault or NMI handlers robust even if the
<a href=#18 id=18 data-nosnippet>18</a>//!   current stack is corrupted. See [`Tss64`](super::tss::Tss64) and the TSS initialization.
<a href=#19 id=19 data-nosnippet>19</a>//!
<a href=#20 id=20 data-nosnippet>20</a>//! &gt; In short: **load the GDT and TSS first**, then `lidt`, then enable interrupts.
<a href=#21 id=21 data-nosnippet>21</a>//!
<a href=#22 id=22 data-nosnippet>22</a>//! ## What this module provides
<a href=#23 id=23 data-nosnippet>23</a>//! - A single, **global** IDT storage (`static mut IDT`) and helpers to:
<a href=#24 id=24 data-nosnippet>24</a>//!   - Install it once into the IDTR: [`init_idt_once`]
<a href=#25 id=25 data-nosnippet>25</a>//!   - Mutate it safely in place without reloading IDTR: [`idt_update_in_place`]
<a href=#26 id=26 data-nosnippet>26</a>//!   - Borrow a mutable reference when you know what you’re doing: [`idt_mut`]
<a href=#27 id=27 data-nosnippet>27</a>//!
<a href=#28 id=28 data-nosnippet>28</a>//! The pattern is intentionally simple for a bootstrap CPU. If we later move to a
<a href=#29 id=29 data-nosnippet>29</a>//! per-CPU IDT, we can keep the same call sites and swap the backing storage.
<a href=#30 id=30 data-nosnippet>30</a>//!
<a href=#31 id=31 data-nosnippet>31</a>//! ## Quick start
<a href=#32 id=32 data-nosnippet>32</a>//! ```no_run
<a href=#33 id=33 data-nosnippet>33</a>//! use crate::interrupts::Idt;
<a href=#34 id=34 data-nosnippet>34</a>//!
<a href=#35 id=35 data-nosnippet>35</a>//! //Build an IDT with your stubs/gates.
<a href=#36 id=36 data-nosnippet>36</a>//! let mut idt = Idt::new();
<a href=#37 id=37 data-nosnippet>37</a>//! idt.init_exceptions();            // your helper
<a href=#38 id=38 data-nosnippet>38</a>//! idt.init_irq_gates();             // your helper
<a href=#39 id=39 data-nosnippet>39</a>//! idt.init_syscall_gate(int80_stub); // example
<a href=#40 id=40 data-nosnippet>40</a>//!
<a href=#41 id=41 data-nosnippet>41</a>//! // Make sure GDT+TSS are installed once (stack for ring changes / IST).
<a href=#42 id=42 data-nosnippet>42</a>//! //    See: crate::gdt::init_gdt_and_tss
<a href=#43 id=43 data-nosnippet>43</a>//!
<a href=#44 id=44 data-nosnippet>44</a>//! // Load the IDT into IDTR.
<a href=#45 id=45 data-nosnippet>45</a>//! unsafe { crate::idt::init_idt_once(idt) };
<a href=#46 id=46 data-nosnippet>46</a>//!
<a href=#47 id=47 data-nosnippet>47</a>//! // Enable interrupts when ready.
<a href=#48 id=48 data-nosnippet>48</a>//! unsafe { core::arch::asm!("sti") };
<a href=#49 id=49 data-nosnippet>49</a>//! ```
<a href=#50 id=50 data-nosnippet>50</a>//!
<a href=#51 id=51 data-nosnippet>51</a>//! ## Safety &amp; concurrency model
<a href=#52 id=52 data-nosnippet>52</a>//! - **Install once per CPU** before enabling interrupts. This module currently holds
<a href=#53 id=53 data-nosnippet>53</a>//!   a single global IDT (shared by CPUs). If multiple cores update entries, serialize
<a href=#54 id=54 data-nosnippet>54</a>//!   with your chosen mechanism (IPI + stop-the-world, spinlocks, etc.).
<a href=#55 id=55 data-nosnippet>55</a>//! - [`idt_update_in_place`] wraps updates in `cli`/`sti` on the **local** CPU and
<a href=#56 id=56 data-nosnippet>56</a>//!   issues a full memory fence to make changes visible before interrupts resume.
<a href=#57 id=57 data-nosnippet>57</a>//! - You **do not** need to execute `lidt` again when editing entries **in place**,
<a href=#58 id=58 data-nosnippet>58</a>//!   as long as the base address and limit of the table remain unchanged.
<a href=#59 id=59 data-nosnippet>59</a>//!
<a href=#60 id=60 data-nosnippet>60</a>//! ## Ordering checklist (typical bootstrap)
<a href=#61 id=61 data-nosnippet>61</a>//! 1. Map memory and enter long mode.
<a href=#62 id=62 data-nosnippet>62</a>//! 2. **GDT/TSS:** call [`crate::gdt::init_gdt_and_tss`] (loads GDT via `lgdt`, sets up TSS, executes `ltr`).
<a href=#63 id=63 data-nosnippet>63</a>//! 3. **IDT:** build an `Idt`, then call [`init_idt_once`] (loads IDTR via `lidt`).
<a href=#64 id=64 data-nosnippet>64</a>//! 4. Configure PIC/APIC as needed, then `sti`.
<a href=#65 id=65 data-nosnippet>65</a>//!
<a href=#66 id=66 data-nosnippet>66</a>//! With this sequence, user→kernel transitions will get a sane Ring-0 stack via
<a href=#67 id=67 data-nosnippet>67</a>//! TSS.`rsp0`, and critical handlers can use IST stacks if you configured them.
<a href=#68 id=68 data-nosnippet>68</a>
<a href=#69 id=69 data-nosnippet>69</a></span><span class="kw">use </span><span class="kw">crate</span>::interrupts::Idt;
<a href=#70 id=70 data-nosnippet>70</a><span class="kw">use </span>core::mem::MaybeUninit;
<a href=#71 id=71 data-nosnippet>71</a><span class="kw">use </span>core::sync::atomic;
<a href=#72 id=72 data-nosnippet>72</a><span class="kw">use </span>kernel_sync::IrqGuard;
<a href=#73 id=73 data-nosnippet>73</a>
<a href=#74 id=74 data-nosnippet>74</a><span class="doccomment">/// The global interrupt descriptor table.
<a href=#75 id=75 data-nosnippet>75</a></span><span class="kw">static </span><span class="kw-2">mut </span>IDT: MaybeUninit&lt;Idt&gt; = MaybeUninit::uninit();
<a href=#76 id=76 data-nosnippet>76</a>
<a href=#77 id=77 data-nosnippet>77</a><span class="doccomment">/// Initialize the **global Interrupt Descriptor Table (IDT)** once and load it into the CPU.
<a href=#78 id=78 data-nosnippet>78</a>///
<a href=#79 id=79 data-nosnippet>79</a>/// # Overview
<a href=#80 id=80 data-nosnippet>80</a>/// This function permanently installs the given [`Idt`] as the system-wide interrupt table
<a href=#81 id=81 data-nosnippet>81</a>/// by:
<a href=#82 id=82 data-nosnippet>82</a>/// 1. Writing it into the global static storage `IDT`, and
<a href=#83 id=83 data-nosnippet>83</a>/// 2. Executing the `lidt` instruction to load its base and limit into the CPU’s **IDTR**.
<a href=#84 id=84 data-nosnippet>84</a>///
<a href=#85 id=85 data-nosnippet>85</a>/// After this call, the CPU will consult the given table whenever an interrupt,
<a href=#86 id=86 data-nosnippet>86</a>/// exception, or software trap occurs.
<a href=#87 id=87 data-nosnippet>87</a>///
<a href=#88 id=88 data-nosnippet>88</a>/// # Safety
<a href=#89 id=89 data-nosnippet>89</a>/// - Must be called **exactly once per CPU** before any interrupts are enabled.
<a href=#90 id=90 data-nosnippet>90</a>/// - `idt` must be a fully initialized and valid interrupt table whose memory remains
<a href=#91 id=91 data-nosnippet>91</a>///   **permanently allocated** (e.g. in static storage).
<a href=#92 id=92 data-nosnippet>92</a>/// - This function is `unsafe` because it alters the CPU’s global interrupt state.
<a href=#93 id=93 data-nosnippet>93</a>///   Incorrect usage may lead to undefined behavior if the IDT points to invalid handlers.
<a href=#94 id=94 data-nosnippet>94</a>///
<a href=#95 id=95 data-nosnippet>95</a>/// # Notes
<a href=#96 id=96 data-nosnippet>96</a>/// - The `lidt` instruction only loads a pointer; the CPU fetches entries from memory
<a href=#97 id=97 data-nosnippet>97</a>///   dynamically. You may therefore modify entries in place later without re-executing
<a href=#98 id=98 data-nosnippet>98</a>///   `lidt`, provided the table base and size remain unchanged.
<a href=#99 id=99 data-nosnippet>99</a></span><span class="kw">pub unsafe fn </span>init_idt_once(idt: Idt) {
<a href=#100 id=100 data-nosnippet>100</a>    <span class="attr">#[allow(static_mut_refs)]
<a href=#101 id=101 data-nosnippet>101</a>    </span><span class="kw">unsafe </span>{
<a href=#102 id=102 data-nosnippet>102</a>        IDT.write(idt);
<a href=#103 id=103 data-nosnippet>103</a>        IDT.assume_init_ref().load();
<a href=#104 id=104 data-nosnippet>104</a>    }
<a href=#105 id=105 data-nosnippet>105</a>}
<a href=#106 id=106 data-nosnippet>106</a>
<a href=#107 id=107 data-nosnippet>107</a><span class="doccomment">/// Borrow a mutable reference to the **global IDT**.
<a href=#108 id=108 data-nosnippet>108</a>///
<a href=#109 id=109 data-nosnippet>109</a>/// # Safety
<a href=#110 id=110 data-nosnippet>110</a>/// - The global IDT must have been previously initialized with [`init_idt_once`].
<a href=#111 id=111 data-nosnippet>111</a>/// - The returned reference has `'static` lifetime and must not be aliased mutably
<a href=#112 id=112 data-nosnippet>112</a>///   from multiple threads or CPUs simultaneously without synchronization.
<a href=#113 id=113 data-nosnippet>113</a>/// - You typically use this in short critical sections where interrupts are disabled.
<a href=#114 id=114 data-nosnippet>114</a>///
<a href=#115 id=115 data-nosnippet>115</a>/// # Example
<a href=#116 id=116 data-nosnippet>116</a>/// ```no_run
<a href=#117 id=117 data-nosnippet>117</a>/// unsafe {
<a href=#118 id=118 data-nosnippet>118</a>///     let idt = idt_mut();
<a href=#119 id=119 data-nosnippet>119</a>///     idt.set_handler(0x80, syscall_entry);
<a href=#120 id=120 data-nosnippet>120</a>/// }
<a href=#121 id=121 data-nosnippet>121</a>/// ```
<a href=#122 id=122 data-nosnippet>122</a></span><span class="kw">unsafe fn </span>idt_mut() -&gt; <span class="kw-2">&amp;</span><span class="lifetime">'static </span><span class="kw-2">mut </span>Idt {
<a href=#123 id=123 data-nosnippet>123</a>    <span class="attr">#[allow(static_mut_refs)]
<a href=#124 id=124 data-nosnippet>124</a>    </span><span class="kw">unsafe </span>{
<a href=#125 id=125 data-nosnippet>125</a>        IDT.assume_init_mut()
<a href=#126 id=126 data-nosnippet>126</a>    }
<a href=#127 id=127 data-nosnippet>127</a>}
<a href=#128 id=128 data-nosnippet>128</a>
<a href=#129 id=129 data-nosnippet>129</a><span class="doccomment">/// Update entries of the global IDT **in place**, without reloading `lidt`.
<a href=#130 id=130 data-nosnippet>130</a>///
<a href=#131 id=131 data-nosnippet>131</a>/// # Behavior
<a href=#132 id=132 data-nosnippet>132</a>/// - Disables interrupts locally (`cli`) to prevent concurrent entry during mutation.
<a href=#133 id=133 data-nosnippet>133</a>/// - Applies the user-supplied closure `f(&amp;mut Idt)`.
<a href=#134 id=134 data-nosnippet>134</a>/// - Executes a full memory fence to ensure visibility of updates before re-enabling interrupts.
<a href=#135 id=135 data-nosnippet>135</a>/// - Re-enables interrupts (`sti`) after modification.
<a href=#136 id=136 data-nosnippet>136</a>///
<a href=#137 id=137 data-nosnippet>137</a>/// This is the preferred mechanism for dynamically patching interrupt vectors (e.g.
<a href=#138 id=138 data-nosnippet>138</a>/// installing a new syscall handler or replacing an exception stub) when the IDT base
<a href=#139 id=139 data-nosnippet>139</a>/// address and limit remain unchanged.
<a href=#140 id=140 data-nosnippet>140</a>///
<a href=#141 id=141 data-nosnippet>141</a>/// # Safety &amp; Concurrency
<a href=#142 id=142 data-nosnippet>142</a>/// - Because the IDT is shared between all CPUs, ensure that concurrent updates from
<a href=#143 id=143 data-nosnippet>143</a>///   other cores are serialized appropriately (e.g. via IPI, spinlock, or stop-the-world).
<a href=#144 id=144 data-nosnippet>144</a>/// - Updates to the same IDT entry must be atomic with respect to interrupt delivery.
<a href=#145 id=145 data-nosnippet>145</a>/// - Avoid modifying critical vectors (NMI, double-fault) while they are active.
<a href=#146 id=146 data-nosnippet>146</a>///
<a href=#147 id=147 data-nosnippet>147</a>/// # Example
<a href=#148 id=148 data-nosnippet>148</a>/// ```no_run
<a href=#149 id=149 data-nosnippet>149</a>/// // Swap syscall handler at runtime.
<a href=#150 id=150 data-nosnippet>150</a>/// idt_update_in_place(|idt| {
<a href=#151 id=151 data-nosnippet>151</a>///     idt.init_syscall_gate(new_int80_entry);
<a href=#152 id=152 data-nosnippet>152</a>/// });
<a href=#153 id=153 data-nosnippet>153</a>/// ```
<a href=#154 id=154 data-nosnippet>154</a></span><span class="kw">pub fn </span>idt_update_in_place&lt;F: FnOnce(<span class="kw-2">&amp;mut </span>Idt)&gt;(f: F) {
<a href=#155 id=155 data-nosnippet>155</a>    <span class="attr">#[allow(static_mut_refs)]
<a href=#156 id=156 data-nosnippet>156</a>    </span><span class="kw">unsafe </span>{
<a href=#157 id=157 data-nosnippet>157</a>        <span class="macro">debug_assert!</span>(IDT.assume_init_ref().is_loaded(), <span class="string">"IDT is not installed"</span>);
<a href=#158 id=158 data-nosnippet>158</a>    }
<a href=#159 id=159 data-nosnippet>159</a>
<a href=#160 id=160 data-nosnippet>160</a>    <span class="kw">let </span>_guard = IrqGuard::new();
<a href=#161 id=161 data-nosnippet>161</a>    <span class="kw">unsafe </span>{
<a href=#162 id=162 data-nosnippet>162</a>        <span class="kw">let </span>idt = idt_mut();
<a href=#163 id=163 data-nosnippet>163</a>        f(idt);
<a href=#164 id=164 data-nosnippet>164</a>
<a href=#165 id=165 data-nosnippet>165</a>        <span class="comment">// Ensure the write completes before re-enabling interrupts.
<a href=#166 id=166 data-nosnippet>166</a>        </span>atomic::fence(atomic::Ordering::SeqCst);
<a href=#167 id=167 data-nosnippet>167</a>    }
<a href=#168 id=168 data-nosnippet>168</a>}
</code></pre></div></section></main></body></html>