#
# Be aware that even a small syntax error here can lead to failures in output.
#

sidebar:
    about: True # set to False or comment line if you want to remove the "how to use?" in the sidebar
    education: True # set to False if you want education in main section instead of in sidebar

    # Profile information
    name: Chen Liang
    tagline: 
    avatar: profile.jpg  #place a 100x100 picture inside /assets/images/ folder and provide the name of the file below

    # Sidebar links
    email: liangchen01xz@foxmail.com
    phone: 15155916117
    website: liangchen01xz.github.io #do not add http://
    github: liangchen01xz

    languages:
      - idiom: English
        level: CET-6 510 scores

career-profile:
    title: Career Profile
    summary: |
      - 熟悉Verilog HDL语言设计数字IC
      - 熟练使用Questasim，Vcs+Verdi，Design Compiler，Innovus等EDA工具
      - 熟悉SPI和APB2.0协议
      - 拥有较强的自主学习能力，对未知的事物抱有好奇心

education:
    - degree: MSc in Software Engineering
      university: Xidian University
      time: 2019.09 - 2022.07
    - degree: BSc in Electronic Science and Technology 
      university: Xi'an University of Technology
      time: 2015.09 - 2019.07

experiences:
    - role: 客座学生
      time: 2020.07 - 2022.02
      company: 中科院深圳先进技术研究院
      details: |
          - 独自进行NN_ASIC（神经网络加速器）VCS+Verdi 仿真环境搭建和脚本编写，已完成
          - SPI2APB模块设计，已完成
          - LSTM（长短期记忆网络）模块设计，并集成进NN_ASIC芯片中，进行中
          - 基于SMIC 40nm LL工艺的NN_ASIC芯片后端物理设计，已迭代一次，进行中
          - 参与芯片DC综合工作，进行中
          - 神经网络加速芯片计算结构优化设计以达到优化面积和功耗的目的，进行中

projects:
    title: Projects
    assignments:
      - title: Vcs+Verdi Simulation Script
        link: "https://liangchen01xz.github.io/2021/01/18/vcs-sim-scr/"
        tagline: ""

      - title: EDA课程实践
        link: "https://liangchen01xz.github.io/2021/02/01/EDA-course-design/"
        tagline: ""

      - title: Verilog课程设计
        link: "https://liangchen01xz.github.io/2021/02/02/verilog-course-design/"
        tagline: ""

      - title: FPGA驱动TFT屏显示图片
        link: "https://liangchen01xz.github.io/2020/03/18/FPGA-TFT-img-prj/"
        tagline: ""

      - title: Python爬取网络图片
        link: "https://liangchen01xz.github.io/2020/03/11/Python-Spider-prj/"
        tagline: ""

skills:
    title: Skills &amp; Proficiency

    toolset:
      - name: Verilog
        level: 98%

      - name: Vim
        level: 98%

      - name: Git
        level: 85%

      - name: Python
        level: 60%

footer: >
    Designed with <i class="fas fa-heart"></i> by <a href="http://themes.3rdwavemedia.com" target="_blank" rel="nofollow">Xiaoying Riley</a>
