<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:29.277+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'conv1/grp_fu_437_p_opcode' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:06.542+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'export_output_buffer_c1/grp_fu_1632_p_opcode' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:05.732+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_BREADY' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.266+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWUSER' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.244+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWREGION' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.220+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWQOS' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.204+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWPROT' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.189+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWCACHE' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.167+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWLOCK' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.153+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWBURST' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.136+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWSIZE' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.123+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWLEN' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.099+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWID' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.082+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWADDR' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.051+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_2/m_axi_output_r_AWVALID' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:01.038+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_BREADY' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.795+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWUSER' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.782+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWREGION' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.772+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWQOS' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.756+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWPROT' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.743+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWCACHE' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.735+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWLOCK' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.722+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWBURST' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.712+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWSIZE' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.700+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWLEN' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.687+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWID' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.676+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWADDR' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.663+1100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_1/m_axi_output_r_AWVALID' to 0." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:14:00.651+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_256_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 256). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:39.503+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_255_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 255). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:38.708+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_253_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 253). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:37.398+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_249_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 249). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:36.079+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_242_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 242). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:34.836+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_227_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 227). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:33.393+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_197_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 197). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:31.957+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_138_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 138). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:30.630+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_20_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 20). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:29.150+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_19_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 19). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:27.973+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_18_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 18). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:26.929+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-885] The II Violation in module 'load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1' (loop 'VITIS_LOOP_105_1'): Unable to schedule bus request operation ('output_r_load_17_req', src/conv2.cpp:116) on port 'output_r' (src/conv2.cpp:116) due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array.&#xD;&#xA;Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-885.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:13:25.878+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TILE_ROW' (src/conv1.cpp:25:12) in function 'conv1' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.485+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'ROW' (src/conv1.cpp:34:10) in function 'conv1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.463+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'COL' (src/conv1.cpp:35:10) in function 'conv1' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.454+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TI' (src/conv2.cpp:31:6) in function 'conv2' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.380+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TI' (src/conv3.cpp:32:6) in function 'conv3' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.356+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'TN' (src/conv3.cpp:40:7) in function 'conv3' more than one sub loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.350+1100" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'BH' (src/conv1.cpp:125:6) in function 'export_output_buffer_c1' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xD;&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:59.308+1100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop lower bound from 64 to 63 for loop 'BW' (src/conv1.cpp:59:15) in function 'conv1'." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:56.611+1100" type="Warning"/>
        <logs message="WARNING: [XFORM 203-561] Updating loop upper bound from 64 to 63 for loop 'BW' (src/conv1.cpp:59:15) in function 'conv1'." projectName="srcnn_hls" solutionName="solution1" date="2023-11-01T04:12:56.444+1100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
