0.7
2020.1
May 27 2020
20:09:33
E:/Code/Vivado/Lab 2/FPGA/Carry_Look_Ahead_Adder.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
E:/Code/Vivado/Lab 2/FPGA/Carry_Look_Ahead_Adder.srcs/sources_1/imports/Lab 2/Lab2_Team3_Carry_Look_Ahead_Adder.v,1601828221,verilog,,E:/Code/Vivado/Lab 2/FPGA/Carry_Look_Ahead_Adder.srcs/sources_1/new/Lab2_Team3_Carry_Look_Ahead_Adder_t.v,,AND;Carry_Look_Ahead_Adder;MUX;OR;XNOR;XOR;adder;one;zero,,,,,,,,
E:/Code/Vivado/Lab 2/FPGA/Carry_Look_Ahead_Adder.srcs/sources_1/new/Lab2_Team3_Carry_Look_Ahead_Adder_t.v,1601825209,verilog,,,,Lab2_Team3_Carry_Look_Ahead_Adder_t,,,,,,,,
