

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Fri Sep  2 10:04:03 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.70|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|   1905|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     56|
|Register         |        -|      -|     236|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     236|   1961|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |tmp_5_fu_167_p2         |     +    |      0|  0|   32|          32|           1|
    |Hi_assign_1_fu_215_p2   |     -    |      0|  0|    7|           6|           7|
    |Hi_assign_fu_247_p2     |     -    |      0|  0|   32|           6|          32|
    |Lo_assign_1_fu_221_p2   |     -    |      0|  0|    7|           7|           7|
    |Lo_assign_fu_253_p2     |     -    |      0|  0|   32|           6|          32|
    |tmp_11_fu_442_p2        |     -    |      0|  0|    6|           6|           6|
    |tmp_15_fu_466_p2        |     -    |      0|  0|    6|           6|           6|
    |tmp_32_fu_325_p2        |     -    |      0|  0|    6|           6|           6|
    |tmp_36_fu_346_p2        |     -    |      0|  0|    6|           6|           6|
    |ap_sig_113              |    and   |      0|  0|    1|           1|           1|
    |ap_sig_120              |    and   |      0|  0|    1|           1|           1|
    |ap_sig_537              |    and   |      0|  0|    1|           1|           1|
    |ap_sig_540              |    and   |      0|  0|    1|           1|           1|
    |ap_sig_541              |    and   |      0|  0|    1|           1|           1|
    |p_demorgan3_fu_520_p2   |    and   |      0|  0|   66|          48|          48|
    |p_demorgan_fu_399_p2    |    and   |      0|  0|   66|          48|          48|
    |tmp_25_fu_532_p2        |    and   |      0|  0|   66|          48|          48|
    |tmp_26_fu_538_p2        |    and   |      0|  0|   66|          48|          48|
    |tmp_46_fu_411_p2        |    and   |      0|  0|   66|          48|          48|
    |tmp_47_fu_417_p2        |    and   |      0|  0|   66|          48|          48|
    |tmp_nbreadreq_fu_86_p4  |    and   |      0|  0|   66|           1|           0|
    |tmp_29_fu_227_p2        |   icmp   |      0|  0|    3|           7|           7|
    |tmp_2_fu_191_p2         |   icmp   |      0|  0|   11|          32|           4|
    |tmp_3_fu_155_p2         |   icmp   |      0|  0|    3|           8|           7|
    |tmp_4_fu_197_p2         |   icmp   |      0|  0|   11|          32|           4|
    |tmp_6_fu_179_p2         |   icmp   |      0|  0|   11|          32|           3|
    |tmp_7_fu_438_p2         |   icmp   |      0|  0|   11|          32|          32|
    |tmp_9_fu_185_p2         |   icmp   |      0|  0|   11|          32|           4|
    |tmp_23_fu_514_p2        |   lshr   |      0|  0|  141|           2|          48|
    |tmp_44_fu_393_p2        |   lshr   |      0|  0|  141|           2|          48|
    |ap_sig_45               |    or    |      0|  0|    1|           1|           1|
    |p_Result_1_fu_423_p2    |    or    |      0|  0|   66|          48|          48|
    |p_Result_s_fu_544_p2    |    or    |      0|  0|   66|          48|          48|
    |tmp_12_fu_447_p3        |  select  |      0|  0|    6|           1|           6|
    |tmp_13_fu_453_p3        |  select  |      0|  0|    6|           1|           6|
    |tmp_14_fu_459_p3        |  select  |      0|  0|    6|           1|           6|
    |tmp_21_fu_500_p3        |  select  |      0|  0|   48|           1|          48|
    |tmp_33_fu_330_p3        |  select  |      0|  0|    6|           1|           6|
    |tmp_34_fu_335_p3        |  select  |      0|  0|    6|           1|           6|
    |tmp_35_fu_340_p3        |  select  |      0|  0|    6|           1|           6|
    |tmp_42_fu_380_p3        |  select  |      0|  0|   48|           1|          48|
    |tmp_19_fu_484_p2        |    shl   |      0|  0|  141|          48|          48|
    |tmp_22_fu_508_p2        |    shl   |      0|  0|  141|           2|          48|
    |tmp_40_fu_364_p2        |    shl   |      0|  0|  141|          48|          48|
    |tmp_43_fu_387_p2        |    shl   |      0|  0|  141|           2|          48|
    |tmp_24_fu_526_p2        |    xor   |      0|  0|   66|          48|           2|
    |tmp_45_fu_405_p2        |    xor   |      0|  0|   66|          48|           2|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 1905|         855|         978|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |CNT_STATE_new_4_phi_fu_120_p14                |   1|          3|    1|          3|
    |ap_NS_fsm1                                    |   2|          3|    2|          6|
    |ap_sig_ioackin_headerData_V_src_MAC_V_TREADY  |   1|          2|    1|          2|
    |byte_cnt                                      |  32|          2|   32|         64|
    |curr_header_ethertype_V                       |  16|          2|   16|         32|
    |headerData_V_dest_MAC_V_TDATA_blk_n           |   1|          2|    1|          2|
    |headerData_V_ethertype_V_TDATA_blk_n          |   1|          2|    1|          2|
    |headerData_V_src_MAC_V_TDATA_blk_n            |   1|          2|    1|          2|
    |inData_TDATA_blk_n                            |   1|          2|    1|          2|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  56|         20|   56|        115|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |CNT_STATE                                       |   1|   0|    1|          0|
    |CNT_STATE_load_reg_560                          |   1|   0|    1|          0|
    |Hi_assign_reg_613                               |  29|   0|   32|          3|
    |Lo_assign_reg_618                               |  29|   0|   32|          3|
    |ap_CS_fsm0                                      |   1|   0|    1|          0|
    |ap_CS_fsm1                                      |   2|   0|    2|          0|
    |ap_reg_ioackin_headerData_V_dest_MAC_V_TREADY   |   1|   0|    1|          0|
    |ap_reg_ioackin_headerData_V_ethertype_V_TREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_headerData_V_src_MAC_V_TREADY    |   1|   0|    1|          0|
    |byte_cnt                                        |  32|   0|   32|          0|
    |curr_header_dest_MAC_V                          |  48|   0|   48|          0|
    |curr_header_ethertype_V                         |  16|   0|   16|          0|
    |curr_header_src_MAC_V                           |  48|   0|   48|          0|
    |tmp_10_reg_631                                  |   3|   0|    6|          3|
    |tmp_29_reg_591                                  |   1|   0|    1|          0|
    |tmp_2_reg_583                                   |   1|   0|    1|          0|
    |tmp_30_reg_599                                  |   3|   0|    6|          3|
    |tmp_31_reg_607                                  |   3|   0|    6|          3|
    |tmp_4_reg_587                                   |   1|   0|    1|          0|
    |tmp_6_reg_575                                   |   1|   0|    1|          0|
    |tmp_8_reg_623                                   |   3|   0|    6|          3|
    |tmp_9_reg_579                                   |   1|   0|    1|          0|
    |tmp_data_V_reg_564                              |   8|   0|    8|          0|
    |tmp_reg_556                                     |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 236|   0|  254|         18|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |         frameSIPO        | return value |
|ap_rst_n                         |  in |    1| ap_ctrl_hs |         frameSIPO        | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |         frameSIPO        | return value |
|ap_done                          | out |    1| ap_ctrl_hs |         frameSIPO        | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |         frameSIPO        | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |         frameSIPO        | return value |
|inData_TVALID                    |  in |    1|    axis    |      inData_V_user_V     |    pointer   |
|inData_TREADY                    | out |    1|    axis    |      inData_V_user_V     |    pointer   |
|inData_TUSER                     |  in |    2|    axis    |      inData_V_user_V     |    pointer   |
|headerData_V_src_MAC_V_TREADY    |  in |    1|    axis    |  headerData_V_src_MAC_V  |    pointer   |
|headerData_V_src_MAC_V_TDATA     | out |   48|    axis    |  headerData_V_src_MAC_V  |    pointer   |
|headerData_V_src_MAC_V_TVALID    | out |    1|    axis    |  headerData_V_src_MAC_V  |    pointer   |
|inData_TDATA                     |  in |    8|    axis    |      inData_V_data_V     |    pointer   |
|headerData_V_dest_MAC_V_TDATA    | out |   48|    axis    |  headerData_V_dest_MAC_V |    pointer   |
|headerData_V_dest_MAC_V_TVALID   | out |    1|    axis    |  headerData_V_dest_MAC_V |    pointer   |
|headerData_V_dest_MAC_V_TREADY   |  in |    1|    axis    |  headerData_V_dest_MAC_V |    pointer   |
|headerData_V_ethertype_V_TDATA   | out |   16|    axis    | headerData_V_ethertype_V |    pointer   |
|headerData_V_ethertype_V_TVALID  | out |    1|    axis    | headerData_V_ethertype_V |    pointer   |
|headerData_V_ethertype_V_TREADY  |  in |    1|    axis    | headerData_V_ethertype_V |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

