/*
 * S5LBox — snapboot: the snapshot acceptance harness.
 *
 * WHY THIS EXISTS SEPARATELY FROM bootkernel. bootkernel is the debugging
 * instrument: it carries a 256 KB trace ring, a sampled profile, milestone hit
 * counts, a hot-page probe. All of that is HOST state accumulated since the
 * process started, so a run that restores a snapshot at instruction 200,000,000
 * legitimately prints different diagnostics from a run that reached the same
 * instruction the long way. Comparing those two logs would be comparing the
 * instrument, not the machine.
 *
 * snapboot performs the same machine setup as bootkernel — same kernel load,
 * same device-tree patches, same boot_args, same RAM-disk placement, same
 * kernel patch — and then prints ONLY things derived from the emulated machine.
 * It exists so the claim "a restored machine is the machine" can be tested
 * against the strongest possible evidence: two snapshot FILES, taken at the
 * same instruction count by two different processes, compared byte for byte.
 *
 *   snapboot kernel.macho -d dt.bin -c "..." -r rootfs.img -R 512 -n <steps>
 *            [--snapshot-at <steps> <file>]...   save at that instruction count
 *            [--restore <file>]                  start from a snapshot instead
 *
 * Copyright (c) 2026 j0shua-SYSON. MIT licensed.
 */
#include "macho.h"
#include "soc.h"
#include "snapshot.h"
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#define DTNAME 32

static uint8_t *slurp(const char *path, size_t *len_out) {
    FILE *f = fopen(path, "rb");
    if (!f) { perror("open"); return NULL; }
    fseek(f, 0, SEEK_END); long n = ftell(f); rewind(f);
    uint8_t *b = malloc((size_t)n ? (size_t)n : 1u);
    if (!b || fread(b, 1, (size_t)n, f) != (size_t)n) { free(b); fclose(f); return NULL; }
    fclose(f);
    *len_out = (size_t)n;
    return b;
}

static bool dump_file(const char *path, const void *bytes, size_t len) {
    FILE *f = fopen(path, "wb");
    if (!f) { perror("open dump"); return false; }
    size_t written = fwrite(bytes, 1, len, f);
    bool write_failed = written != len || ferror(f);
    bool close_failed = fclose(f) != 0;
    bool ok = !write_failed && !close_failed;
    if (!ok) {
        if (write_failed) fprintf(stderr, "write dump: short write\n");
        else perror("close dump");
    }
    return ok;
}

static uint32_t ld32(const uint8_t *p) {
    return (uint32_t)p[0] | ((uint32_t)p[1] << 8) |
           ((uint32_t)p[2] << 16) | ((uint32_t)p[3] << 24);
}

static bool peek32(s5l8900_t *m, uint32_t va, uint32_t *pa_out,
                   uint32_t *value_out, uint32_t *fault_out) {
    uint32_t pa = 0u;
    uint32_t fault = arm_mmu_translate(&m->cpu, va, ARM_ACCESS_READ, true, &pa);
    if (pa_out) *pa_out = pa;
    if (fault_out) *fault_out = fault;
    if (fault != 0u) return false;
    if (value_out) *value_out = m->cpu.bus->read32(m->cpu.bus->ctx, pa);
    return true;
}

/* --------------------------------------------------------------------------
 * Device-tree patching. This is bootkernel's logic, unchanged: iBoot fills in
 * the clock frequencies and the RAM-disk entry on real hardware, and the
 * shipped tree is a template full of zeros. The boot does not survive without
 * it, so the harness has to do the same job to reach the same machine.
 * ------------------------------------------------------------------------ */

static size_t dtn_hdr(const uint8_t *b, size_t len, size_t off,
                      uint32_t *np, uint32_t *nc) {
    if (off + 8 > len) return 0;
    *np = ld32(b + off);
    *nc = ld32(b + off + 4);
    if (*np > 4096 || *nc > 4096) return 0;
    return off + 8;
}

static size_t dtn_props_end(const uint8_t *b, size_t len, size_t off) {
    uint32_t np, nc;
    size_t p = dtn_hdr(b, len, off, &np, &nc);
    if (!p) return 0;
    for (uint32_t i = 0; i < np; i++) {
        if (p + 36 > len) return 0;
        uint32_t l = ld32(b + p + 32) & 0x7fffffffu;
        p += 36 + ((l + 3u) & ~3u);
        if (p > len) return 0;
    }
    return p;
}

static size_t dtn_end(const uint8_t *b, size_t len, size_t off, unsigned depth) {
    uint32_t np, nc;
    if (depth > 32) return 0;
    if (!dtn_hdr(b, len, off, &np, &nc)) return 0;
    size_t p = dtn_props_end(b, len, off);
    for (uint32_t i = 0; p && i < nc; i++) p = dtn_end(b, len, p, depth + 1);
    return p;
}

static uint8_t *dtn_prop(uint8_t *b, size_t len, size_t off,
                         const char *name, uint32_t *vlen) {
    uint32_t np, nc;
    size_t p = dtn_hdr(b, len, off, &np, &nc);
    if (!p) return NULL;
    for (uint32_t i = 0; i < np; i++) {
        if (p + 36 > len) return NULL;
        char nm[DTNAME + 1];
        memcpy(nm, b + p, DTNAME); nm[DTNAME] = '\0';
        uint32_t l = ld32(b + p + 32) & 0x7fffffffu;
        if (p + 36 + (size_t)l > len) return NULL;
        if (!strcmp(nm, name)) { if (vlen) *vlen = l; return b + p + 36; }
        p += 36 + ((l + 3u) & ~3u);
    }
    return NULL;
}

#define DT_NONE ((size_t)-1)

static size_t dtn_path(uint8_t *b, size_t len, const char *path) {
    size_t off = 0;
    while (path && *path) {
        while (*path == '/') path++;
        if (!*path) break;
        const char *slash = strchr(path, '/');
        size_t clen = slash ? (size_t)(slash - path) : strlen(path);
        uint32_t np, nc;
        if (!dtn_hdr(b, len, off, &np, &nc)) return DT_NONE;
        size_t c = dtn_props_end(b, len, off);
        size_t found = DT_NONE;
        for (uint32_t i = 0; c && i < nc; i++) {
            uint32_t vl = 0;
            const uint8_t *nm = dtn_prop(b, len, c, "name", &vl);
            if (nm && vl >= clen && !memcmp(nm, path, clen) &&
                (vl == clen || nm[clen] == '\0')) { found = c; break; }
            c = dtn_end(b, len, c, 0);
        }
        if (found == DT_NONE) return DT_NONE;
        off = found;
        path = slash ? slash + 1 : path + clen;
    }
    return off;
}

static bool dt_set_u32(uint8_t *b, size_t len, const char *path,
                       const char *prop, uint32_t v) {
    size_t node = dtn_path(b, len, path);
    if (node == DT_NONE) return false;
    uint32_t vl = 0;
    uint8_t *p = dtn_prop(b, len, node, prop, &vl);
    if (!p || vl != 4) return false;
    p[0] = (uint8_t)v; p[1] = (uint8_t)(v >> 8);
    p[2] = (uint8_t)(v >> 16); p[3] = (uint8_t)(v >> 24);
    return true;
}

static bool dt_set_reg(uint8_t *b, size_t len, const char *path,
                       const char *prop, uint32_t base, uint32_t size) {
    size_t node = dtn_path(b, len, path);
    if (node == DT_NONE) return false;
    uint32_t vl = 0;
    uint8_t *p = dtn_prop(b, len, node, prop, &vl);
    if (!p || vl != 8) return false;
    uint32_t vals[2] = { base, size };
    for (int i = 0; i < 2; i++) {
        p[i*4+0] = (uint8_t)vals[i];         p[i*4+1] = (uint8_t)(vals[i] >> 8);
        p[i*4+2] = (uint8_t)(vals[i] >> 16); p[i*4+3] = (uint8_t)(vals[i] >> 24);
    }
    return true;
}

static bool dt_unmatch(uint8_t *b, size_t len, const char *path) {
    size_t node = dtn_path(b, len, path);
    if (node == DT_NONE) return false;
    uint32_t vl = 0;
    uint8_t *p = dtn_prop(b, len, node, "compatible", &vl);
    if (!p || !vl) return false;
    p[0] = 'x';
    return true;
}

static bool dt_memmap_add(uint8_t *b, size_t len, const char *key,
                          uint32_t addr, uint32_t size) {
    size_t node = dtn_path(b, len, "chosen/memory-map");
    if (node == DT_NONE) return false;
    uint32_t np, nc;
    size_t p = dtn_hdr(b, len, node, &np, &nc);
    if (!p) return false;
    size_t slot = 0;
    for (uint32_t i = 0; i < np; i++) {
        if (p + 36 > len) return false;
        char nm[DTNAME + 1];
        memcpy(nm, b + p, DTNAME); nm[DTNAME] = '\0';
        uint32_t l = ld32(b + p + 32) & 0x7fffffffu;
        if (!strcmp(nm, key) && l == 8) { slot = p; break; }
        if (!slot && l == 8 && !strncmp(nm, "MemoryMapReserved-", 18) &&
            ld32(b + p + 36) == 0 && ld32(b + p + 40) == 0)
            slot = p;
        p += 36 + ((l + 3u) & ~3u);
        if (p > len) return false;
    }
    if (!slot) return false;
    memset(b + slot, 0, DTNAME);
    memcpy(b + slot, key, strlen(key) < DTNAME ? strlen(key) : DTNAME - 1);
    uint8_t *v = b + slot + 36;
    uint32_t vals[2] = { addr, size };
    for (int i = 0; i < 2; i++) {
        v[i*4+0] = (uint8_t)vals[i];         v[i*4+1] = (uint8_t)(vals[i] >> 8);
        v[i*4+2] = (uint8_t)(vals[i] >> 16); v[i*4+3] = (uint8_t)(vals[i] >> 24);
    }
    return true;
}

/* Clock rates, verbatim from bootkernel — see the long note there for sources. */
#define SB_CPU_HZ  412000000u
#define SB_BUS_HZ  103000000u
#define SB_MEM_HZ  103000000u
#define SB_PRF_HZ   51500000u
#define SB_FIX_HZ   24000000u
#define SB_TB_HZ     6000000u

static const struct { const char *path, *prop; uint32_t val; } DT_PATCH[] = {
    { "",          "clock-frequency",      SB_BUS_HZ },
    { "cpus/cpu0", "timebase-frequency",   SB_TB_HZ  },
    { "cpus/cpu0", "clock-frequency",      SB_CPU_HZ },
    { "cpus/cpu0", "bus-frequency",        SB_BUS_HZ },
    { "cpus/cpu0", "memory-frequency",     SB_MEM_HZ },
    { "cpus/cpu0", "peripheral-frequency", SB_PRF_HZ },
    { "cpus/cpu0", "fixed-frequency",      SB_FIX_HZ },
};
#define NDTPATCH ((unsigned)(sizeof DT_PATCH / sizeof DT_PATCH[0]))

/* --------------------------------------------------------------------------
 * The machine report. Everything printed here is a function of s5l8900_t and
 * nothing else, so two runs that reach the same instruction count must print
 * the same bytes — whether they got there in one process or two.
 * ------------------------------------------------------------------------ */
static void report(const s5l8900_t *m, arm_status_t st) {
    printf("=== MACHINE AT %llu RETIRED INSTRUCTIONS ===\n",
           (unsigned long long)m->cpu.cycles);
    printf("  status        : %d\n", (int)st);
    printf("  pc            : 0x%08x\n", m->cpu.r[15]);
    printf("  cpsr          : 0x%08x\n", m->cpu.cpsr);
    for (int i = 0; i < 16; i += 4)
        printf("  r%-2d %08x  r%-2d %08x  r%-2d %08x  r%-2d %08x\n",
               i, m->cpu.r[i], i+1, m->cpu.r[i+1], i+2, m->cpu.r[i+2],
               i+3, m->cpu.r[i+3]);
    for (unsigned i = 0; i < ARM_BANK_COUNT; i++)
        printf("  bank%u  r13 %08x  r14 %08x  spsr %08x\n",
               i, m->cpu.bank_r13[i], m->cpu.bank_r14[i], m->cpu.spsr[i]);
    printf("  fiq r8-12     : %08x %08x %08x %08x %08x\n",
           m->cpu.fiq_r8_12[0], m->cpu.fiq_r8_12[1], m->cpu.fiq_r8_12[2],
           m->cpu.fiq_r8_12[3], m->cpu.fiq_r8_12[4]);
    printf("  usr r8-12     : %08x %08x %08x %08x %08x\n",
           m->cpu.usr_r8_12[0], m->cpu.usr_r8_12[1], m->cpu.usr_r8_12[2],
           m->cpu.usr_r8_12[3], m->cpu.usr_r8_12[4]);
    printf("  sctlr/ttbr0   : 0x%08x / 0x%08x\n", m->cpu.cp15.sctlr, m->cpu.cp15.ttbr0);
    printf("  ttbr1/ttbcr   : 0x%08x / 0x%08x\n", m->cpu.cp15.ttbr1, m->cpu.cp15.ttbcr);
    printf("  dacr/ctxid    : 0x%08x / 0x%08x\n", m->cpu.cp15.dacr, m->cpu.cp15.context_id);
    printf("  DFSR/DFAR     : 0x%08x / 0x%08x\n", m->cpu.cp15.dfsr, m->cpu.cp15.dfar);
    printf("  IFSR/IFAR     : 0x%08x / 0x%08x\n", m->cpu.cp15.ifsr, m->cpu.cp15.ifar);
    printf("  tpidr rw/ro/p : %08x %08x %08x\n", m->cpu.cp15.tpidrurw,
           m->cpu.cp15.tpidruro, m->cpu.cp15.tpidrprw);
    printf("  excl          : valid=%d addr=0x%08x\n", m->cpu.excl_valid, m->cpu.excl_addr);
    printf("  vfp exc/scr   : %08x %08x\n", m->cpu.vfp_fpexc, m->cpu.vfp_fpscr);
    printf("  lines         : irq=%d fiq=%d  abort_pending=%d fsr=%08x far=%08x\n",
           m->cpu.irq_line, m->cpu.fiq_line, m->cpu.abort_pending,
           m->cpu.abort_fsr, m->cpu.abort_far);
    for (unsigned v = 0; v < S5L8900_VIC_COUNT; v++)
        printf("  VIC%u          : raw=%08x soft=%08x en=%08x sel=%08x\n",
               v, m->vic[v].raw, m->vic[v].soft, m->vic[v].enable, m->vic[v].select);
    printf("  timer         : ticks=%llu latch=%08x cfg=%08x t4=%08x/%08x "
           "cnt=%u/%u val=%u\n",
           (unsigned long long)m->timer.ticks, m->timer.irqlatch, m->timer.config,
           m->timer.t4_config, m->timer.t4_state, m->timer.t4_count,
           m->timer.t4_count2, m->timer.t4_value);
    printf("  tb_accum      : %llu\n", (unsigned long long)m->tb_accum);
    printf("  power         : state=%08x cfg0=%08x cfg1=%08x sram=%08x\n",
           m->power.state, m->power.cfg0, m->power.cfg1, m->power.sram);
    printf("  buttons       : pressed=%02x sets=%llu refused=%llu edges=%llu\n",
           m->buttons.pressed,
           (unsigned long long)m->buttons.sets,
           (unsigned long long)m->buttons.refused,
           (unsigned long long)m->buttons.edges);
    printf("  mtz2          : reset=%d hbpp=%d power=%d pins=%d/%d/%d "
           "power_edges=%llu reset_edges=%llu select_edges=%llu "
           "probes=%llu execs=%llu packets=%llu frames=%llu/%llu "
           "refused=%llu\n",
           m->mtz2.in_reset, m->mtz2.hbpp_mode, m->mtz2.power_level,
           s5l_gpio_pin(&m->gpio, MTZ2_PIN_RESET),
           s5l_gpio_pin(&m->gpio, MTZ2_PIN_SELECT),
           s5l_gpio_pin(&m->gpio, MTZ2_PIN_POWER),
           (unsigned long long)m->mtz2.power_edges,
           (unsigned long long)m->mtz2.resets,
           (unsigned long long)m->mtz2.select_edges,
           (unsigned long long)m->mtz2.hbpp_probes,
           (unsigned long long)m->mtz2.hbpp_execs,
           (unsigned long long)m->mtz2.packets,
           (unsigned long long)m->mtz2.frames_read,
           (unsigned long long)m->mtz2.frames_queued,
           (unsigned long long)m->mtz2.injects_refused);
    printf("  spi1          : control=%08x setup=%08x cnt=%u left=%u "
           "status=%08x fifo=%u/%u cs=%u words=%llu reads=%llu "
           "under=%llu over=%llu\n",
           m->spi[1].control, m->spi[1].setup, m->spi[1].cnt,
           m->spi[1].words_left, m->spi[1].status,
           m->spi[1].tx_level, m->spi[1].rx_level,
           m->spi[1].cs & S5L_SPI_CS_ROUTE_MASK,
           (unsigned long long)m->spi[1].words,
           (unsigned long long)m->spi[1].rx_reads,
           (unsigned long long)m->spi[1].rx_underruns,
           (unsigned long long)m->spi[1].rx_overruns);
    for (unsigned g = 0; g < S5L_GPIOIC_GROUPS; g++)
        printf("  gpioic%u       : raw=%08x stat=%08x en=%08x "
               "level=%08x type=%08x driven=%08x\n",
               g, m->gpioic.raw[g], m->gpioic.stat[g], m->gpioic.en[g],
               m->gpioic.level[g], m->gpioic.type[g],
               m->gpioic.driven[g]);
    printf("  pcf50635      : ptr=%02x have=%d read=%d r=%llu w=%llu "
           "unknown=%llu/%llu int=%02x/%02x/%02x/%02x/%02x\n",
           m->pmu.ptr, m->pmu.have_ptr, m->pmu.reading,
           (unsigned long long)m->pmu.reg_reads,
           (unsigned long long)m->pmu.reg_writes,
           (unsigned long long)m->pmu.unknown_reads,
           (unsigned long long)m->pmu.unknown_writes,
           m->pmu.regs[PCF50635_INT1], m->pmu.regs[PCF50635_INT2],
           m->pmu.regs[PCF50635_INT3], m->pmu.regs[PCF50635_INT4],
           m->pmu.regs[PCF50635_INT5]);
    for (unsigned reg = 0; reg < PCF50635_NREG; reg++)
        if (m->pmu.written[reg])
            printf("    reg[%02x]    : %02x\n", reg, m->pmu.regs[reg]);
    /* The DWC2 block's only writable register, and therefore the whole of what
     * a snapshot can get wrong about it. A snapshotted field that never reaches
     * this report is invisible to a save/restore diff, which is the blind spot
     * this report exists to close. */
    printf("  usb-otg       : pcgcctl=%08x\n", m->usbotg.pcgcctl);
    printf("  clcd          : ctrl=%08x status=%08x mask=%08x scanning=%d frames=%llu\n",
           m->clcd.ctrl, m->clcd.intstatus, m->clcd.intmask, m->clcd.scanning,
           (unsigned long long)m->clcd.frames);
    printf("  tvout        : running=%d irq30=%d frame=%u/%u frames=%llu "
           "ctrl=%08x mixer=%08x sdo=%08x pending/mask=%08x/%08x\n",
           s5l_tvout_running(&m->tvout), s5l_tvout_irq(&m->tvout),
           m->tvout.frame_accum, m->tvout.frame_ticks,
           (unsigned long long)m->tvout.frames,
           s5l_tvout_read(&m->tvout, S5L_TVOUT_BANK_CTRL, 0u, 4u),
           s5l_tvout_read(&m->tvout, S5L_TVOUT_BANK_MIXER, 0u, 4u),
           s5l_tvout_read(&m->tvout, S5L_TVOUT_BANK_SDO, 0u, 4u),
           s5l_tvout_read(&m->tvout, S5L_TVOUT_BANK_SDO,
                          TVOUT_SDO_IRQ, 4u),
           s5l_tvout_read(&m->tvout, S5L_TVOUT_BANK_SDO,
                          TVOUT_SDO_IRQMASK, 4u));
    printf("  unmapped      : reads=%llu writes=%llu pages=%u\n",
           (unsigned long long)m->unmapped_reads,
           (unsigned long long)m->unmapped_writes, m->unmapped_addr_count);
    for (unsigned i = 0; i < m->unmapped_addr_count; i++)
        printf("    0x%08x\n", m->unmapped_addr[i]);
    for (unsigned i = 0; i < m->stub_count; i++)
        printf("  stub %-10s r=%llu w=%llu oob=%llu\n", m->stubs[i].name,
               (unsigned long long)m->stubs[i].reads,
               (unsigned long long)m->stubs[i].writes,
               (unsigned long long)m->stubs[i].oob);
    printf("=== KERNEL UART OUTPUT (%zu bytes) ===\n", m->uart0.tx_len);
    fwrite(m->uart0.tx, 1, m->uart0.tx_len, stdout);
    printf("\n=== END ===\n");
}

int main(int argc, char **argv) {
    if (argc < 2) {
        fprintf(stderr,
            "usage: %s <kernel.macho> [-d dt.bin] [-c cmdline] [-r ramdisk]\n"
            "          [-R ram-MB] [-n steps] [-p physbase] [-V virtbase]\n"
            "          [--snapshot-at <steps> <file>] [--restore <file>]\n"
            "          [--press-power | --wake-power]\n"
            "          [--probe-mbx2d | --probe-mbx2d-at <ring-off> <count>\n"
            "           | --probe-mbx3d]\n"
            "          [--release-power-after <steps>]\n"
            "          [--dump-ram <file>]\n"
            "          [--peek <virtual-address>]...\n"
            "          [--break-pc <address> [--break-reg <0..15> <value>]]\n",
            argv[0]);
        return 1;
    }
    uint32_t phys_base = S5L8900_SDRAM_BASE;
    uint32_t virt_base = 0xc0000000u;
    uint64_t steps = 2000000ull;
    const char *dtpath = NULL, *rdpath = NULL, *restore = NULL;
    const char *dump_ram = NULL;
    bool press_power = false;
    bool wake_power = false;
    bool probe_mbx2d = false;
    bool probe_mbx2d_at = false;
    uint32_t probe_mbx2d_offset = 0u;
    uint32_t probe_mbx2d_count = 0u;
    bool probe_mbx3d = false;
    bool release_power = false;
    uint64_t release_power_after = 0u;
    bool break_pc_set = false;
    uint32_t break_pc = 0u;
    int break_reg = -1;
    uint32_t break_value = 0u;
    const char *cmdline = "debug=0x8 serial=1";
    uint32_t ram_size = 128u << 20;
    unsigned ba_rev = 1, ba_ver = 6;
    s5l8900_cpu_backend_t cpu_backend_choice = S5L8900_CPU_BACKEND_INTERPRETER;

    struct { uint64_t at; const char *path; } snaps[8];
    unsigned nsnaps = 0;
    uint32_t peeks[64];
    unsigned npeeks = 0;

    for (int i = 2; i < argc; i++) {
        if (!strcmp(argv[i], "--cached-cpu")) {
            cpu_backend_choice = S5L8900_CPU_BACKEND_CACHED_BLOCK;
            continue;
        }
        if (!strcmp(argv[i], "--ir-cpu")) {
            cpu_backend_choice = S5L8900_CPU_BACKEND_IR_OPTIMIZED;
            continue;
        }
        if (!strcmp(argv[i], "--jit-cpu")) {
            cpu_backend_choice = S5L8900_CPU_BACKEND_JIT;
            continue;
        }
        if (!strcmp(argv[i], "--cpu-backend") && i + 1 < argc) {
            const char *val = argv[++i];
            if (!strcmp(val, "interp") || !strcmp(val, "interpreter")) {
                cpu_backend_choice = S5L8900_CPU_BACKEND_INTERPRETER;
            } else if (!strcmp(val, "cached") || !strcmp(val, "block")) {
                cpu_backend_choice = S5L8900_CPU_BACKEND_CACHED_BLOCK;
            } else if (!strcmp(val, "ir") || !strcmp(val, "opt")) {
                cpu_backend_choice = S5L8900_CPU_BACKEND_IR_OPTIMIZED;
            } else if (!strcmp(val, "jit")) {
                cpu_backend_choice = S5L8900_CPU_BACKEND_JIT;
            } else {
                fprintf(stderr, "unknown CPU backend: %s\n", val);
                return 1;
            }
            continue;
        }
        if (!strcmp(argv[i], "--snapshot-at") && i + 2 < argc) {
            if (nsnaps < 8) {
                snaps[nsnaps].at   = strtoull(argv[i + 1], NULL, 0);
                snaps[nsnaps].path = argv[i + 2];
                nsnaps++;
            }
            i += 2; continue;
        }
        if (!strcmp(argv[i], "--press-power")) {
            press_power = true;
            continue;
        }
        if (!strcmp(argv[i], "--wake-power")) {
            wake_power = true;
            continue;
        }
        if (!strcmp(argv[i], "--probe-mbx3d")) {
            probe_mbx3d = true;
            continue;
        }
        if (!strcmp(argv[i], "--probe-mbx2d")) {
            probe_mbx2d = true;
            continue;
        }
        if (!strcmp(argv[i], "--probe-mbx2d-at") && i + 2 < argc) {
            probe_mbx2d_at = true;
            probe_mbx2d_offset =
                (uint32_t)strtoul(argv[i + 1], NULL, 0);
            probe_mbx2d_count =
                (uint32_t)strtoul(argv[i + 2], NULL, 0);
            i += 2;
            continue;
        }
        if (!strcmp(argv[i], "--release-power-after") && i + 1 < argc) {
            release_power = true;
            release_power_after = strtoull(argv[++i], NULL, 0);
            continue;
        }
        if (!strcmp(argv[i], "--break-reg") && i + 2 < argc) {
            break_reg = (int)strtol(argv[i + 1], NULL, 0);
            break_value = (uint32_t)strtoul(argv[i + 2], NULL, 0);
            if (break_reg < 0 || break_reg > 15) {
                fprintf(stderr, "--break-reg index must be 0..15\n");
                return 1;
            }
            i += 2;
            continue;
        }
        if (i + 1 >= argc) {
            fprintf(stderr, "missing value for %s\n", argv[i]);
            return 1;
        }
        if      (!strcmp(argv[i], "--restore")) restore  = argv[++i];
        else if (!strcmp(argv[i], "--dump-ram")) dump_ram = argv[++i];
        else if (!strcmp(argv[i], "--peek")) {
            uint32_t va = (uint32_t)strtoul(argv[++i], NULL, 0);
            if (npeeks < sizeof peeks / sizeof peeks[0]) peeks[npeeks++] = va;
        }
        else if (!strcmp(argv[i], "--break-pc")) {
            break_pc = (uint32_t)strtoul(argv[++i], NULL, 0);
            break_pc_set = true;
        }
        else if (!strcmp(argv[i], "-p")) phys_base = (uint32_t)strtoul(argv[++i], NULL, 0);
        else if (!strcmp(argv[i], "-V")) virt_base = (uint32_t)strtoul(argv[++i], NULL, 0);
        else if (!strcmp(argv[i], "-n")) steps     = strtoull(argv[++i], NULL, 0);
        else if (!strcmp(argv[i], "-d")) dtpath    = argv[++i];
        else if (!strcmp(argv[i], "-c")) cmdline   = argv[++i];
        else if (!strcmp(argv[i], "-r")) rdpath    = argv[++i];
        else if (!strcmp(argv[i], "-R")) ram_size  = (uint32_t)strtoul(argv[++i], NULL, 0) << 20;
        else { fprintf(stderr, "unknown argument %s\n", argv[i]); return 1; }
    }

    if (break_reg >= 0 && !break_pc_set) {
        fprintf(stderr, "--break-reg requires --break-pc\n");
        return 1;
    }
    if (press_power && wake_power) {
        fprintf(stderr, "--press-power and --wake-power are mutually exclusive\n");
        return 1;
    }
    if (release_power && !press_power && !wake_power) {
        fprintf(stderr,
                "--release-power-after requires --press-power or --wake-power\n");
        return 1;
    }
    unsigned mbx_probe_count = (probe_mbx2d ? 1u : 0u) +
                               (probe_mbx2d_at ? 1u : 0u) +
                               (probe_mbx3d ? 1u : 0u);
    if (mbx_probe_count > 1u) {
        fprintf(stderr, "MBX probe modes are mutually exclusive\n");
        return 1;
    }
    if (mbx_probe_count && !restore) {
        fprintf(stderr, "MBX probe modes require --restore\n");
        return 1;
    }
    if (probe_mbx2d_at &&
        ((probe_mbx2d_offset & 3u) != 0u ||
         probe_mbx2d_offset >= S5L_MBX_2D_RING_SIZE ||
         probe_mbx2d_count == 0u || probe_mbx2d_count > 255u)) {
        fprintf(stderr,
                "--probe-mbx2d-at requires an aligned ring offset below "
                "0x%x and a count from 1 to 255\n",
                S5L_MBX_2D_RING_SIZE);
        return 1;
    }

    /* The kernel's static map tops out at 0xe0000000; see bootkernel. */
    const uint32_t KERN_MEMSIZE_MAX = 0x20000000u;
    if (ram_size > KERN_MEMSIZE_MAX) ram_size = KERN_MEMSIZE_MAX;

    size_t len = 0;
    uint8_t *img = slurp(argv[1], &len);
    if (!img) return 1;

    macho_t mo;
    macho_status_t mst = macho_parse(img, len, &mo);
    if (mst != MACHO_OK) { fprintf(stderr, "macho: %s\n", macho_strerror(mst)); return 2; }
    if (!mo.has_entry)   { fprintf(stderr, "no entry point\n"); return 2; }

    s5l8900_t mach;
    if (!s5l8900_init(&mach, phys_base, ram_size)) { fprintf(stderr, "init failed\n"); return 1; }
    mach.trace_devices = true;
    if (!s5l8900_set_cpu_backend(&mach, cpu_backend_choice)) {
        fprintf(stderr, "could not allocate the cached interpreter\n");
        return 1;
    }

    for (unsigned i = 0; i < mo.segment_count; i++) {
        macho_segment_t *s = &mo.segments[i];
        if (!s->filesize || s->vmaddr < virt_base) continue;
        s5l8900_load(&mach, s->vmaddr - virt_base + phys_base, img + s->fileoff, s->filesize);
    }

    /* The IORTC wait patch — without it the boot idles for 30 guest seconds. */
    {
        uint32_t pa = 0xc0175b3eu - virt_base + phys_base;
        uint8_t got = mach.bus.read8(mach.bus.ctx, pa);
        if (got == 0x1e) mach.bus.write8(mach.bus.ctx, pa, 0x00);
        else fprintf(stderr, "note: kpatch site holds %02x, not 1e — skipped\n", got);
    }

    uint32_t dt_pa = (mo.vm_high - virt_base + phys_base + 0xfffu) & ~0xfffu;
    size_t dt_n = 0;
    uint8_t *dt = dtpath ? slurp(dtpath, &dt_n) : NULL;
    uint32_t dt_len = dt ? (uint32_t)dt_n : 0;

    size_t rd_n = 0;
    uint8_t *rd = rdpath ? slurp(rdpath, &rd_n) : NULL;
    if (rdpath && !rd) { fprintf(stderr, "ramdisk: cannot read %s\n", rdpath); return 1; }

    uint32_t ba_pa  = (dt_pa + dt_len + 0xfffu) & ~0xfffu;
    uint32_t rd_pa  = (ba_pa + 0x1000u + 0xfffu) & ~0xfffu;
    uint32_t rd_len = (uint32_t)((rd_n + 0xfffu) & ~(size_t)0xfffu);
    uint32_t top_of_kernel_data = rd ? ((rd_pa + rd_len + 0x3fffu) & ~0x3fffu)
                                     : ((ba_pa + 0x1000u + 0x3fffu) & ~0x3fffu);
    uint32_t rd_dt_addr = rd_pa - phys_base + virt_base;

    if (dt) {
        for (unsigned i = 0; i < NDTPATCH; i++)
            dt_set_u32(dt, dt_n, DT_PATCH[i].path, DT_PATCH[i].prop, DT_PATCH[i].val);
        dt_set_reg(dt, dt_n, "memory", "reg", phys_base, ram_size);
        if (rd) dt_memmap_add(dt, dt_n, "RAMDisk", rd_dt_addr, rd_len);
        dt_unmatch(dt, dt_n, "arm-io/mbx");
        s5l8900_load(&mach, dt_pa, dt, dt_n);
        free(dt);
    }
    if (rd) { s5l8900_load(&mach, rd_pa, rd, rd_n); free(rd); }

    char cmdbuf[512];
    if (rd && !strstr(cmdline, "rd=")) {
        snprintf(cmdbuf, sizeof cmdbuf, "%s%srd=md0", cmdline, *cmdline ? " " : "");
        cmdline = cmdbuf;
    }

    uint8_t ba[0x138];
    memset(ba, 0, sizeof ba);
#define PUT16(o, v) do { ba[o] = (uint8_t)(v); ba[(o)+1] = (uint8_t)((v) >> 8); } while (0)
#define PUT32(o, v) do { ba[o] = (uint8_t)(v); ba[(o)+1] = (uint8_t)((v) >> 8); \
                         ba[(o)+2] = (uint8_t)((v) >> 16); ba[(o)+3] = (uint8_t)((v) >> 24); } while (0)
    PUT16(0x00, ba_rev);
    PUT16(0x02, ba_ver);
    PUT32(0x04, virt_base);
    PUT32(0x08, phys_base);
    PUT32(0x0c, ram_size);
    PUT32(0x10, top_of_kernel_data);
    PUT32(0x14, 0);                      /* v_baseAddr: no framebuffer */
    PUT32(0x18, 0);                      /* v_display: kernel text console */
    PUT32(0x1c, 320 * 4);
    PUT32(0x20, 320);
    PUT32(0x24, 480);
    PUT32(0x28, 32);
    PUT32(0x2c, 0);
    PUT32(0x30, dt_len ? (dt_pa - phys_base + virt_base) : 0);
    PUT32(0x34, dt_len);
    memcpy(ba + 0x38, cmdline, strlen(cmdline) < 255 ? strlen(cmdline) : 255);
#undef PUT16
#undef PUT32
    s5l8900_load(&mach, ba_pa, ba, sizeof ba);

    mach.cpu.r[15] = mo.entry - virt_base + phys_base;
    mach.cpu.r[0]  = ba_pa;

    if (restore) {
        snapshot_status_t rs = snapshot_load(&mach, restore);
        if (rs != SNAP_OK) {
            fprintf(stderr, "restore %s: %s\n", restore, snapshot_strerror(rs));
            return 3;
        }
        fprintf(stderr, "restored %s at %llu instructions\n",
                restore, (unsigned long long)mach.cpu.cycles);
    }

    if (probe_mbx2d_at) {
        const char *why = "unknown rejection";
        uint64_t reason_hash = 0u;
        bool accepted = s5l_mbx_probe_2d_submit(
            &mach.mbx, &mach.bus,
            S5L_MBX_2D_RING_BASE + probe_mbx2d_offset,
            probe_mbx2d_count, &reason_hash, &why);
        fprintf(stderr,
                "MBX2D exact submit probe: ring+0x%04x commands=%u %s "
                "reason_hash=%016llx%s%s\n",
                probe_mbx2d_offset, probe_mbx2d_count,
                accepted ? "accepted" : "rejected",
                (unsigned long long)reason_hash,
                accepted ? "" : ": ", accepted ? "" : why);
        return accepted ? 0 : 6;
    }

    if (probe_mbx2d) {
        struct rejection_family {
            const char *why;
            uint32_t count;
            uint32_t first_off;
            uint32_t last_off;
        } families[32] = {{0}};
        uint32_t family_count = 0u;
        uint32_t candidates = 0u;
        uint32_t accepted = 0u;
        uint32_t rejected = 0u;

        for (uint32_t off = S5L_MBX_2D_RING_BASE;
             off < S5L_MBX_2D_RING_BASE + S5L_MBX_2D_RING_SIZE;
             off += 4u) {
            uint32_t head = s5l_mbx_read(&mach.mbx, off);
            if (head != S5L_MBX_2D_COMMAND_HEADER &&
                !(off == S5L_MBX_2D_RING_BASE &&
                  head == S5L_MBX_2D_SUBMIT))
                continue;

            candidates++;
            const char *why = "unknown rejection";
            uint32_t packet_words = 0u;
            if (s5l_mbx_probe_2d_packet(&mach.mbx, &mach.bus, off,
                                        &packet_words, &why)) {
                accepted++;
                continue;
            }

            rejected++;
            uint32_t family = 0u;
            while (family < family_count &&
                   strcmp(families[family].why, why))
                family++;
            if (family == family_count &&
                family_count < sizeof families / sizeof families[0]) {
                families[family].why = why;
                families[family].first_off = off;
                family_count++;
            }
            if (family < family_count) {
                families[family].count++;
                families[family].last_off = off;
            }
        }

        fprintf(stderr,
                "MBX2D retained-ring probe: candidates=%u accepted=%u "
                "rejected=%u families=%u\n",
                candidates, accepted, rejected, family_count);
        for (uint32_t i = 0u; i < family_count; i++) {
            fprintf(stderr,
                    "  rejected=%u first=ring+0x%04x last=ring+0x%04x: %s\n",
                    families[i].count,
                    families[i].first_off - S5L_MBX_2D_RING_BASE,
                    families[i].last_off - S5L_MBX_2D_RING_BASE,
                    families[i].why);
        }
        if (!candidates || rejected) return 6;
        return 0;
    }

    if (probe_mbx3d) {
        uint64_t completed_before = mach.mbx_telemetry.completed_3d;
        uint64_t rejected_before = mach.mbx_telemetry.rejected_3d;
        uint32_t status_before = mach.mbx.status;

        /* Prime the existing read-only trace switch before the retry. The 3D
         * decoder prints its exact fail-closed reason only when that switch is
         * active, and snapshot restore itself performs no guest register
         * accesses. This retries the captured STARTRENDER against an isolated
         * restored copy; it never writes the snapshot file. */
        (void)s5l_mbx_read(&mach.mbx, S5L_MBX_STATUS);
        bool accepted = s5l_mbx_process_3d(
            &mach.mbx, &mach.bus, S5L_MBX_STARTRENDER, 1u,
            &mach.mbx_telemetry);
        fprintf(stderr,
                "MBX3D restored-state probe: %s status=%08x->%08x "
                "completed=+%llu rejected=+%llu\n",
                accepted ? "accepted" : "rejected", status_before,
                mach.mbx.status,
                (unsigned long long)(mach.mbx_telemetry.completed_3d -
                                     completed_before),
                (unsigned long long)(mach.mbx_telemetry.rejected_3d -
                                     rejected_before));
        if (!accepted) return 6;
    }

    if (press_power || wake_power) {
        if (!restore) {
            fprintf(stderr, "%s requires --restore\n",
                    wake_power ? "--wake-power" : "--press-power");
            return 1;
        }
        if (wake_power && !s5l_pcf50635_in_standby(&mach.pmu)) {
            fprintf(stderr, "restored machine is not in PMU standby\n");
            return 6;
        }
        if (!s5l8900_set_button(&mach, S5L_BUTTON_HOLD, true)) {
            fprintf(stderr, "Power press was refused\n");
            return 6;
        }
        if (wake_power)
            fprintf(stderr,
                    "Power wake reset CPU to retained RAM at 0x%08x\n",
                    mach.cpu.r[15]);
        else
            fprintf(stderr,
                    "Power press accepted outside PMU standby at 0x%08x\n",
                    mach.cpu.r[15]);
    }

    arm_status_t st = ARM_OK;
    uint64_t wake_at = mach.cpu.cycles;
    uint64_t release_refusals = 0u;
    bool release_done = false;
    uint64_t n = mach.cpu.cycles;      /* continue from where the machine is */
    for (; n < steps; n++) {
        if (release_power && !release_done &&
            mach.cpu.cycles - wake_at >= release_power_after) {
            if (s5l8900_set_button(&mach, S5L_BUTTON_HOLD, false)) {
                release_done = true;
                fprintf(stderr,
                        "Power release accepted at %llu instructions after "
                        "%llu refusal(s)\n",
                        (unsigned long long)mach.cpu.cycles,
                        (unsigned long long)release_refusals);
            } else {
                release_refusals++;
            }
        }
        if (break_pc_set && mach.cpu.r[15] == break_pc &&
            (break_reg < 0 || mach.cpu.r[break_reg] == break_value)) {
            fprintf(stderr, "break at pc=0x%08x r%d=0x%08x after %llu instructions\n",
                    mach.cpu.r[15], break_reg,
                    break_reg < 0 ? 0u : mach.cpu.r[break_reg],
                    (unsigned long long)mach.cpu.cycles);
            break;
        }
        st = arm_step(&mach.cpu);
        if (st != ARM_OK) { n++; break; }
        s5l8900_tick(&mach, 1);
        for (unsigned s = 0; s < nsnaps; s++) {
            if (snaps[s].at != mach.cpu.cycles) continue;
            snapshot_status_t ss = snapshot_save(&mach, snaps[s].path);
            fprintf(stderr, "snapshot @%llu -> %s: %s\n",
                    (unsigned long long)mach.cpu.cycles, snaps[s].path,
                    snapshot_strerror(ss));
            if (ss != SNAP_OK) return 4;
        }
    }
    if (release_power && !release_done)
        fprintf(stderr,
                "Power release was not accepted before the run ended "
                "(%llu refusal(s))\n",
                (unsigned long long)release_refusals);

    if (dump_ram && !dump_file(dump_ram, mach.ram, mach.ram_size)) {
        s5l8900_free(&mach);
        free(img);
        return 5;
    }
    for (unsigned i = 0; i < npeeks; i++) {
        uint32_t pa = 0u, value = 0u, fault = 0u;
        if (peek32(&mach, peeks[i], &pa, &value, &fault))
            printf("peek 0x%08x -> 0x%08x = 0x%08x\n",
                   peeks[i], pa, value);
        else
            printf("peek 0x%08x -> fault 0x%08x\n", peeks[i], fault);
    }

    report(&mach, st);
    s5l8900_free(&mach);
    free(img);
    return 0;
}
