{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743538914889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743538914889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  1 17:21:54 2025 " "Processing started: Tue Apr  1 17:21:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743538914889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538914889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off coprocessador -c coprocessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off coprocessador -c coprocessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538914889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743538915051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743538915051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/mem_Interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/mem_Interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_Interface " "Found entity 1: mem_Interface" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/mem_Interface.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/mem_Interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918771 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "coprocessador.v(70) " "Verilog HDL information at coprocessador.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743538918771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 coprocessador " "Found entity 1: coprocessador" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_transpose_module " "Found entity 1: alu_transpose_module" {  } { { "../alu/alu_transpose_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_sum_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_sum_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_sum_module " "Found entity 1: alu_sum_module" {  } { { "../alu/alu_sum_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_sum_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_subtraction_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_subtraction_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_subtraction_module " "Found entity 1: alu_subtraction_module" {  } { { "../alu/alu_subtraction_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_subtraction_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_scalar_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_scalar_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_scalar_module " "Found entity 1: alu_scalar_module" {  } { { "../alu/alu_scalar_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_scalar_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_opposite_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_opposite_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_opposite_module " "Found entity 1: alu_opposite_module" {  } { { "../alu/alu_opposite_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_opposite_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_multiplication_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_multiplication_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_multiplication_module " "Found entity 1: alu_multiplication_module" {  } { { "../alu/alu_multiplication_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_multiplication_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu_determinant_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu_determinant_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_determinant_module " "Found entity 1: alu_determinant_module" {  } { { "../alu/alu_determinant_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_determinant_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/aluno/Documentos/GUIROBLUC/alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/aluno/Documentos/GUIROBLUC/alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow_flag alu_transpose_module.v(7) " "Verilog HDL Implicit Net warning at alu_transpose_module.v(7): created implicit net for \"overflow_flag\"" {  } { { "../alu/alu_transpose_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918773 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "done alu_transpose_module.v(10) " "Verilog HDL Implicit Net warning at alu_transpose_module.v(10): created implicit net for \"done\"" {  } { { "../alu/alu_transpose_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(36) " "Verilog HDL Instantiation warning at top.v(36): instance has no name" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1743538918774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743538918794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_Interface mem_Interface:mem " "Elaborating entity \"mem_Interface\" for hierarchy \"mem_Interface:mem\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" "mem" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory mem_Interface:mem\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"mem_Interface:mem\|Memory:mem\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/mem_Interface.v" "mem" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/mem_Interface.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" "altsyncram_component" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918840 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Parameter \"width_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538918840 ""}  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/Memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743538918840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1pn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1pn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1pn1 " "Found entity 1: altsyncram_1pn1" {  } { { "db/altsyncram_1pn1.tdf" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/altsyncram_1pn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1pn1 mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated " "Elaborating entity \"altsyncram_1pn1\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1e2 " "Found entity 1: altsyncram_k1e2" {  } { { "db/altsyncram_k1e2.tdf" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/altsyncram_k1e2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538918917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538918917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1e2 mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|altsyncram_k1e2:altsyncram1 " "Elaborating entity \"altsyncram_k1e2\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|altsyncram_k1e2:altsyncram1\"" {  } { { "db/altsyncram_1pn1.tdf" "altsyncram1" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/altsyncram_1pn1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538918917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1pn1.tdf" "mgl_prim2" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/altsyncram_1pn1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919294 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_1pn1.tdf" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/altsyncram_1pn1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919313 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 9 " "Parameter \"SHIFT_COUNT_BITS\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 256 " "Parameter \"WIDTH_WORD\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743538919313 ""}  } { { "db/altsyncram_1pn1.tdf" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/altsyncram_1pn1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743538919313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"mem_Interface:mem\|Memory:mem\|altsyncram:altsyncram_component\|altsyncram_1pn1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 799 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coprocessador coprocessador:comb_3 " "Elaborating entity \"coprocessador\" for hierarchy \"coprocessador:comb_3\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" "comb_3" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919682 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix_size coprocessador.v(22) " "Verilog HDL or VHDL warning at coprocessador.v(22): object \"matrix_size\" assigned a value but never read" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743538919682 "|top|coprocessador:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "200 15 coprocessador.v(84) " "Verilog HDL assignment warning at coprocessador.v(84): truncated value with size 200 to match size of target (15)" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743538919683 "|top|coprocessador:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu coprocessador:comb_3\|alu:ALU " "Elaborating entity \"alu\" for hierarchy \"coprocessador:comb_3\|alu:ALU\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" "ALU" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/coprocessador.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919729 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum_C alu.v(67) " "Verilog HDL Always Construct warning at alu.v(67): variable \"sum_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sum_ovf alu.v(68) " "Verilog HDL Always Construct warning at alu.v(68): variable \"sum_ovf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_C alu.v(71) " "Verilog HDL Always Construct warning at alu.v(71): variable \"sub_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sub_ovf alu.v(72) " "Verilog HDL Always Construct warning at alu.v(72): variable \"sub_ovf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opposite_C alu.v(80) " "Verilog HDL Always Construct warning at alu.v(80): variable \"opposite_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "opposite_ovf alu.v(81) " "Verilog HDL Always Construct warning at alu.v(81): variable \"opposite_ovf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "transpose_C alu.v(84) " "Verilog HDL Always Construct warning at alu.v(84): variable \"transpose_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scalar_C alu.v(87) " "Verilog HDL Always Construct warning at alu.v(87): variable \"scalar_C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "scalar_ovf alu.v(88) " "Verilog HDL Always Construct warning at alu.v(88): variable \"scalar_ovf\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../alu/alu.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1743538919731 "|top|coprocessador:comb_3|alu:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sum_module coprocessador:comb_3\|alu:ALU\|alu_sum_module:sum " "Elaborating entity \"alu_sum_module\" for hierarchy \"coprocessador:comb_3\|alu:ALU\|alu_sum_module:sum\"" {  } { { "../alu/alu.v" "sum" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_subtraction_module coprocessador:comb_3\|alu:ALU\|alu_subtraction_module:sub " "Elaborating entity \"alu_subtraction_module\" for hierarchy \"coprocessador:comb_3\|alu:ALU\|alu_subtraction_module:sub\"" {  } { { "../alu/alu.v" "sub" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_opposite_module coprocessador:comb_3\|alu:ALU\|alu_opposite_module:opposite " "Elaborating entity \"alu_opposite_module\" for hierarchy \"coprocessador:comb_3\|alu:ALU\|alu_opposite_module:opposite\"" {  } { { "../alu/alu.v" "opposite" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_transpose_module coprocessador:comb_3\|alu:ALU\|alu_transpose_module:transpose " "Elaborating entity \"alu_transpose_module\" for hierarchy \"coprocessador:comb_3\|alu:ALU\|alu_transpose_module:transpose\"" {  } { { "../alu/alu.v" "transpose" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919778 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_flag alu_transpose_module.v(7) " "Verilog HDL or VHDL warning at alu_transpose_module.v(7): object \"overflow_flag\" assigned a value but never read" {  } { { "../alu/alu_transpose_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743538919778 "|top|coprocessador:comb_3|alu:ALU|alu_transpose_module:transpose"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done alu_transpose_module.v(10) " "Verilog HDL or VHDL warning at alu_transpose_module.v(10): object \"done\" assigned a value but never read" {  } { { "../alu/alu_transpose_module.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu_transpose_module.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743538919778 "|top|coprocessador:comb_3|alu:ALU|alu_transpose_module:transpose"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_scalar_module coprocessador:comb_3\|alu:ALU\|alu_scalar_module:scalar_mult " "Elaborating entity \"alu_scalar_module\" for hierarchy \"coprocessador:comb_3\|alu:ALU\|alu_scalar_module:scalar_mult\"" {  } { { "../alu/alu.v" "scalar_mult" { Text "/home/aluno/Documentos/GUIROBLUC/alu/alu.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538919782 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743538920091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.01.17:22:01 Progress: Loading sld3fd93bba/alt_sld_fab_wrapper_hw.tcl " "2025.04.01.17:22:01 Progress: Loading sld3fd93bba/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538921309 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538922081 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538922118 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538922686 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538922788 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538922891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923007 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923010 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743538923643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fd93bba/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fd93bba/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3fd93bba/alt_sld_fab.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538923839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538923918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538923918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538923986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538923986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538924067 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538924067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538924067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/aluno/Documentos/GUIROBLUC/coprocessador/db/ip/sld3fd93bba/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743538924137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538924137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1743538925516 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED2 GND " "Pin \"LED2\" is stuck at GND" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1743538925823 "|top|LED2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1743538925823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538925922 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743538926485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/GUIROBLUC/coprocessador/output_files/coprocessador.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/GUIROBLUC/coprocessador/output_files/coprocessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538926735 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743538927578 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743538927578 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Sw " "No output dependent on input pin \"Sw\"" {  } { { "../arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" "" { Text "/home/aluno/Documentos/GUIROBLUC/arithmetic-coprocessor-specialized-in-matrix-calculations-feature-Coprocessor/top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1743538927711 "|top|Sw"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1743538927711 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1784 " "Implemented 1784 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743538927714 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743538927714 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1492 " "Implemented 1492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743538927714 ""} { "Info" "ICUT_CUT_TM_RAMS" "256 " "Implemented 256 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743538927714 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "25 " "Implemented 25 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743538927714 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743538927714 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "621 " "Peak virtual memory: 621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743538927725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  1 17:22:07 2025 " "Processing ended: Tue Apr  1 17:22:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743538927725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743538927725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743538927725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743538927725 ""}
