

================================================================
== Vitis HLS Report for 'fir_filter_Pipeline_VITIS_LOOP_18_2'
================================================================
* Date:           Sat Sep 27 19:03:48 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        filter
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.860 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      263|      263|  2.630 us|  2.630 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_2  |      261|      261|         7|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    419|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   0|    165|     50|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|    171|    -|
|Register         |        -|   -|   2428|    576|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|   2593|   1216|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  90|  41600|  20800|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      6|      5|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+-----+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+-------------------+---------+----+-----+----+-----+
    |mul_32s_3s_32_2_1_U16  |mul_32s_3s_32_2_1  |        0|   0|  165|  50|    0|
    +-----------------------+-------------------+---------+----+-----+----+-----+
    |Total                  |                   |        0|   0|  165|  50|    0|
    +-----------------------+-------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln18_fu_484_p2    |         +|   0|  0|  16|           9|           1|
    |add_ln29_1_fu_702_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_2_fu_692_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_3_fu_697_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_4_fu_706_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln29_fu_664_p2    |         +|   0|  0|  39|          32|          32|
    |tmp3017_fu_639_p2     |         +|   0|  0|  37|          30|          30|
    |tmp32_fu_542_p2       |         +|   0|  0|  39|          32|          32|
    |tmp_fu_629_p2         |         +|   0|  0|  39|          32|          32|
    |p_neg38_fu_674_p2     |         -|   0|  0|  32|           1|          32|
    |tmp29_fu_680_p2       |         -|   0|  0|  32|          32|          32|
    |tmp3415_fu_650_p2     |         -|   0|  0|  38|          31|          31|
    |icmp_ln18_fu_478_p2   |      icmp|   0|  0|  17|           9|          10|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 419|         337|         362|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    9|         18|
    |empty_10_fu_130          |   9|          2|   32|         64|
    |empty_11_fu_134          |   9|          2|   32|         64|
    |empty_12_fu_138          |   9|          2|   32|         64|
    |empty_13_fu_142          |   9|          2|   32|         64|
    |empty_14_fu_146          |   9|          2|   32|         64|
    |empty_15_fu_150          |   9|          2|   32|         64|
    |empty_16_fu_154          |   9|          2|   32|         64|
    |empty_17_fu_158          |   9|          2|   32|         64|
    |empty_18_fu_162          |   9|          2|   32|         64|
    |empty_19_fu_166          |   9|          2|   32|         64|
    |empty_20_fu_170          |   9|          2|   32|         64|
    |empty_7_fu_118           |   9|          2|   32|         64|
    |empty_8_fu_122           |   9|          2|   32|         64|
    |empty_9_fu_126           |   9|          2|   32|         64|
    |empty_fu_114             |   9|          2|   32|         64|
    |i_fu_110                 |   9|          2|    9|         18|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 171|         38|  500|       1000|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln29_3_reg_954                |  32|   0|   32|          0|
    |add_ln29_4_reg_959                |  32|   0|   32|          0|
    |add_ln29_reg_939                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |empty_10_fu_130                   |  32|   0|   32|          0|
    |empty_11_fu_134                   |  32|   0|   32|          0|
    |empty_12_fu_138                   |  32|   0|   32|          0|
    |empty_13_fu_142                   |  32|   0|   32|          0|
    |empty_14_fu_146                   |  32|   0|   32|          0|
    |empty_15_fu_150                   |  32|   0|   32|          0|
    |empty_16_fu_154                   |  32|   0|   32|          0|
    |empty_17_fu_158                   |  32|   0|   32|          0|
    |empty_18_fu_162                   |  32|   0|   32|          0|
    |empty_19_fu_166                   |  32|   0|   32|          0|
    |empty_20_fu_170                   |  32|   0|   32|          0|
    |empty_7_fu_118                    |  32|   0|   32|          0|
    |empty_8_fu_122                    |  32|   0|   32|          0|
    |empty_9_fu_126                    |  32|   0|   32|          0|
    |empty_fu_114                      |  32|   0|   32|          0|
    |i_fu_110                          |   9|   0|    9|          0|
    |icmp_ln18_reg_827                 |   1|   0|    1|          0|
    |in_r_load_reg_918                 |  32|   0|   32|          0|
    |p_load39_reg_907                  |  32|   0|   32|          0|
    |p_load40_reg_902                  |  32|   0|   32|          0|
    |p_load41_reg_897                  |  32|   0|   32|          0|
    |p_load42_reg_891                  |  32|   0|   32|          0|
    |p_load43_reg_885                  |  32|   0|   32|          0|
    |p_load44_reg_880                  |  32|   0|   32|          0|
    |p_load45_reg_874                  |  32|   0|   32|          0|
    |p_load46_reg_868                  |  32|   0|   32|          0|
    |p_load47_reg_863                  |  32|   0|   32|          0|
    |p_load48_reg_858                  |  32|   0|   32|          0|
    |p_load49_reg_853                  |  32|   0|   32|          0|
    |p_load50_reg_847                  |  32|   0|   32|          0|
    |p_load51_reg_841                  |  32|   0|   32|          0|
    |p_load_reg_912                    |  32|   0|   32|          0|
    |tmp29_reg_944                     |  32|   0|   32|          0|
    |tmp3017_reg_934                   |  30|   0|   30|          0|
    |tmp3017_reg_934_pp0_iter3_reg     |  30|   0|   30|          0|
    |tmp32_reg_923                     |  32|   0|   32|          0|
    |tmp33_reg_949                     |  32|   0|   32|          0|
    |tmp_reg_928                       |  32|   0|   32|          0|
    |zext_ln18_reg_831                 |   9|   0|   64|         55|
    |add_ln29_reg_939                  |  64|  32|   32|          0|
    |icmp_ln18_reg_827                 |  64|  32|    1|          0|
    |in_r_load_reg_918                 |  64|  32|   32|          0|
    |p_load39_reg_907                  |  64|  32|   32|          0|
    |p_load40_reg_902                  |  64|  32|   32|          0|
    |p_load41_reg_897                  |  64|  32|   32|          0|
    |p_load42_reg_891                  |  64|  32|   32|          0|
    |p_load43_reg_885                  |  64|  32|   32|          0|
    |p_load44_reg_880                  |  64|  32|   32|          0|
    |p_load45_reg_874                  |  64|  32|   32|          0|
    |p_load46_reg_868                  |  64|  32|   32|          0|
    |p_load47_reg_863                  |  64|  32|   32|          0|
    |p_load48_reg_858                  |  64|  32|   32|          0|
    |p_load49_reg_853                  |  64|  32|   32|          0|
    |p_load50_reg_847                  |  64|  32|   32|          0|
    |p_load51_reg_841                  |  64|  32|   32|          0|
    |p_load_reg_912                    |  64|  32|   32|          0|
    |zext_ln18_reg_831                 |  64|  32|   64|         55|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2428| 576| 1908|        110|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_18_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_18_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_18_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_18_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_18_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  fir_filter_Pipeline_VITIS_LOOP_18_2|  return value|
|shift_reg_0_load   |   in|   32|     ap_none|                     shift_reg_0_load|        scalar|
|shift_reg_1_load   |   in|   32|     ap_none|                     shift_reg_1_load|        scalar|
|shift_reg_2_load   |   in|   32|     ap_none|                     shift_reg_2_load|        scalar|
|shift_reg_3_load   |   in|   32|     ap_none|                     shift_reg_3_load|        scalar|
|shift_reg_4_load   |   in|   32|     ap_none|                     shift_reg_4_load|        scalar|
|shift_reg_5_load   |   in|   32|     ap_none|                     shift_reg_5_load|        scalar|
|shift_reg_6_load   |   in|   32|     ap_none|                     shift_reg_6_load|        scalar|
|shift_reg_7_load   |   in|   32|     ap_none|                     shift_reg_7_load|        scalar|
|shift_reg_8_load   |   in|   32|     ap_none|                     shift_reg_8_load|        scalar|
|shift_reg_9_load   |   in|   32|     ap_none|                     shift_reg_9_load|        scalar|
|shift_reg_10_load  |   in|   32|     ap_none|                    shift_reg_10_load|        scalar|
|shift_reg_11_load  |   in|   32|     ap_none|                    shift_reg_11_load|        scalar|
|shift_reg_12_load  |   in|   32|     ap_none|                    shift_reg_12_load|        scalar|
|shift_reg_13_load  |   in|   32|     ap_none|                    shift_reg_13_load|        scalar|
|shift_reg_14_load  |   in|   32|     ap_none|                    shift_reg_14_load|        scalar|
|in_r_address0      |  out|    8|   ap_memory|                                 in_r|         array|
|in_r_ce0           |  out|    1|   ap_memory|                                 in_r|         array|
|in_r_q0            |   in|   32|   ap_memory|                                 in_r|         array|
|out_r_address0     |  out|    8|   ap_memory|                                out_r|         array|
|out_r_ce0          |  out|    1|   ap_memory|                                out_r|         array|
|out_r_we0          |  out|    1|   ap_memory|                                out_r|         array|
|out_r_d0           |  out|   32|   ap_memory|                                out_r|         array|
|p_out              |  out|   32|      ap_vld|                                p_out|       pointer|
|p_out_ap_vld       |  out|    1|      ap_vld|                                p_out|       pointer|
|p_out1             |  out|   32|      ap_vld|                               p_out1|       pointer|
|p_out1_ap_vld      |  out|    1|      ap_vld|                               p_out1|       pointer|
|p_out2             |  out|   32|      ap_vld|                               p_out2|       pointer|
|p_out2_ap_vld      |  out|    1|      ap_vld|                               p_out2|       pointer|
|p_out3             |  out|   32|      ap_vld|                               p_out3|       pointer|
|p_out3_ap_vld      |  out|    1|      ap_vld|                               p_out3|       pointer|
|p_out4             |  out|   32|      ap_vld|                               p_out4|       pointer|
|p_out4_ap_vld      |  out|    1|      ap_vld|                               p_out4|       pointer|
|p_out5             |  out|   32|      ap_vld|                               p_out5|       pointer|
|p_out5_ap_vld      |  out|    1|      ap_vld|                               p_out5|       pointer|
|p_out6             |  out|   32|      ap_vld|                               p_out6|       pointer|
|p_out6_ap_vld      |  out|    1|      ap_vld|                               p_out6|       pointer|
|p_out7             |  out|   32|      ap_vld|                               p_out7|       pointer|
|p_out7_ap_vld      |  out|    1|      ap_vld|                               p_out7|       pointer|
|p_out8             |  out|   32|      ap_vld|                               p_out8|       pointer|
|p_out8_ap_vld      |  out|    1|      ap_vld|                               p_out8|       pointer|
|p_out9             |  out|   32|      ap_vld|                               p_out9|       pointer|
|p_out9_ap_vld      |  out|    1|      ap_vld|                               p_out9|       pointer|
|p_out10            |  out|   32|      ap_vld|                              p_out10|       pointer|
|p_out10_ap_vld     |  out|    1|      ap_vld|                              p_out10|       pointer|
|p_out11            |  out|   32|      ap_vld|                              p_out11|       pointer|
|p_out11_ap_vld     |  out|    1|      ap_vld|                              p_out11|       pointer|
|p_out12            |  out|   32|      ap_vld|                              p_out12|       pointer|
|p_out12_ap_vld     |  out|    1|      ap_vld|                              p_out12|       pointer|
|p_out13            |  out|   32|      ap_vld|                              p_out13|       pointer|
|p_out13_ap_vld     |  out|    1|      ap_vld|                              p_out13|       pointer|
|p_out14            |  out|   32|      ap_vld|                              p_out14|       pointer|
|p_out14_ap_vld     |  out|    1|      ap_vld|                              p_out14|       pointer|
+-------------------+-----+-----+------------+-------------------------------------+--------------+

