// Seed: 4278837350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  localparam id_7 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd28,
    parameter id_20 = 32'd76,
    parameter id_23 = 32'd47,
    parameter id_4  = 32'd13,
    parameter id_8  = 32'd26
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  module_0 modCall_1 (
      id_17,
      id_12,
      id_18,
      id_12,
      id_11,
      id_11
  );
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire _id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  logic [-1 'b0 : 1] _id_20;
  logic [7:0][id_20 : id_1] id_21;
  wand id_22;
  assign id_22 = -1 + id_21[id_4] + -1'd0;
  wire _id_23;
  logic [-1 : -1 'd0] id_24;
  assign id_3 = id_13;
  wire [id_23 : id_8] id_25[id_1 : 1];
  wire id_26;
  initial assert (id_16);
  genvar id_27, id_28;
endmodule
