{
    "nl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/36-openroad-resizertimingpostcts/mult.nl.v",
    "pnl": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/36-openroad-resizertimingpostcts/mult.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/36-openroad-resizertimingpostcts/mult.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/36-openroad-resizertimingpostcts/mult.odb",
    "sdc": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/36-openroad-resizertimingpostcts/mult.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/12-openroad-staprepnr/nom_tt_025C_1v80/mult__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/12-openroad-staprepnr/nom_ss_100C_1v60/mult__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/12-openroad-staprepnr/nom_ff_n40C_1v95/mult__nom_ff_n40C_1v95.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/05-yosys-jsonheader/mult.h.json",
    "vh": "/home/hassan-ul-haq/openlane2/designs/Multiplier/runs/RUN_2025-11-05_19-27-52/28-odb-writeverilogheader/mult.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 540,
        "design__instance__area": 3559.66,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.000154974,
        "power__switching__total": 7.40575e-05,
        "power__leakage__total": 1.94611e-09,
        "power__total": 0.000229033,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.125805,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.250368,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.437392,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.22508,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.437392,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 20.6785,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.125,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 1.2624165403695422,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 5.162481255271478,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.262416,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 15.318172,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.125,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.3341655102768352,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.735349690841737,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.334166,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 22.013079,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 1,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.125805,
        "clock__skew__worst_setup": 0.250368,
        "timing__hold__ws": 0.437392,
        "timing__setup__ws": 5.22508,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.437392,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 20.6785,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 99.43 110.15",
        "design__core__bbox": "5.52 10.88 93.84 97.92",
        "design__io": 36,
        "design__die__area": 10952.2,
        "design__core__area": 7687.37,
        "design__instance__count__stdcell": 540,
        "design__instance__area__stdcell": 3559.66,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.463053,
        "design__instance__utilization__stdcell": 0.463053,
        "design__instance__count__class:inverter": 37,
        "design__instance__count__class:sequential_cell": 32,
        "design__instance__count__class:multi_input_combinational_cell": 300,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 64,
        "design__instance__count__class:tap_cell": 102,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 814948,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 6441.2,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 61,
        "design__instance__count__class:clock_buffer": 5,
        "design__instance__count__class:clock_inverter": 3,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 0
    }
}